{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616196783893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616196783894 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_golden_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_golden_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616196783900 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1616196783940 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1616196783940 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616196784302 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616196784331 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616196784453 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616196794461 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616196794609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616196794623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616196794624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616196794627 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616196794628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616196794629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616196794629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616196794629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616196794630 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616196794630 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_N " "Node \"HPS_CONV_USB_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Node \"HPS_DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Node \"HPS_DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Node \"HPS_DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Node \"HPS_DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Node \"HPS_DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Node \"HPS_DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Node \"HPS_DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Node \"HPS_DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Node \"HPS_DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Node \"HPS_DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Node \"HPS_DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Node \"HPS_DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Node \"HPS_DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Node \"HPS_DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Node \"HPS_DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_N " "Node \"HPS_DDR3_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_N " "Node \"HPS_DDR3_CK_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_P " "Node \"HPS_DDR3_CK_P\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_N " "Node \"HPS_DDR3_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Node \"HPS_DDR3_DQS_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Node \"HPS_DDR3_DQS_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Node \"HPS_DDR3_DQS_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Node \"HPS_DDR3_DQS_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Node \"HPS_DDR3_DQS_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Node \"HPS_DDR3_DQS_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Node \"HPS_DDR3_DQS_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Node \"HPS_DDR3_DQS_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_N " "Node \"HPS_DDR3_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_N " "Node \"HPS_DDR3_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_N " "Node \"HPS_DDR3_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_N " "Node \"HPS_ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SCLK " "Node \"HPS_I2C2_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SDAT " "Node \"HPS_I2C2_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CONTROL " "Node \"HPS_I2C_CONTROL\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY " "Node \"HPS_KEY\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_BK " "Node \"HPS_LCM_BK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_BK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_D_C " "Node \"HPS_LCM_D_C\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_D_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_RST_N " "Node \"HPS_LCM_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_CLK " "Node \"HPS_LCM_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MOSI " "Node \"HPS_LCM_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_SS " "Node \"HPS_LCM_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED " "Node \"HPS_LED\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616196794748 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616196794748 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616196794754 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_golden_top.sdc " "Reading SDC File: 'DE10_Standard_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616196801261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 19 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_golden_top.sdc(19): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_golden_top.sdc 19 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_golden_top.sdc(19): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801263 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 20 altera_reserved_tdi port " "Ignored filter at DE10_Standard_golden_top.sdc(20): altera_reserved_tdi could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 20 altera_reserved_tck clock " "Ignored filter at DE10_Standard_golden_top.sdc(20): altera_reserved_tck could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 20 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801263 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(20): Argument -clock is not an object ID" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 21 altera_reserved_tms port " "Ignored filter at DE10_Standard_golden_top.sdc(21): altera_reserved_tms could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801264 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(21): Argument -clock is not an object ID" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 22 altera_reserved_tdo port " "Ignored filter at DE10_Standard_golden_top.sdc(22): altera_reserved_tdo could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801264 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 22 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(22): Argument -clock is not an object ID" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(37): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801264 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(41): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801265 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801265 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801265 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_golden_top.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801265 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <to> is an empty collection" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801266 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801266 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801266 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(97): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801266 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616196801267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(101): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801267 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(102): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616196801267 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616196801267 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1616196801270 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616196801271 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     TD_CLK27 " "  37.037     TD_CLK27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037   tv_27m_ext " "  37.037   tv_27m_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616196801271 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616196801271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616196801276 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616196801467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616196801969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616196802240 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616196802390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616196802390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616196803732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616196806863 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616196806863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616196807051 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1616196807051 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616196807051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616196807054 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616196808595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616196808636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616196809318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616196809318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616196809959 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616196813413 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616196813674 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "60 " "Following 60 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616196813690 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616196813690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.fit.smsg " "Generated suppressed messages file /mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616196813776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 253 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2677 " "Peak virtual memory: 2677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616196814174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 10:33:34 2021 " "Processing ended: Sat Mar 20 10:33:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616196814174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616196814174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616196814174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616196814174 ""}
