Library {
  Name			  "Batt_lib"
  Version		  7.8
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Created		  "Tue Sep 08 10:22:50 2015"
  Creator		  "re25624"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "RE25624"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Sep 24 13:05:15 2015"
  RTWModifiedTimeStamp	  365000712
  ModelVersionFormat	  "1.%<AutoIncrement:8>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.11.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.11.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.11.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.11.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.11.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.11.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.11.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.11.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.11.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.11.1"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.11.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 520, 285, 1400, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      OutDataTypeStr	      "Inherit: auto"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      PreventDirectFeedthrough off
      DiagnosticForOutOfRangeDelayLength "None"
      RemoveProtectionDelayLength off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionMode    "State and output"
      SampleTime	      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      IgnoreLimit	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscreteStateSpace
      A			      "1"
      B			      "1"
      C			      "1"
      D			      "1"
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
      Realization	      "auto"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      InitialCondition
      Value		      "1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RateLimiter
      RisingSlewLimit	      "1"
      FallingSlewLimit	      "-1"
      SampleTimeMode	      "continuous"
      InitialCondition	      "0"
      LinearizeAsGain	      on
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      X0		      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sqrt
      Operator		      "sqrt"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Exact"
      Iterations	      "3"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "Batt_lib"
    Location		    [1317, 359, 1715, 753]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "929"
    Block {
      BlockType		      SubSystem
      Name		      "BATT_MODBUS"
      SID		      "278"
      Ports		      [0, 1]
      Position		      [620, 159, 720, 201]
      ZOrder		      -17
      BlockMirror	      on
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BATT_MODBUS"
	Location		[102, 82, 1818, 1171]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "1 - Enable\n0 - Disable1"
	  SID			  "279"
	  Position		  [500, 120, 530, 150]
	  ZOrder		  -4
	  ShowName		  off
	  Value			  "200"
	}
	Block {
	  BlockType		  Constant
	  Name			  "1 - Enable\n0 - Disable2"
	  SID			  "280"
	  Position		  [500, 180, 530, 210]
	  ZOrder		  -4
	  ShowName		  off
	  Value			  "500"
	}
	Block {
	  BlockType		  Constant
	  Name			  "1 - Enable\n0 - Disable3"
	  SID			  "281"
	  Position		  [500, 270, 530, 300]
	  ZOrder		  -4
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  BusCreator
	  Name			  "Bus\nCreator"
	  SID			  "282"
	  Ports			  [3, 1]
	  Position		  [745, 247, 755, 363]
	  ZOrder		  -2
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "283"
	  Ports			  [1, 4]
	  Position		  [420, 21, 430, 354]
	  ZOrder		  -6
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "284"
	  Position		  [210, 65, 240, 95]
	  ZOrder		  -8
	  Gain			  "1/100"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Modbus device"
	  SID			  "285"
	  Ports			  [4, 2]
	  Position		  [45, 49, 155, 121]
	  LibraryVersion	  "1.13"
	  SourceBlock		  "rtio_generic_modbus/Modbus device"
	  SourceType		  "OpModbus"
	  conf_name		  "batt_slave_cfg.opal"
	  conf_name_mask	  "batt_slave_cfg.xls"
	  sample_time		  "Ts"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  "286"
	  Position		  [565, 80, 615, 120]
	  ZOrder		  -19
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "kvar"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch2"
	  SID			  "287"
	  Position		  [565, 160, 615, 200]
	  ZOrder		  -19
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "kW"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch3"
	  SID			  "288"
	  Position		  [575, 250, 625, 290]
	  ZOrder		  -19
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "Enable"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Manual_control"
	  SID			  "289"
	  Position		  [915, 143, 945, 157]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Bus\nCreator"
	  SrcPort		  1
	  Points		  [70, 0; 0, -155]
	  DstBlock		  "Manual_control"
	  DstPort		  1
	}
	Line {
	  Name			  "Enable"
	  Labels		  [2, 0]
	  SrcBlock		  "Switch3"
	  SrcPort		  1
	  Points		  [20, 0; 0, 125; 80, 0]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  3
	}
	Line {
	  Name			  "kW"
	  Labels		  [2, 0]
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  Points		  [40, 0; 0, 125]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  2
	}
	Line {
	  Name			  "kvar"
	  Labels		  [1, 0]
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  Points		  [55, 0; 0, 115; 55, 0]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [110, 0; 0, 35]
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Switch2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Switch1"
	    DstPort		    2
	  }
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  Points		  [60, 0; 0, -60]
	  DstBlock		  "Switch3"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [55, 0; 0, -65]
	  DstBlock		  "Switch2"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [70, 0; 0, -60]
	  DstBlock		  "Switch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1 - Enable\n0 - Disable3"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "1 - Enable\n0 - Disable2"
	  SrcPort		  1
	  DstBlock		  "Switch2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "1 - Enable\n0 - Disable1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -20]
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [160, 0]
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Modbus device"
	  SrcPort		  2
	  Points		  [0, -25]
	  DstBlock		  "Gain"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "HIL_BATT"
      SID		      "621"
      Ports		      [3, 2, 0, 0, 0, 0, 3]
      Position		      [235, 47, 390, 153]
      BlockMirror	      on
      BackgroundColor	      "cyan"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"HIL_BATT"
	Location		[-1718, 74, -2, 1179]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"112"
	Block {
	  BlockType		  Inport
	  Name			  "kvar"
	  SID			  "622"
	  Position		  [20, 238, 50, 252]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "kW"
	  SID			  "623"
	  Position		  [100, 293, 130, 307]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "enable"
	  SID			  "624"
	  Position		  [355, 188, 385, 202]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Batt"
	  SID			  "625"
	  Ports			  [3, 6]
	  Position		  [430, 116, 650, 269]
	  ZOrder		  372
	  ForegroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "Battery Energy Storage System with AC inverter and Droop Control"
	  MaskDescription	  "The block implements a battery energy storage system suitable for connecting to the grid.  It re"
	  "sponds to grid voltage changes by injecting current into the grid.  The model is a non-switching average model."
	  MaskHelp		  "This block will likely need a filter and transformer on it's output in order to connect to a high powe"
	  "r line. \n\nA unit delay block  on the Iabc output can help remove algebraic loops with minimal impact on simulatio"
	  "n results.\n\n\nBlock Parameters:\nPeak Power- Maximum power the unit can transfer.\nCapacity- Amount of energy in "
	  "the battery.\nGrid Tie Line to Neutral Voltage- RMS voltage for the grid tie interface.\nNominal DC Battery Voltage"
	  "- Open circuit full charge voltage.\nReal Power Droop Gain- Ratio of Watts to Hz for injecting power to the grid in"
	  " response to frequency changes.\nReactive Power Droop Gain- Ratio of kVars to RMS volts for injecting reactive powe"
	  "r to the grid.\nDroop Filter Cut Off- Fastest frequency that will be responded to for injecting power to the grid.\n"
	  "\n\nBlock Connections:\nVabc- Grid voltage for each of the three phases.\nEnable- Set to zero for no power.  Set to"
	  " 1 to enable energy tranfer.\nIabc- Grid current for each of the three phases.  Connect to your grid.  Positive is "
	  "into the grid.\nBattery_vars- A vector of battery voltage, capacity, and current out of the battery.\nIqd_cmd- Comm"
	  "anded q and d axis currents.\nIqd_act- Actual q and d axis currents."
	  MaskPromptString	  "Peak Power (W)|Capacity (kWh)|Grid Tie Line to Neutral Voltage (RMS)|Nominal DC Battery Voltage"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "max_power=@1;batt_kWh=@2;VacRMS=@3;Vdc_nom=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskInitialization	  "global_parameters\nBES_init"
	  MaskDisplay		  "image(imread('grid_storage_battery.jpg'))\ncolor('white')\nfprintf('%d kW Peak', max_power/1e3)\nco"
	  "lor('black')\nport_label('input',1,'Vabc')\nport_label('input',2,'Enable')\nport_label('input',3,'Idq_cmd')\nport_l"
	  "abel('output',1,'Iabc')\nport_label('output',2,'Battery_vars')\nport_label('output',3,'Iqd_cmd')\nport_label('outpu"
	  "t',4,'Iqd_act')\nport_label('output',5,'Faults')\nport_label('output',6,'Freq')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4e6|500|1200|4000"
	  Port {
	    PortNumber		    1
	    Name		    "Iabc"
	    PropagatedSignals	    "Iabc"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "fault"
	    PropagatedSignals	    "Faults, Faults"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "freq"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Batt"
	    Location		    [202, 82, 1332, 699]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "79"
	    Block {
	      BlockType		      Inport
	      Name		      "Vabc"
	      SID		      "626"
	      Position		      [385, 268, 415, 282]
	      ZOrder		      256
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"Vabc"
		PropagatedSignals	"Vabc"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Enable"
	      SID		      "627"
	      Position		      [320, 388, 350, 402]
	      ZOrder		      262
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataTypeStr	      "double"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Idq_cmd"
	      SID		      "628"
	      Position		      [320, 348, 350, 362]
	      ZOrder		      266
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Battery"
	      SID		      "629"
	      Ports		      [1, 3]
	      Position		      [445, 490, 555, 550]
	      ZOrder		      264
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Very simple battery model.  "
	      MaskDescription	      "Model integrates charge and stops at the rated capacity.  When charge is all removed the"
	      " current drops to zero.  "
	      MaskHelp		      "This model views the battery as a voltage source with a fixed equivalent series resistance and"
	      " a perfect integrator for capacity.  "
	      MaskPromptString	      "Capacity  (kWh)|Output Resistance (Ohms)|Open Circuit Voltage"
	      MaskStyleString	      "edit,edit,edit"
	      MaskVariables	      "kWh=@1;esr=@2;Vdc_nom=@3;"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "batt_kWh|batt_esr|Vdc_nom"
	      Port {
		PortNumber		1
		Name			"Iout Battery"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"Battery Capacity"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"Battery"
		Location		[202, 82, 1346, 715]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "Vout"
		  SID			  "630"
		  Position		  [5, 148, 35, 162]
		  ZOrder		  186
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "631"
		  Ports			  [2, 1]
		  Position		  [155, 102, 185, 133]
		  ZOrder		  183
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "632"
		  Position		  [95, 80, 125, 110]
		  ZOrder		  182
		  Value			  "Vdc_nom"
		  SampleTime		  "Tds"
		}
		Block {
		  BlockType		  DiscreteIntegrator
		  Name			  "Discrete-Time\nIntegrator"
		  SID			  "633"
		  Ports			  [1, 2]
		  Position		  [395, 21, 430, 54]
		  ZOrder		  189
		  IntegratorMethod	  "Integration: Forward Euler"
		  ExternalReset		  "none"
		  InitialConditionSource  "internal"
		  InitialCondition	  "kWh*0.5*1000"
		  InitialConditionMode	  "State only (most efficient)"
		  SampleTime		  "Tds"
		  LimitOutput		  on
		  UpperSaturationLimit	  "(kWh*1000)"
		  LowerSaturationLimit	  "0"
		  ShowSaturationPort	  on
		  ICPrevOutput		  "DiscIntNeverNeededParam"
		  ICPrevScaledInput	  "DiscIntNeverNeededParam"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "634"
		  Position		  [345, 25, 375, 55]
		  ZOrder		  177
		  Gain			  "-Vdc_nom/3600"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "635"
		  Position		  [480, 15, 510, 45]
		  ZOrder		  178
		  Gain			  "1/(kWh*1000)"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "636"
		  Position		  [290, 25, 320, 55]
		  ZOrder		  177
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  InitialCondition
		  Name			  "IC"
		  SID			  "637"
		  Position		  [60, 133, 100, 177]
		  ZOrder		  190
		  Value			  "Vdc_nom"
		}
		Block {
		  BlockType		  InitialCondition
		  Name			  "IC1"
		  SID			  "638"
		  Position		  [685, 128, 725, 172]
		  ZOrder		  191
		  Value			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Interval Test1"
		  SID			  "639"
		  Ports			  [1, 1]
		  Position		  [535, 58, 570, 92]
		  ZOrder		  192
		  LibraryVersion	  "1.256"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Interval Test"
		  SourceType		  "Interval Test"
		  IntervalClosedRight	  on
		  uplimit		  "1"
		  IntervalClosedLeft	  on
		  lowlimit		  "0"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Product
		  Name			  "Mult"
		  SID			  "640"
		  Ports			  [2, 1]
		  Position		  [595, 132, 625, 163]
		  ZOrder		  180
		  Inputs		  "**"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  RateTransition
		  Name			  "RT6"
		  SID			  "641"
		  Position		  [390, 144, 410, 166]
		  ZOrder		  238
		  OutPortSampleTime	  "Tds"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Resr"
		  SID			  "642"
		  Position		  [220, 105, 250, 135]
		  ZOrder		  179
		  Gain			  "-1/esr"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Iout"
		  SID			  "643"
		  Position		  [765, 143, 795, 157]
		  ZOrder		  187
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Capacity"
		  SID			  "644"
		  Position		  [620, 23, 650, 37]
		  ZOrder		  188
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Saturation"
		  SID			  "645"
		  Position		  [710, 253, 740, 267]
		  ZOrder		  187
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Discrete-Time\nIntegrator"
		  SrcPort		  2
		  Points		  [15, 0; 0, 215]
		  DstBlock		  "Saturation"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RT6"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "IC1"
		  SrcPort		  1
		  DstBlock		  "Iout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "IC"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Discrete-Time\nIntegrator"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Interval Test1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Capacity"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Resr"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "Gain3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "RT6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "IC1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Vout"
		  SrcPort		  1
		  DstBlock		  "IC"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Interval Test1"
		  SrcPort		  1
		  Points		  [0, 65]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "Discrete-Time\nIntegrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "Resr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Annotation {
		  Name			  "wHr"
		  Position		  [434, 14]
		}
		Annotation {
		  Name			  "wHr/s"
		  Position		  [376, 17]
		}
		Annotation {
		  Name			  "An attempt was made to reduce the rate at which this block \nneeds to be calculated with 1ms rate transi"
		  "tion on\nVout .  It greatly improved calc time but it caused instability."
		  Position		  [170, 229]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "646"
	      Ports		      [1, 1]
	      Position		      [865, 525, 895, 555]
	      ZOrder		      -5
	      LibraryVersion	      "1.256"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      relop		      "<"
	      const		      "0"
	      OutDataTypeStr	      "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant1"
	      SID		      "647"
	      Ports		      [1, 1]
	      Position		      [865, 600, 895, 630]
	      ZOrder		      -5
	      LibraryVersion	      "1.256"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      relop		      ">"
	      const		      "0"
	      OutDataTypeStr	      "boolean"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      SID		      "648"
	      Position		      [385, 384, 420, 406]
	      ZOrder		      263
	      OutDataTypeStr	      "boolean"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Debounce1"
	      SID		      "649"
	      Ports		      [1, 1]
	      Position		      [990, 495, 1010, 525]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskPromptString	      "Sample Time|Debounce Time"
	      MaskStyleString	      "edit,edit"
	      MaskVariables	      "Ts=@1;Td=@2;"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "Ts|0.1"
	      System {
		Name			"Debounce1"
		Location		[516, 539, 1055, 773]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "650"
		  Position		  [15, 38, 45, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Constant1"
		  SID			  "651"
		  Ports			  [1, 1]
		  Position		  [365, 50, 395, 80]
		  ZOrder		  -5
		  LibraryVersion	  "1.256"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  relop			  ">"
		  const			  "1"
		  OutDataTypeStr	  "boolean"
		  ZeroCross		  on
		}
		Block {
		  BlockType		  DiscreteIntegrator
		  Name			  "Discrete-Time\nIntegrator"
		  SID			  "652"
		  Ports			  [2, 1]
		  Position		  [215, 27, 335, 98]
		  ZOrder		  -10
		  IntegratorMethod	  "Accumulation: Forward Euler"
		  gainval		  "Ts/Td"
		  ExternalReset		  "level"
		  InitialConditionSource  "internal"
		  SampleTime		  "Ts"
		  OutDataTypeStr	  "double"
		  UpperSaturationLimit	  "1.001"
		  LowerSaturationLimit	  "0"
		  ICPrevOutput		  "DiscIntNeverNeededParam"
		  ICPrevScaledInput	  "DiscIntNeverNeededParam"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "653"
		  Ports			  [1, 1]
		  Position		  [160, 64, 190, 96]
		  ZOrder		  -17
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "654"
		  Position		  [485, 58, 515, 72]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Discrete-Time\nIntegrator"
		  SrcPort		  1
		  DstBlock		  "Compare\nTo Constant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  DstBlock		  "Discrete-Time\nIntegrator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Compare\nTo Constant1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Grid Tied Inverter"
	      SID		      "655"
	      Ports		      [4, 5]
	      Position		      [630, 314, 725, 416]
	      ZOrder		      250
	      BackgroundColor	      "red"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"Iabc"
		PropagatedSignals	", , "
		Array {
		  Type			  "Struct"
		  Dimension		  1
		  MATStruct {
		    Type		    "out"
		    OpenLoop		    "on"
		    BusElementName	    ""
		  }
		  PropName		  "LinearAnalysisIO"
		}
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"Vbat"
		PropagatedSignals	"Vdc"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"Grid Tied Inverter"
		Location		[202, 82, 1346, 715]
		Open			on
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"56"
		Block {
		  BlockType		  Inport
		  Name			  "Vabc"
		  SID			  "656"
		  Position		  [525, 73, 555, 87]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Iqd_ref"
		  SID			  "657"
		  Position		  [465, 153, 495, 167]
		  ZOrder		  -1
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Idc"
		  SID			  "658"
		  Position		  [545, 413, 575, 427]
		  ZOrder		  10
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Enable"
		  SID			  "659"
		  Position		  [535, 553, 565, 567]
		  ZOrder		  10
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Boost_rectifier_average_model_disc"
		  SID			  "660"
		  Ports			  [4, 2]
		  Position		  [1155, 237, 1240, 353]
		  ZOrder		  219
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskPromptString	  "DC Bus Capacitance|Boost Inductor|Switch resistance when off |Nominal DC Bus Voltage"
		  MaskStyleString	  "edit,edit,edit,edit"
		  MaskVariables		  "C=@1;L=@2;Roff=@3;Vdc_nom=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "global_parameters"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "C|L|Roff|Vdc_nom"
		  System {
		    Name		    "Boost_rectifier_average_model_disc"
		    Location		    [202, 82, 1345, 715]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "85"
		    Block {
		    BlockType		    Inport
		    Name		    "Vqd"
		    SID			    "661"
		    Position		    [175, 113, 205, 127]
		    ZOrder		    210
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "dqd"
		    SID			    "662"
		    Position		    [30, 483, 60, 497]
		    ZOrder		    211
		    Port		    "2"
		    IconDisplay		    "Port number"
		    PortDimensions	    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "idc"
		    SID			    "663"
		    Position		    [30, 678, 60, 692]
		    ZOrder		    212
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "664"
		    Position		    [20, 393, 50, 407]
		    ZOrder		    213
		    Port		    "4"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "665"
		    Ports		    [3, 1]
		    Position		    [615, 70, 645, 120]
		    ZOrder		    197
		    Inputs		    "+++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    SID			    "666"
		    Ports		    [3, 1]
		    Position		    [615, 165, 645, 215]
		    ZOrder		    198
		    Inputs		    "+++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add2"
		    SID			    "667"
		    Ports		    [3, 1]
		    Position		    [930, 575, 960, 625]
		    ZOrder		    199
		    Inputs		    "+++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    SID			    "668"
		    Ports		    [1, 1]
		    Position		    [350, 210, 380, 240]
		    ZOrder		    -5
		    LibraryVersion	    "1.256"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    relop		    ">="
		    const		    "0.1"
		    OutDataTypeStr	    "uint8"
		    ZeroCross		    on
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    SID			    "669"
		    Position		    [275, 560, 305, 590]
		    ZOrder		    196
		    Value		    "[0 0]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    SID			    "670"
		    Position		    [865, 75, 895, 105]
		    ZOrder		    196
		    Value		    "[0 0]"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    SID			    "671"
		    Ports		    [1, 2]
		    Position		    [485, 22, 490, 213]
		    ZOrder		    193
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    SID			    "672"
		    Ports		    [1, 2]
		    Position		    [445, 461, 450, 534]
		    ZOrder		    194
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    SID			    "673"
		    Ports		    [1, 2]
		    Position		    [505, 551, 510, 624]
		    ZOrder		    195
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "674"
		    Ports		    [1, 1]
		    Position		    [995, 582, 1030, 618]
		    ZOrder		    218
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "none"
		    InitialConditionSource  "internal"
		    InitialCondition	    "Vdc_nom"
		    InitialConditionMode    "State only (most efficient)"
		    SampleTime		    "Tds"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    Port {
		    PortNumber		    1
		    Name		    "Vdc"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator1"
		    SID			    "675"
		    Ports		    [2, 1]
		    Position		    [700, 77, 735, 113]
		    ZOrder		    219
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "rising"
		    InitialConditionSource  "internal"
		    InitialConditionMode    "State only (most efficient)"
		    SampleTime		    "Tds"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    Port {
		    PortNumber		    1
		    Name		    "Id"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator2"
		    SID			    "676"
		    Ports		    [2, 1]
		    Position		    [700, 172, 735, 208]
		    ZOrder		    220
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "rising"
		    InitialConditionSource  "internal"
		    InitialConditionMode    "State only (most efficient)"
		    SampleTime		    "Tds"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    Port {
		    PortNumber		    1
		    Name		    "Iq"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DocBlock"
		    SID			    "677"
		    Ports		    []
		    Position		    [210, 25, 255, 63]
		    ZOrder		    200
		    ShowName		    off
		    LibraryVersion	    "1.256"
		    UserDataPersistent	    on
		    UserData		    "DataTag0"
		    SourceBlock		    "simulink/Model-Wide\nUtilities/DocBlock"
		    SourceType		    "DocBlock"
		    DocumentType	    "Text"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "678"
		    Position		    [335, 99, 395, 141]
		    ZOrder		    180
		    Gain		    "1/(L)"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain10"
		    SID			    "679"
		    Position		    [865, 581, 895, 619]
		    ZOrder		    209
		    Gain		    "3/2"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "680"
		    Position		    [440, 568, 480, 612]
		    ZOrder		    181
		    Gain		    "1/C"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain3"
		    SID			    "681"
		    Position		    [530, 74, 580, 116]
		    ZOrder		    182
		    Gain		    "+2*pi*f"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain4"
		    SID			    "682"
		    Position		    [525, 171, 585, 209]
		    ZOrder		    183
		    Gain		    "-2*pi*f"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain5"
		    SID			    "683"
		    Position		    [355, 479, 420, 521]
		    ZOrder		    184
		    Gain		    "-1/(L)"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain6"
		    SID			    "684"
		    Position		    [210, 663, 250, 707]
		    ZOrder		    185
		    Gain		    "1/C"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain7"
		    SID			    "685"
		    Position		    [415, 306, 445, 344]
		    ZOrder		    186
		    Gain		    "-Roff"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain8"
		    SID			    "686"
		    Position		    [395, 356, 425, 394]
		    ZOrder		    187
		    Gain		    "-Roff"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain9"
		    SID			    "687"
		    Position		    [865, 546, 895, 584]
		    ZOrder		    208
		    Gain		    "3/2"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    SID			    "688"
		    Ports		    [1, 1]
		    Position		    [200, 384, 230, 416]
		    ZOrder		    178
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Mult"
		    SID			    "689"
		    Ports		    [2, 1]
		    Position		    [295, 482, 325, 513]
		    ZOrder		    190
		    Inputs		    "**"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Mult1"
		    SID			    "690"
		    Ports		    [2, 1]
		    Position		    [805, 547, 835, 578]
		    ZOrder		    191
		    Inputs		    "**"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Mult2"
		    SID			    "691"
		    Ports		    [2, 1]
		    Position		    [805, 582, 835, 613]
		    ZOrder		    192
		    Inputs		    "**"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "692"
		    Ports		    [2, 1]
		    Position		    [825, 46, 830, 239]
		    ZOrder		    179
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    RateLimiter
		    Name		    "Rate Limiter"
		    SID			    "693"
		    Position		    [660, 82, 675, 108]
		    ZOrder		    216
		    RisingSlewLimit	    "1e6"
		    FallingSlewLimit	    "-1e6"
		    SampleTimeMode	    "inherited"
		    }
		    Block {
		    BlockType		    RateLimiter
		    Name		    "Rate Limiter1"
		    SID			    "694"
		    Position		    [660, 177, 675, 203]
		    ZOrder		    217
		    RisingSlewLimit	    "1e6"
		    FallingSlewLimit	    "-1e6"
		    SampleTimeMode	    "inherited"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "695"
		    Position		    [520, 320, 570, 360]
		    ZOrder		    175
		    Threshold		    "1"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "696"
		    Position		    [520, 380, 570, 420]
		    ZOrder		    176
		    Threshold		    "1"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    SID			    "697"
		    Position		    [940, 125, 990, 165]
		    ZOrder		    175
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch3"
		    SID			    "698"
		    Position		    [355, 570, 405, 610]
		    ZOrder		    177
		    Threshold		    "1"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Iqd"
		    SID			    "699"
		    Position		    [1025, 138, 1055, 152]
		    ZOrder		    214
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Vdc"
		    SID			    "700"
		    Position		    [1135, 533, 1165, 547]
		    ZOrder		    215
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Rate Limiter1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "Discrete-Time\nIntegrator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rate Limiter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Discrete-Time\nIntegrator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Rate Limiter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain8"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Iq"
		    Labels		    [0, 0]
		    SrcBlock		    "Discrete-Time\nIntegrator2"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -265, 0]
		    DstBlock		    "Gain3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 350]
		    DstBlock		    "Mult2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-365, 0]
		    DstBlock		    "Gain8"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    Points		    [50, 0]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mult1"
		    SrcPort		    1
		    DstBlock		    "Gain9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "Add1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "Rate Limiter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [15, 0; 0, -230]
		    DstBlock		    "Add"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain5"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mult2"
		    SrcPort		    1
		    DstBlock		    "Gain10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Switch3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain9"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    DstBlock		    "Mult2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "idc"
		    SrcPort		    1
		    DstBlock		    "Gain6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Gain5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add2"
		    SrcPort		    1
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain7"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [105, 0]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Id"
		    Labels		    [0, 0]
		    SrcBlock		    "Discrete-Time\nIntegrator1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    Points		    [-250, 0]
		    DstBlock		    "Gain4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    Branch {
		    Points		    [0, 295]
		    DstBlock		    "Mult1"
		    DstPort		    1
		    }
		    Branch {
		    Labels		    [1, 1]
		    Points		    [-360, 0]
		    DstBlock		    "Gain7"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch3"
		    SrcPort		    1
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 190]
		    DstBlock		    "Switch3"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Gain10"
		    SrcPort		    1
		    DstBlock		    "Add2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain6"
		    SrcPort		    1
		    Points		    [660, 0]
		    DstBlock		    "Add2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -125]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gain4"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain3"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Mult1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [105, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Vdc"
		    Labels		    [0, 0]
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    Points		    [40, 0; 0, -60]
		    Branch {
		    DstBlock		    "Vdc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-800, 0; 0, -35]
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "dqd"
		    SrcPort		    1
		    Points		    [160, 0]
		    Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Switch3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Vqd"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [300, 0; 0, -25]
		    Branch {
		    Points		    [0, -35]
		    Branch {
		    DstBlock		    "Discrete-Time\nIntegrator1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [240, 0]
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Discrete-Time\nIntegrator2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    DstBlock		    "Iqd"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [10, 0; 0, 40]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [45, 0; 0, 15]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "Q is reactive power!"
		    Position		    [218, 92]
		    }
		    Annotation {
		    Name		    "positive idc is current into the DC bus"
		    Position		    [118, 735]
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "701"
		  Position		  [1425, 340, 1485, 370]
		  ZOrder		  -5
		  BackgroundColor	  "orange"
		  Value			  "Iac_max"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  SID			  "702"
		  Position		  [350, 255, 380, 285]
		  ZOrder		  -5
		  Value			  "[2047/sqrt(3) 0]"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Current Source to Grid"
		  SID			  "703"
		  Position		  [435, 190, 465, 220]
		  ZOrder		  -5
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  SID			  "704"
		  Position		  [655, 100, 700, 130]
		  ZOrder		  8
		  Gain			  "1/(VacRMS*sqrt(2))"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Idq_con_disc"
		  SID			  "705"
		  Ports			  [5, 1]
		  Position		  [865, 294, 955, 356]
		  ZOrder		  221
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskPromptString	  "Boost Inductor|Maximum Iq|Maximum Id|Proportional Gain|Integral Gain|Nominal DC Bus Voltage"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskVariables		  "L=@1;iq_max=@2;id_max=@3;kp=@4;ki=@5;Vdc_nom=@6;"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskInitialization	  "global_parameters"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "L|Iq_at_max|Id_at_max|I_kp|I_ki|Vdc_nom"
		  System {
		    Name		    "Idq_con_disc"
		    Location		    [202, 82, 1346, 715]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "84"
		    Block {
		    BlockType		    Inport
		    Name		    "Iqd_ref"
		    SID			    "706"
		    Position		    [20, 83, 50, 97]
		    ZOrder		    207
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Iqd"
		    SID			    "707"
		    Position		    [150, 173, 180, 187]
		    ZOrder		    208
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Vqd_ff"
		    SID			    "708"
		    Position		    [150, 468, 180, 482]
		    ZOrder		    209
		    Port		    "3"
		    IconDisplay		    "Port number"
		    PortDimensions	    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "709"
		    Position		    [150, 553, 180, 567]
		    ZOrder		    210
		    Port		    "4"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    PortDimensions	    "1"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Vdc"
		    SID			    "710"
		    Position		    [675, 498, 705, 512]
		    ZOrder		    212
		    Port		    "5"
		    IconDisplay		    "Port number"
		    PortDimensions	    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "711"
		    Ports		    [2, 1]
		    Position		    [305, 73, 335, 102]
		    ZOrder		    185
		    Inputs		    "+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    SID			    "712"
		    Ports		    [3, 1]
		    Position		    [600, 65, 630, 175]
		    ZOrder		    186
		    Inputs		    "+++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add2"
		    SID			    "713"
		    Ports		    [2, 1]
		    Position		    [305, 293, 335, 322]
		    ZOrder		    187
		    Inputs		    "+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add3"
		    SID			    "714"
		    Ports		    [3, 1]
		    Position		    [620, 285, 650, 395]
		    ZOrder		    188
		    Inputs		    "+++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add4"
		    SID			    "715"
		    Ports		    [2, 1]
		    Position		    [490, 323, 520, 352]
		    ZOrder		    194
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add5"
		    SID			    "716"
		    Ports		    [2, 1]
		    Position		    [485, 103, 515, 132]
		    ZOrder		    195
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add6"
		    SID			    "717"
		    Ports		    [2, 1]
		    Position		    [910, 325, 940, 355]
		    ZOrder		    196
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    IconShape		    "round"
		    Inputs		    "-+|"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    SID			    "718"
		    Position		    [1145, 215, 1175, 245]
		    ZOrder		    -4
		    Value		    "[0 0]"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    SID			    "719"
		    Ports		    [1, 2]
		    Position		    [265, 159, 270, 201]
		    ZOrder		    182
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    SID			    "720"
		    Ports		    [1, 2]
		    Position		    [265, 379, 270, 421]
		    ZOrder		    183
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux3"
		    SID			    "721"
		    Ports		    [1, 2]
		    Position		    [80, 69, 85, 111]
		    ZOrder		    184
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux4"
		    SID			    "722"
		    Ports		    [1, 2]
		    Position		    [755, 319, 760, 361]
		    ZOrder		    197
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "723"
		    Ports		    [2, 1]
		    Position		    [545, 102, 580, 138]
		    ZOrder		    214
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "level"
		    InitialConditionSource  "internal"
		    InitialConditionMode    "State only (most efficient)"
		    SampleTime		    "Td_es_min"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator1"
		    SID			    "724"
		    Ports		    [2, 1]
		    Position		    [550, 322, 585, 358]
		    ZOrder		    215
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "level"
		    InitialConditionSource  "internal"
		    InitialConditionMode    "State only (most efficient)"
		    SampleTime		    "Td_es_min"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "725"
		    Position		    [385, 101, 435, 139]
		    ZOrder		    177
		    Gain		    "ki"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "726"
		    Position		    [425, 170, 505, 210]
		    ZOrder		    202
		    Gain		    "-2*pi*f*L"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain3"
		    SID			    "727"
		    Position		    [385, 41, 435, 79]
		    ZOrder		    178
		    Gain		    "kp"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain4"
		    SID			    "728"
		    Position		    [385, 321, 435, 359]
		    ZOrder		    179
		    Gain		    "ki"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain5"
		    SID			    "729"
		    Position		    [765, 486, 815, 524]
		    ZOrder		    213
		    Gain		    "sqrt(3/2)"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain6"
		    SID			    "730"
		    Position		    [385, 261, 435, 299]
		    ZOrder		    180
		    Gain		    "kp"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain7"
		    SID			    "731"
		    Position		    [355, 390, 435, 430]
		    ZOrder		    201
		    Gain		    "+2*pi*f*L"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain8"
		    SID			    "732"
		    Position		    [810, 321, 860, 359]
		    ZOrder		    203
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    SID			    "733"
		    Ports		    [1, 1]
		    Position		    [315, 544, 345, 576]
		    ZOrder		    -11
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "734"
		    Ports		    [2, 1]
		    Position		    [675, 151, 680, 344]
		    ZOrder		    176
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Saturate
		    Name		    "Saturation"
		    SID			    "735"
		    Ports		    [1, 1]
		    Position		    [175, 45, 205, 75]
		    ZOrder		    205
		    InputPortMap	    "u0"
		    UpperLimit		    "iq_max"
		    LowerLimit		    "-iq_max"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Saturation Prioritization Type"
		    SID			    "736"
		    Position		    [820, 570, 850, 600]
		    ZOrder		    200
		    }
		    Block {
		    BlockType		    Saturate
		    Name		    "Saturation1"
		    SID			    "737"
		    Ports		    [1, 1]
		    Position		    [140, 85, 170, 115]
		    ZOrder		    206
		    InputPortMap	    "u0"
		    UpperLimit		    "id_max"
		    LowerLimit		    "-id_max"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "738"
		    Ports		    [2, 1]
		    Position		    [705, 240, 725, 260]
		    ZOrder		    175
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|-+"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "739"
		    Position		    [1205, 240, 1255, 280]
		    ZOrder		    -19
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Vector Saturation"
		    SID			    "740"
		    Ports		    [3, 1]
		    Position		    [1015, 236, 1125, 314]
		    ZOrder		    198
		    LibraryVersion	    "1.32"
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    SFBlockType		    "MATLAB Function"
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'fcn']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Vector Saturation"
		    Location		    [223, 338, 826, 833]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "884"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "740::1"
		    Position		    [20, 101, 40, 119]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "limit"
		    SID			    "740::23"
		    Position		    [20, 136, 40, 154]
		    ZOrder		    9
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "type_sat"
		    SID			    "740::24"
		    Position		    [20, 171, 40, 189]
		    ZOrder		    10
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "740::882"
		    Ports		    [1, 1]
		    Position		    [270, 180, 320, 220]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "740::881"
		    Tag			    "Stateflow S-Function Batt_lib 2"
		    Ports		    [3, 2]
		    Position		    [180, 100, 230, 180]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[3 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "y"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "740::884"
		    Position		    [460, 191, 480, 209]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "740::5"
		    Position		    [460, 101, 480, 119]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    Name		    "y"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "type_sat"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "limit"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Vqd"
		    SID			    "741"
		    Position		    [1320, 253, 1350, 267]
		    ZOrder		    211
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Gain3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Gain6"
		    SrcPort		    1
		    Points		    [165, 0]
		    DstBlock		    "Add3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux4"
		    SrcPort		    2
		    Points		    [-8, 0; 0, 97; -267, 0]
		    DstBlock		    "Add4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator1"
		    SrcPort		    1
		    DstBlock		    "Add3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain7"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35]
		    DstBlock		    "Add3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    Points		    [15, 0]
		    DstBlock		    "Add2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    Points		    [12, 0; 0, -10]
		    DstBlock		    "Add5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    Points		    [35, 0; 0, -35]
		    DstBlock		    "Add1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux3"
		    SrcPort		    2
		    DstBlock		    "Saturation1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Iqd"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 220]
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Add4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Discrete-Time\nIntegrator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux3"
		    SrcPort		    1
		    Points		    [38, 0; 0, -20]
		    DstBlock		    "Saturation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add5"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain4"
		    SrcPort		    1
		    Points		    [15, 0; 0, -10]
		    DstBlock		    "Add4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [195, 0]
		    Branch {
		    DstBlock		    "Vector Saturation"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Add6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Gain3"
		    SrcPort		    1
		    Points		    [145, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -75]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Add2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Gain4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Gain6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Gain8"
		    SrcPort		    1
		    DstBlock		    "Demux4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Iqd_ref"
		    SrcPort		    1
		    DstBlock		    "Demux3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Saturation1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 200]
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Saturation"
		    SrcPort		    1
		    Points		    [47, 0; 0, 20]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux4"
		    SrcPort		    1
		    Points		    [-10, 0; 0, -282; -270, 0]
		    DstBlock		    "Add5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    Points		    [47, 0; 0, 20]
		    DstBlock		    "Gain7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Vqd_ff"
		    SrcPort		    1
		    Points		    [530, 0]
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Saturation Prioritization Type"
		    SrcPort		    1
		    Points		    [135, 0; 0, -285]
		    DstBlock		    "Vector Saturation"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gain5"
		    SrcPort		    1
		    Points		    [146, 0; 0, -230]
		    DstBlock		    "Vector Saturation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add6"
		    SrcPort		    1
		    DstBlock		    "Gain8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Vdc"
		    SrcPort		    1
		    DstBlock		    "Gain5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Vqd"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Add6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    Points		    [184, 0]
		    Branch {
		    Points		    [0, -210]
		    Branch {
		    Points		    [-5, 0; 0, -45; -1, 0; 0, -175]
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Discrete-Time\nIntegrator1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [656, 0]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Vector Saturation"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "Q path"
		    Position		    [401, 21]
		    }
		    Annotation {
		    Name		    "D path"
		    Position		    [401, 246]
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Integrator"
		  SID			  "742"
		  Ports			  [1, 1]
		  Position		  [460, 252, 500, 288]
		  ZOrder		  -6
		  LibraryVersion	  "1.256"
		  SourceBlock		  "simulink/Continuous/PID Controller"
		  SourceType		  "PID 1dof"
		  Controller		  "PID"
		  TimeDomain		  "Discrete-time"
		  SampleTime		  "Ts"
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  Form			  "Parallel"
		  P			  "2"
		  I			  "0"
		  D			  "0"
		  N			  "100"
		  InitialConditionSource  "internal"
		  InitialConditionForIntegrator	"0"
		  InitialConditionForFilter "0"
		  ExternalReset		  "none"
		  IgnoreLimit		  off
		  ZeroCross		  on
		  LimitOutput		  on
		  UpperSaturationLimit	  "2000"
		  LowerSaturationLimit	  "-2000"
		  LinearizeAsGain	  off
		  AntiWindupMode	  "clamping"
		  Kb			  "1"
		  TrackingMode		  off
		  Kt			  "1"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PParamMin		  "[]"
		  PParamMax		  "[]"
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  "[]"
		  IParamMax		  "[]"
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  "[]"
		  DParamMax		  "[]"
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  "[]"
		  NParamMax		  "[]"
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  "[]"
		  KbParamMax		  "[]"
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  "[]"
		  KtParamMax		  "[]"
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  "[]"
		  POutMax		  "[]"
		  POutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  "[]"
		  IOutMax		  "[]"
		  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  "[]"
		  DOutMax		  "[]"
		  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  "[]"
		  NOutMax		  "[]"
		  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  "[]"
		  KbOutMax		  "[]"
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  "[]"
		  KtOutMax		  "[]"
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  "[]"
		  IntegratorOutMax	  "[]"
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  FilterOutMin		  "[]"
		  FilterOutMax		  "[]"
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  "[]"
		  SumOutMax		  "[]"
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  "[]"
		  SumI1OutMax		  "[]"
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  "[]"
		  SumI2OutMax		  "[]"
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  "[]"
		  SumI3OutMax		  "[]"
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  "[]"
		  SumDOutMax		  "[]"
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturationOutMin	  "[]"
		  SaturationOutMax	  "[]"
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass "Auto"
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass "Auto"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Interval Test1"
		  SID			  "743"
		  Ports			  [1, 1]
		  Position		  [1455, 608, 1490, 642]
		  ZOrder		  192
		  LibraryVersion	  "1.256"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Interval Test"
		  SourceType		  "Interval Test"
		  IntervalClosedRight	  on
		  uplimit		  "VacRMS*1.15"
		  IntervalClosedLeft	  on
		  lowlimit		  "VacRMS*0.85"
		  OutDataTypeStr	  "boolean"
		  Port {
		    PortNumber		    1
		    Name		    "ACVoltage"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Interval Test2"
		  SID			  "744"
		  Ports			  [1, 1]
		  Position		  [1470, 433, 1505, 467]
		  ZOrder		  192
		  LibraryVersion	  "1.256"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Interval Test"
		  SourceType		  "Interval Test"
		  IntervalClosedRight	  on
		  uplimit		  "Vdc_max"
		  IntervalClosedLeft	  on
		  lowlimit		  "2000"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Latch"
		  SID			  "745"
		  Ports			  [2, 1]
		  Position		  [1850, 544, 1890, 606]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Latch"
		    Location		    [202, 82, 1902, 1051]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "70"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "746"
		    Position		    [50, 128, 80, 142]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Reset"
		    SID			    "747"
		    Position		    [20, 218, 50, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    SID			    "748"
		    Ports		    [1, 6]
		    Position		    [125, 58, 135, 207]
		    ZOrder		    -6
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical Operator6"
		    SID			    "749"
		    Ports		    [1, 1]
		    Position		    [80, 209, 110, 241]
		    ZOrder		    7
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "750"
		    Ports		    [6, 1]
		    Position		    [545, 67, 550, 268]
		    ZOrder		    -16
		    ShowName		    off
		    Inputs		    "6"
		    DisplayOption	    "bar"
		    Port {
		    PortNumber		    1
		    Name		    "Faults"
		    PropagatedSignals	    "Ia, Ib, Ic, Vdc, PLL, Vac"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "S-R\nFlip-Flop"
		    SID			    "751"
		    Ports		    [2, 2]
		    Position		    [295, 50, 340, 125]
		    LibraryVersion	    "1.43"
		    SourceBlock		    "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		    SourceType		    "SRFlipFlop"
		    initial_condition	    "0"
		    Port {
		    PortNumber		    1
		    Name		    "Ia"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "S-R\nFlip-Flop1"
		    SID			    "752"
		    Ports		    [2, 2]
		    Position		    [295, 170, 340, 245]
		    LibraryVersion	    "1.43"
		    SourceBlock		    "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		    SourceType		    "SRFlipFlop"
		    initial_condition	    "0"
		    Port {
		    PortNumber		    1
		    Name		    "Ib"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "S-R\nFlip-Flop2"
		    SID			    "753"
		    Ports		    [2, 2]
		    Position		    [295, 310, 340, 385]
		    LibraryVersion	    "1.43"
		    SourceBlock		    "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		    SourceType		    "SRFlipFlop"
		    initial_condition	    "0"
		    Port {
		    PortNumber		    1
		    Name		    "Ic"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "S-R\nFlip-Flop3"
		    SID			    "754"
		    Ports		    [2, 2]
		    Position		    [295, 425, 340, 500]
		    LibraryVersion	    "1.43"
		    SourceBlock		    "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		    SourceType		    "SRFlipFlop"
		    initial_condition	    "0"
		    Port {
		    PortNumber		    1
		    Name		    "Vdc"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "S-R\nFlip-Flop4"
		    SID			    "755"
		    Ports		    [2, 2]
		    Position		    [295, 545, 340, 620]
		    LibraryVersion	    "1.43"
		    SourceBlock		    "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		    SourceType		    "SRFlipFlop"
		    initial_condition	    "0"
		    Port {
		    PortNumber		    1
		    Name		    "PLL"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "S-R\nFlip-Flop5"
		    SID			    "756"
		    Ports		    [2, 2]
		    Position		    [295, 655, 340, 730]
		    LibraryVersion	    "1.43"
		    SourceBlock		    "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		    SourceType		    "SRFlipFlop"
		    initial_condition	    "0"
		    Port {
		    PortNumber		    1
		    Name		    "Vac"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "757"
		    Position		    [620, 163, 650, 177]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Logical Operator6"
		    SrcPort		    1
		    Points		    [115, 0]
		    Branch {
		    DstBlock		    "S-R\nFlip-Flop1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -120]
		    DstBlock		    "S-R\nFlip-Flop"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "S-R\nFlip-Flop2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "S-R\nFlip-Flop3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "S-R\nFlip-Flop4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "S-R\nFlip-Flop5"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Reset"
		    SrcPort		    1
		    DstBlock		    "Logical Operator6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [105, 0; 0, 95]
		    DstBlock		    "S-R\nFlip-Flop1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Ib"
		    Labels		    [3, 0]
		    SrcBlock		    "S-R\nFlip-Flop1"
		    SrcPort		    1
		    Points		    [55, 0; 0, -75]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "S-R\nFlip-Flop"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Faults"
		    Labels		    [0, 0]
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Ia"
		    Labels		    [3, 0]
		    SrcBlock		    "S-R\nFlip-Flop"
		    SrcPort		    1
		    Points		    [90, 0; 0, 10]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Ic"
		    Labels		    [3, 0]
		    SrcBlock		    "S-R\nFlip-Flop2"
		    SrcPort		    1
		    Points		    [95, 0; 0, -180]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    Points		    [70, 0; 0, 210]
		    DstBlock		    "S-R\nFlip-Flop2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    Points		    [60, 0; 0, 300]
		    DstBlock		    "S-R\nFlip-Flop3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    Points		    [45, 0; 0, 395]
		    DstBlock		    "S-R\nFlip-Flop4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    Points		    [25, 0; 0, 480]
		    DstBlock		    "S-R\nFlip-Flop5"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Vdc"
		    Labels		    [3, 0]
		    SrcBlock		    "S-R\nFlip-Flop3"
		    SrcPort		    1
		    Points		    [125, 0; 0, -260]
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    Name		    "PLL"
		    Labels		    [3, 0]
		    SrcBlock		    "S-R\nFlip-Flop4"
		    SrcPort		    1
		    Points		    [150, 0; 0, -345]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    Name		    "Vac"
		    Labels		    [2, 0]
		    SrcBlock		    "S-R\nFlip-Flop5"
		    SrcPort		    1
		    Points		    [185, 0]
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		  }
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator"
		  SID			  "758"
		  Ports			  [1, 1]
		  Position		  [1450, 519, 1480, 551]
		  ZOrder		  7
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		  Port {
		    PortNumber		    1
		    Name		    "PLL"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator1"
		  SID			  "759"
		  Ports			  [2, 1]
		  Position		  [710, 552, 740, 583]
		  ZOrder		  9
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator2"
		  SID			  "760"
		  Ports			  [1, 1]
		  Position		  [580, 614, 610, 646]
		  ZOrder		  7
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator3"
		  SID			  "761"
		  Ports			  [1, 1]
		  Position		  [635, 614, 665, 646]
		  ZOrder		  9
		  Inputs		  "1"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator4"
		  SID			  "762"
		  Ports			  [1, 1]
		  Position		  [1560, 609, 1590, 641]
		  ZOrder		  7
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator5"
		  SID			  "763"
		  Ports			  [1, 1]
		  Position		  [1655, 609, 1685, 641]
		  ZOrder		  9
		  Operator		  "OR"
		  Inputs		  "1"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator7"
		  SID			  "764"
		  Ports			  [1, 1]
		  Position		  [1575, 464, 1605, 496]
		  ZOrder		  7
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		  Port {
		    PortNumber		    1
		    Name		    "DCVoltage"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Memory
		  Name			  "Memory"
		  SID			  "765"
		  Position		  [1250, 250, 1265, 280]
		  ZOrder		  -13
		  InheritSampleTime	  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Modulator"
		  SID			  "766"
		  Ports			  [2, 1]
		  Position		  [1005, 280, 1045, 340]
		  ZOrder		  -21
		  BackgroundColor	  "yellow"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Modulator"
		    Location		    [2122, 74, 3838, 1179]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Vqd"
		    SID			    "767"
		    Position		    [105, 28, 135, 42]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Vdc"
		    SID			    "768"
		    Position		    [25, 83, 55, 97]
		    ZOrder		    -1
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "Delay"
		    SID			    "769"
		    Ports		    [1, 1]
		    Position		    [350, 28, 385, 62]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    DelayLength		    "1"
		    InitialCondition	    "[0 0]"
		    ExternalReset	    "None"
		    SampleTime		    "Td_es_min"
		    }
		    Block {
		    BlockType		    InitialCondition
		    Name		    "IC"
		    SID			    "770"
		    Position		    [75, 68, 115, 112]
		    ZOrder		    -8
		    Value		    "Vdc_nom"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Mult1"
		    SID			    "771"
		    Ports		    [2, 1]
		    Position		    [180, 27, 210, 58]
		    ZOrder		    -8
		    Inputs		    "*/"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Saturate
		    Name		    "Saturation"
		    SID			    "772"
		    Ports		    [1, 1]
		    Position		    [250, 30, 280, 60]
		    ZOrder		    -15
		    InputPortMap	    "u0"
		    UpperLimit		    "1"
		    LowerLimit		    "-1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dqd"
		    SID			    "773"
		    Position		    [450, 38, 480, 52]
		    ZOrder		    -9
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "dqd"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IC"
		    SrcPort		    1
		    Points		    [30, 0; 0, -40]
		    DstBlock		    "Mult1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Vdc"
		    SrcPort		    1
		    DstBlock		    "IC"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Vqd"
		    SrcPort		    1
		    DstBlock		    "Mult1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Saturation"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mult1"
		    SrcPort		    1
		    DstBlock		    "Saturation"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux"
		  SID			  "774"
		  Ports			  [4, 1]
		  Position		  [1765, 466, 1770, 504]
		  ZOrder		  6
		  ShowName		  off
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "PLL_disc"
		  SID			  "775"
		  Ports			  [2, 3]
		  Position		  [740, 85, 835, 145]
		  ZOrder		  224
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskPromptString	  "Proportional Gain|Integral Gain|PLL Frequency Range|PLL Lock Window"
		  MaskStyleString	  "edit,edit,edit,edit"
		  MaskVariables		  "PLL_Kp=@1;PLL_Ki=@2;PLL_freq_range=@3;PLL_lock_window=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "PLL_Kp|PLL_Ki|0.25|0.1"
		  Port {
		    PortNumber		    3
		    Name		    "PLL"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "PLL_disc"
		    Location		    [355, 129, 1910, 1011]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    Block {
		    BlockType		    Inport
		    Name		    "abc"
		    SID			    "776"
		    Position		    [15, 73, 45, 87]
		    ZOrder		    196
		    IconDisplay		    "Port number"
		    PortDimensions	    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "mode"
		    SID			    "777"
		    Position		    [440, 63, 470, 77]
		    ZOrder		    196
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    SID			    "778"
		    Ports		    [1, 1]
		    Position		    [840, 365, 870, 395]
		    ZOrder		    -5
		    LibraryVersion	    "1.256"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    relop		    "<"
		    const		    "1"
		    OutDataTypeStr	    "boolean"
		    ZeroCross		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant3"
		    SID			    "779"
		    Ports		    [1, 1]
		    Position		    [1020, 310, 1050, 340]
		    ZOrder		    -5
		    LibraryVersion	    "1.256"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    relop		    ">="
		    const		    "1"
		    OutDataTypeStr	    "boolean"
		    ZeroCross		    on
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    SID			    "780"
		    Position		    [770, 308, 810, 342]
		    ZOrder		    -7
		    OutDataTypeStr	    "double"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    SID			    "781"
		    Ports		    [1, 2]
		    Position		    [235, 76, 240, 114]
		    ZOrder		    182
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    Port {
		    PortNumber		    1
		    Name		    "Vd"
		    Array {
		    Type		    "Struct"
		    Dimension		    1
		    MATStruct {
		    Type		    "out"
		    OpenLoop		    "off"
		    BusElementName	    ""
		    }
		    PropName		    "LinearAnalysisIO"
		    }
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    Port {
		    PortNumber		    2
		    Name		    "Vq"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Discrete VCO"
		    SID			    "782"
		    Ports		    [1, 3]
		    Position		    [720, 105, 760, 165]
		    ZOrder		    181
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Discrete VCO"
		    Location		    [225, 302, 1645, 1184]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "783"
		    Position		    [15, 93, 45, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    SID			    "784"
		    Position		    [160, 150, 190, 180]
		    ZOrder		    -5
		    Value		    "2*pi"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "785"
		    Ports		    [1, 1]
		    Position		    [145, 82, 180, 118]
		    ZOrder		    1
		    IntegratorMethod	    "Integration: Forward Euler"
		    ExternalReset	    "none"
		    InitialConditionSource  "internal"
		    InitialConditionMode    "State only (most efficient)"
		    SampleTime		    "Td_es_min"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "786"
		    Position		    [70, 84, 125, 116]
		    ZOrder		    -6
		    ShowName		    off
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "double"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Math
		    Name		    "Math\nFunction"
		    SID			    "787"
		    Ports		    [2, 1]
		    Position		    [215, 92, 245, 123]
		    ZOrder		    -13
		    Operator		    "mod"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope2"
		    SID			    "788"
		    Ports		    [1]
		    Position		    [273, 45, 307, 75]
		    ZOrder		    -14
		    BlockRotation	    270
		    Floating		    off
		    Location		    [190, 116, 1527, 359]
		    Open		    off
		    NumInputPorts	    "1"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    }
		    List {
		    ListType		    ScopeGraphics
		    FigureColor		    "[0.5 0.5 0.5]"
		    AxesColor		    "[0 0 0]"
		    AxesTickColor	    "[1 1 1]"
		    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		    LineStyles		    "-|-|-|-|-|-"
		    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
		    MarkerStyles	    "none|none|none|none|none|none"
		    }
		    TimeRange		    "0.1"
		    YMin		    "0"
		    YMax		    "70000"
		    SaveName		    "ScopeData1"
		    DataFormat		    "StructureWithTime"
		    LimitDataPoints	    off
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cos1"
		    SID			    "789"
		    Ports		    [1, 1]
		    Position		    [395, 95, 425, 125]
		    ZOrder		    -34
		    Operator		    "cos"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "sin1"
		    SID			    "790"
		    Ports		    [1, 1]
		    Position		    [395, 140, 425, 170]
		    ZOrder		    -34
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Cos"
		    SID			    "791"
		    Position		    [450, 103, 480, 117]
		    ZOrder		    -36
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sin"
		    SID			    "792"
		    Position		    [450, 148, 480, 162]
		    ZOrder		    -37
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "theta"
		    SID			    "793"
		    Position		    [450, 48, 480, 62]
		    ZOrder		    -38
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cos1"
		    SrcPort		    1
		    DstBlock		    "Cos"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sin1"
		    SrcPort		    1
		    DstBlock		    "Sin"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Math\nFunction"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    DstBlock		    "Math\nFunction"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Math\nFunction"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Scope2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [80, 0]
		    Branch {
		    Points		    [0, -55]
		    DstBlock		    "theta"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "cos1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "sin1"
		    DstPort		    1
		    }
		    }
		    }
		    Annotation {
		    Name		    "VCO"
		    Position		    [409, 81]
		    }
		    Annotation {
		    Position		    [148, 97]
		    }
		    }
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "Discrete-Time\nIntegrator"
		    SID			    "794"
		    Ports		    [2, 1]
		    Position		    [915, 316, 950, 349]
		    ZOrder		    -10
		    IntegratorMethod	    "Accumulation: Forward Euler"
		    gainval		    "Td_es_min/0.5"
		    ExternalReset	    "rising"
		    InitialConditionSource  "internal"
		    SampleTime		    "Td_es_min"
		    LimitOutput		    on
		    UpperSaturationLimit    "1"
		    LowerSaturationLimit    "0"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test"
		    SID			    "795"
		    Ports		    [1, 1]
		    Position		    [610, 268, 645, 302]
		    ZOrder		    189
		    LibraryVersion	    "1.256"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test"
		    SourceType		    "Interval Test"
		    IntervalClosedRight	    on
		    uplimit		    "PLL_lock_window"
		    IntervalClosedLeft	    on
		    lowlimit		    "-PLL_lock_window"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test1"
		    SID			    "796"
		    Ports		    [1, 1]
		    Position		    [610, 348, 645, 382]
		    ZOrder		    192
		    LibraryVersion	    "1.256"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test"
		    SourceType		    "Interval Test"
		    IntervalClosedRight	    on
		    uplimit		    "2*pi*f*(1+PLL_freq_range)"
		    IntervalClosedLeft	    on
		    lowlimit		    "2*pi*f*(1-PLL_freq_range)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LTI System"
		    SID			    "797"
		    Ports		    [1, 1]
		    Position		    [385, 267, 525, 303]
		    ZOrder		    191
		    BlockChoice		    "CSS"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "LTI Block"
		    MaskDescription	    "The LTI System block accepts both continuous and discrete LTI models as defined in the Cont"
		    "rol System Toolbox. Transfer function, state-space, and zero-pole-gain formats are all supported in this block.\n"
		    "\nNote: Initial states are only meaningful for state-space systems."
		    MaskHelp		    "The LTI System block accepts any of the three standard LTI models described in the Control System"
		    " Toolbox: transfer function, zero/pole/gain, or state space. Internally, LTI models will be converted to their s"
		    "tate space equivalent for evaluation.\n<p>\nIn the editable text box labeled <b>LTI System Variable</b>, enter a"
		    " valid LTI model.\n<p>\nIn the editable text box labeled <b>Initial States</b> enter the initial state vector.  "
		    "Initial states are only valid for state-space systems. \n<p>\nSee also TF, ZPK, SS, LTIMODELS."
		    MaskPromptString	    "LTI system variable|Initial states (state-space only)"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "sys=@1;IC=@2;"
		    MaskTunableValueString  "off,off"
		    MaskCallbackString	    "ltimask('MaskLTICallback',gcb);|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskInitialization	    "try\n   % read data to initialize mask variables\n   [D,Ts,Tdi,Tdo,Tdio,x0,sysname]=...\n"
		    "      ltimask('Initialize',gcb,sys,IC);\n   % update contents\n   model = bdroot;\n   df = get_param(model,'dirt"
		    "y');\n   ltimask('UpdateDiagram',gcb,D,Ts,Tdio);\n   try      \n      % Attempt to modify locked library -> erro"
		    "r\n      % Makes block show ??? when loading CSTBLOCKS\n      % for the first time\n      set_param(model,'dirty"
		    "',df)\n   end\ncatch ME\n   sys = [];  IC = [];   sysname = '???';\n   throw(ME)\nend\n"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "disp(sysname)"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "c2d(tf(1,[1/(f*2*2*pi),1]),Td_es_min)|[]"
		    System {
		    Name		    "LTI System"
		    Location		    [27, 167, 730, 575]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3618"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "797:1"
		    Position		    [30, 102, 60, 118]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IO Delay"
		    SID			    "797:3618"
		    Ports		    [1, 1]
		    Position		    [300, 95, 330, 125]
		    ZOrder		    -1
		    ShowName		    off
		    LibraryVersion	    "1.48"
		    SourceBlock		    "cstextras/Integer Delay\n(masked)"
		    SourceType		    "Integer Delay (masked)"
		    Td			    "Tdio"
		    u0			    "0"
		    Ts			    "Ts"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Input Delay"
		    SID			    "797:3615"
		    Ports		    [1, 1]
		    Position		    [90, 95, 120, 125]
		    ZOrder		    -1
		    ShowName		    off
		    LibraryVersion	    "1.48"
		    SourceBlock		    "cstextras/Integer Delay\n(masked)"
		    SourceType		    "Integer Delay (masked)"
		    Td			    "Tdi"
		    u0			    "0"
		    Ts			    "Ts"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "Internal"
		    SID			    "797:3617"
		    Position		    [220, 95, 280, 125]
		    ShowName		    off
		    A			    "D.a"
		    B			    "D.b"
		    C			    "D.c"
		    D			    "D.d"
		    SampleTime		    "Ts"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Output Delay"
		    SID			    "797:3616"
		    Ports		    [1, 1]
		    Position		    [530, 95, 560, 125]
		    ZOrder		    -1
		    ShowName		    off
		    LibraryVersion	    "1.48"
		    SourceBlock		    "cstextras/Integer Delay\n(masked)"
		    SourceType		    "Integer Delay (masked)"
		    Td			    "Tdo"
		    u0			    "0"
		    Ts			    "Ts"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "797:6"
		    Position		    [590, 102, 620, 118]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    InitialOutput	    "0"
		    }
		    Line {
		    SrcBlock		    "IO Delay"
		    SrcPort		    1
		    DstBlock		    "Output Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Internal"
		    SrcPort		    1
		    DstBlock		    "IO Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Input Delay"
		    SrcPort		    1
		    DstBlock		    "Internal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Output Delay"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Input Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical Operator"
		    SID			    "798"
		    Ports		    [2, 1]
		    Position		    [695, 306, 725, 339]
		    ZOrder		    193
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    SID			    "799"
		    Position		    [360, 120, 390, 150]
		    ZOrder		    -13
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory1"
		    SID			    "800"
		    Position		    [635, 175, 665, 205]
		    ZOrder		    -13
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "PID Controller"
		    SID			    "801"
		    Ports		    [1, 1]
		    Position		    [485, 117, 525, 153]
		    ZOrder		    183
		    LibraryVersion	    "1.256"
		    SourceBlock		    "simulink/Continuous/PID Controller"
		    SourceType		    "PID 1dof"
		    Controller		    "PID"
		    TimeDomain		    "Discrete-time"
		    SampleTime		    "PLL_time_step"
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    Form		    "Parallel"
		    P			    "PLL_Kp"
		    I			    "PLL_Ki"
		    D			    "0"
		    N			    "100"
		    InitialConditionSource  "internal"
		    InitialConditionForIntegrator "2*pi*f"
		    InitialConditionForFilter "0"
		    ExternalReset	    "none"
		    IgnoreLimit		    off
		    ZeroCross		    off
		    LimitOutput		    on
		    UpperSaturationLimit    "2*pi*(f*(1+PLL_freq_range))"
		    LowerSaturationLimit    "2*pi*(f*(1-PLL_freq_range))"
		    LinearizeAsGain	    on
		    AntiWindupMode	    "clamping"
		    Kb			    "1"
		    TrackingMode	    off
		    Kt			    "1"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PParamMin		    "[]"
		    PParamMax		    "[]"
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    "[]"
		    IParamMax		    "[]"
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    "[]"
		    DParamMax		    "[]"
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    "[]"
		    NParamMax		    "[]"
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    "[]"
		    KbParamMax		    "[]"
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    "[]"
		    KtParamMax		    "[]"
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    "[]"
		    POutMax		    "[]"
		    POutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    "[]"
		    IOutMax		    "[]"
		    IOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    "[]"
		    DOutMax		    "[]"
		    DOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    "[]"
		    NOutMax		    "[]"
		    NOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    "[]"
		    KbOutMax		    "[]"
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    "[]"
		    KtOutMax		    "[]"
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    "[]"
		    IntegratorOutMax	    "[]"
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    FilterOutMin	    "[]"
		    FilterOutMax	    "[]"
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumOutMin		    "[]"
		    SumOutMax		    "[]"
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    "[]"
		    SumI1OutMax		    "[]"
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    "[]"
		    SumI2OutMax		    "[]"
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    "[]"
		    SumI3OutMax		    "[]"
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    "[]"
		    SumDOutMax		    "[]"
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    SaturationOutMin	    "[]"
		    SaturationOutMax	    "[]"
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass "Auto"
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass "Auto"
		    Port {
		    PortNumber		    1
		    Array {
		    Type		    "Struct"
		    Dimension		    1
		    MATStruct {
		    Type		    "in"
		    OpenLoop		    "off"
		    BusElementName	    ""
		    }
		    PropName		    "LinearAnalysisIO"
		    }
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    RateTransition
		    Name		    "Rate Transition"
		    SID			    "802"
		    Position		    [75, 59, 115, 101]
		    ZOrder		    194
		    OutPortSampleTime	    "PLL_time_step"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    SID			    "803"
		    Ports		    [2, 1]
		    Position		    [160, 65, 200, 125]
		    ZOrder		    200
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [422, 82, 1842, 964]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "abc"
		    SID			    "804"
		    Position		    [20, 28, 50, 42]
		    ZOrder		    183
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "3"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "theta"
		    SID			    "805"
		    Position		    [20, 83, 50, 97]
		    ZOrder		    184
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "1"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "806"
		    Ports		    [2, 1]
		    Position		    [310, 41, 315, 79]
		    ZOrder		    176
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux1"
		    SID			    "807"
		    Ports		    [2, 1]
		    Position		    [120, 31, 125, 69]
		    ZOrder		    177
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "abc>d"
		    SID			    "808"
		    Position		    [175, 20, 235, 50]
		    ZOrder		    181
		    Expr		    "2/3*(u[1]*cos(u[4])+u[2]*cos(u[4]-2*pi/3)+u[3]*cos(u[4]+2*pi/3))"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "abc>q"
		    SID			    "809"
		    Position		    [175, 75, 235, 105]
		    ZOrder		    182
		    Expr		    "2/3*(-u[1]*sin(u[4])-u[2]*sin(u[4]-2*pi/3)-u[3]*sin(u[4]+2*pi/3))"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qd"
		    SID			    "810"
		    Position		    [375, 53, 405, 67]
		    ZOrder		    185
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "2"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Line {
		    SrcBlock		    "abc"
		    SrcPort		    1
		    Points		    [30, 0; 0, 5]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "theta"
		    SrcPort		    1
		    Points		    [30, 0; 0, -30]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "abc>q"
		    SrcPort		    1
		    Points		    [25, 0; 0, -20]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "abc>d"
		    SrcPort		    1
		    Points		    [25, 0; 0, 15]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "qd"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "abc>d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "abc>q"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "811"
		    Ports		    [2, 1]
		    Position		    [425, 125, 445, 145]
		    ZOrder		    176
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "812"
		    Position		    [625, 115, 675, 155]
		    ZOrder		    -18
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "813"
		    Position		    [820, 95, 840, 115]
		    ZOrder		    185
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    SID			    "814"
		    Position		    [915, 125, 935, 145]
		    ZOrder		    186
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    SID			    "815"
		    Position		    [325, 95, 345, 115]
		    ZOrder		    185
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "zero"
		    SID			    "816"
		    Position		    [420, 175, 450, 205]
		    ZOrder		    175
		    BlockRotation	    270
		    Value		    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "theta"
		    SID			    "817"
		    Position		    [860, 148, 890, 162]
		    ZOrder		    197
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "freq"
		    SID			    "818"
		    Position		    [625, 33, 655, 47]
		    ZOrder		    198
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "locked"
		    SID			    "819"
		    Position		    [1150, 318, 1180, 332]
		    ZOrder		    199
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "mode"
		    SrcPort		    1
		    Points		    [130, 0; 0, 65]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Memory1"
		    SrcPort		    1
		    Points		    [-30, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Discrete VCO"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Memory1"
		    DstPort		    1
		    }
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    DstBlock		    "PID Controller"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LTI System"
		    SrcPort		    1
		    DstBlock		    "Interval Test"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete VCO"
		    SrcPort		    2
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "PID Controller"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-20, 0; 0, -95]
		    DstBlock		    "freq"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 230]
		    DstBlock		    "Interval Test1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Discrete VCO"
		    SrcPort		    1
		    Points		    [25, 0; 0, -10]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "abc"
		    SrcPort		    1
		    DstBlock		    "Rate Transition"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Interval Test1"
		    SrcPort		    1
		    Points		    [11, 0; 0, -35]
		    DstBlock		    "Logical Operator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Interval Test"
		    SrcPort		    1
		    Points		    [22, 0; 0, 30]
		    DstBlock		    "Logical Operator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "zero"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rate Transition"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical Operator"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete VCO"
		    SrcPort		    3
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 65; -645, 0; 0, -110]
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "theta"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Vd"
		    Labels		    [0, 0; 2, 0]
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    Points		    [30, 0; 0, 50; 56, 0]
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "LTI System"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Vq"
		    Labels		    [0, 0]
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete-Time\nIntegrator"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "Compare\nTo Constant3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [0, -40]
		    DstBlock		    "Discrete-Time\nIntegrator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant3"
		    SrcPort		    1
		    DstBlock		    "locked"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "This block should use a normalized to +-1 abc input voltage"
		    Position		    [181, 344]
		    }
		    Annotation {
		    Name		    "Theta = 0 at phase A start."
		    Position		    [177, 54]
		    }
		    Annotation {
		    Name		    "Leaky bucket filter.  Must be locked for awhile with no glitches before good."
		    Position		    [925, 267]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "RMS_Calculator"
		  SID			  "820"
		  Ports			  [1, 1]
		  Position		  [1290, 605, 1410, 645]
		  ZOrder		  -17
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "RMS_Calculator"
		    Location		    [202, 82, 1902, 1147]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Signal"
		    SID			    "821"
		    Position		    [45, 93, 75, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Discrete \nMean value6"
		    SID			    "822"
		    Ports		    [1, 1]
		    Position		    [360, 85, 430, 135]
		    ZOrder		    -7
		    LibraryVersion	    "1.644"
		    FontName		    "Verdana"
		    FontSize		    11
		    SourceBlock		    "powerlib_extras/Discrete\nMeasurements/Discrete \nMean value"
		    SourceType		    "Discrete Mean value"
		    Freq		    "60/4"
		    Vinit		    "0"
		    Ts			    "Ts"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    SID			    "823"
		    Position		    [260, 95, 290, 125]
		    ZOrder		    -13
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Product3"
		    SID			    "824"
		    Ports		    [2, 1]
		    Position		    [200, 92, 230, 123]
		    ZOrder		    -19
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "Signed\nSqrt"
		    SID			    "825"
		    Position		    [460, 95, 490, 125]
		    ZOrder		    -26
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "RMS_Signal"
		    SID			    "826"
		    Position		    [585, 103, 615, 117]
		    ZOrder		    -2
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Signal"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Product3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Product3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Product3"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Discrete \nMean value6"
		    SrcPort		    1
		    DstBlock		    "Signed\nSqrt"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Signed\nSqrt"
		    SrcPort		    1
		    DstBlock		    "RMS_Signal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    DstBlock		    "Discrete \nMean value6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  RateTransition
		  Name			  "RT10"
		  SID			  "827"
		  Position		  [760, 559, 780, 581]
		  ZOrder		  241
		  OutPortSampleTime	  "Td_es_min"
		}
		Block {
		  BlockType		  RateTransition
		  Name			  "RT2"
		  SID			  "828"
		  Position		  [595, 104, 615, 126]
		  ZOrder		  233
		  OutPortSampleTime	  "Td_es_min"
		}
		Block {
		  BlockType		  RateTransition
		  Name			  "RT6"
		  SID			  "829"
		  Position		  [660, 244, 680, 266]
		  ZOrder		  237
		  OutPortSampleTime	  "Td_es_min"
		}
		Block {
		  BlockType		  RateTransition
		  Name			  "RT7"
		  SID			  "830"
		  Position		  [740, 264, 760, 286]
		  ZOrder		  238
		  OutPortSampleTime	  "Td_es_min"
		}
		Block {
		  BlockType		  RateTransition
		  Name			  "RT9"
		  SID			  "831"
		  Position		  [775, 294, 795, 316]
		  ZOrder		  240
		  OutPortSampleTime	  "Td_es_min"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Subsystem"
		  SID			  "832"
		  Ports			  [2, 1]
		  Position		  [1415, 250, 1455, 310]
		  ZOrder		  173
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Subsystem"
		    Location		    [495, 82, 1915, 964]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "qd"
		    SID			    "833"
		    Position		    [20, 33, 50, 47]
		    ZOrder		    167
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "2"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "theta"
		    SID			    "834"
		    Position		    [20, 93, 50, 107]
		    ZOrder		    168
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "1"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "835"
		    Ports		    [3, 1]
		    Position		    [310, 41, 315, 79]
		    ZOrder		    159
		    ShowName		    off
		    Inputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux1"
		    SID			    "836"
		    Ports		    [2, 1]
		    Position		    [120, 31, 125, 69]
		    ZOrder		    160
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "qd>a"
		    SID			    "837"
		    Position		    [175, 20, 235, 50]
		    ZOrder		    164
		    Expr		    "u[1]*cos(u[3])-u[2]*sin(u[3])"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "qd>b"
		    SID			    "838"
		    Position		    [175, 75, 235, 105]
		    ZOrder		    165
		    Expr		    "u[1]*cos(u[3]-2*pi/3)-u[2]*sin(u[3]-2*pi/3)"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "qd>c"
		    SID			    "839"
		    Position		    [175, 145, 235, 175]
		    ZOrder		    166
		    Expr		    "u[1]*cos(u[3]+2*pi/3)-u[2]*sin(u[3]+2*pi/3)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "abc"
		    SID			    "840"
		    Position		    [375, 53, 405, 67]
		    ZOrder		    169
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "3"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "abc"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "qd>b"
		    SrcPort		    1
		    Points		    [25, 0; 0, -30]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "qd"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "qd>c"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "theta"
		    SrcPort		    1
		    Points		    [30, 0; 0, -40]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "qd>c"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "qd>b"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "qd>a"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "qd>a"
		    SrcPort		    1
		    Points		    [25, 0; 0, 15]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Subsystem1"
		  SID			  "841"
		  Ports			  [2, 1]
		  Position		  [1005, 190, 1045, 250]
		  ZOrder		  184
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Subsystem1"
		    Location		    [422, 82, 1842, 964]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "abc"
		    SID			    "842"
		    Position		    [20, 28, 50, 42]
		    ZOrder		    183
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "3"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "theta"
		    SID			    "843"
		    Position		    [20, 83, 50, 97]
		    ZOrder		    184
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "1"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "844"
		    Ports		    [2, 1]
		    Position		    [310, 41, 315, 79]
		    ZOrder		    176
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux1"
		    SID			    "845"
		    Ports		    [2, 1]
		    Position		    [120, 31, 125, 69]
		    ZOrder		    177
		    ShowName		    off
		    Inputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "abc>d"
		    SID			    "846"
		    Position		    [175, 20, 235, 50]
		    ZOrder		    181
		    Expr		    "2/3*(u[1]*cos(u[4])+u[2]*cos(u[4]-2*pi/3)+u[3]*cos(u[4]+2*pi/3))"
		    }
		    Block {
		    BlockType		    Fcn
		    Name		    "abc>q"
		    SID			    "847"
		    Position		    [175, 75, 235, 105]
		    ZOrder		    182
		    Expr		    "2/3*(-u[1]*sin(u[4])-u[2]*sin(u[4]-2*pi/3)-u[3]*sin(u[4]+2*pi/3))"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qd"
		    SID			    "848"
		    Position		    [375, 53, 405, 67]
		    ZOrder		    185
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "double"
		    PortDimensions	    "2"
		    SignalType		    "real"
		    SamplingMode	    "Sample based"
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "abc>q"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "abc>d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "qd"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "abc>d"
		    SrcPort		    1
		    Points		    [25, 0; 0, 15]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "abc>q"
		    SrcPort		    1
		    Points		    [25, 0; 0, -20]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "theta"
		    SrcPort		    1
		    Points		    [30, 0; 0, -30]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "abc"
		    SrcPort		    1
		    Points		    [30, 0; 0, 5]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "849"
		  Ports			  [2, 1]
		  Position		  [410, 260, 430, 280]
		  ZOrder		  -32
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|+-"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  "850"
		  Position		  [560, 235, 610, 275]
		  ZOrder		  -18
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Windowed Limit"
		  SID			  "851"
		  Ports			  [2, 1]
		  Position		  [1600, 315, 1675, 375]
		  ZOrder		  215
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "Current"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "Windowed Limit"
		    Location		    [1051, 313, 1743, 803]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Signal"
		    SID			    "852"
		    Position		    [100, 25, 130, 40]
		    ZOrder		    -1
		    BlockRotation	    270
		    BlockMirror		    on
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Threshold"
		    SID			    "853"
		    Position		    [35, 60, 50, 90]
		    ZOrder		    -2
		    NamePlacement	    "alternate"
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "Abs"
		    SID			    "854"
		    Position		    [215, 45, 245, 75]
		    ZOrder		    2
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator2"
		    SID			    "855"
		    Ports		    [2, 1]
		    Position		    [290, 92, 320, 123]
		    ZOrder		    1
		    Operator		    ">"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "TestOut"
		    SID			    "856"
		    Position		    [365, 103, 395, 117]
		    ZOrder		    -21
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Abs"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "Relational\nOperator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator2"
		    SrcPort		    1
		    DstBlock		    "TestOut"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Threshold"
		    SrcPort		    1
		    Points		    [103, 0; 0, 40]
		    DstBlock		    "Relational\nOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Signal"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Abs"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Iabc"
		  SID			  "857"
		  Position		  [1680, 273, 1710, 287]
		  ZOrder		  -9
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Vdc"
		  SID			  "858"
		  Position		  [1335, 318, 1365, 332]
		  ZOrder		  -9
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "PLL_freq"
		  SID			  "859"
		  Position		  [1090, 108, 1120, 122]
		  ZOrder		  2
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Iqd"
		  SID			  "860"
		  Position		  [1670, 208, 1700, 222]
		  ZOrder		  3
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Faults"
		  SID			  "861"
		  Position		  [1975, 563, 2005, 577]
		  ZOrder		  -9
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Current Source to Grid"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "PLL_disc"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Iqd_ref"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  DstBlock		  "Switch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  1
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "RT6"
		  DstPort		  1
		}
		Line {
		  Name			  "DCVoltage"
		  Labels		  [0, 0]
		  SrcBlock		  "Logical Operator7"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Memory"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -80; -561, 0; 0, 90]
		    DstBlock		    "RT7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [97, 0]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Iqd"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "RT10"
		  SrcPort		  1
		  Points		  [5, 0; 0, -181]
		  Branch {
		    Points		    [-15, 0; 0, -54]
		    DstBlock		    "Idq_con_disc"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [260, 0; 0, -49]
		    DstBlock		    "Boost_rectifier_average_model_disc"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "RT9"
		  SrcPort		  1
		  Points		  [14, 0; 0, 20]
		  DstBlock		  "Idq_con_disc"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "RT6"
		  SrcPort		  1
		  Points		  [167, 0; 0, 50]
		  DstBlock		  "Idq_con_disc"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RT2"
		  SrcPort		  1
		  Points		  [12, 0]
		  Branch {
		    DstBlock		    "Gain"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 295; 573, 0; 0, 125]
		    DstBlock		    "RMS_Calculator"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Vabc"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "RT2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "PLL_disc"
		  SrcPort		  1
		  Points		  [115, 0; 0, 65]
		  Branch {
		    Points		    [345, 0; 0, 135]
		    DstBlock		    "Subsystem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 75]
		    DstBlock		    "Subsystem1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Enable"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Latch"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Logical Operator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "PLL_disc"
		  DstPort		  1
		}
		Line {
		  Name			  "PLL"
		  Labels		  [1, 1]
		  SrcBlock		  "Logical Operator"
		  SrcPort		  1
		  Points		  [210, 0; 0, -45]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  Name			  "PLL"
		  Labels		  [0, 0; 3, 1]
		  SrcBlock		  "PLL_disc"
		  SrcPort		  3
		  Points		  [143, 0; 0, 400]
		  DstBlock		  "Logical Operator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Modulator"
		  SrcPort		  1
		  Points		  [5, 0; 0, -30]
		  DstBlock		  "Boost_rectifier_average_model_disc"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PLL_disc"
		  SrcPort		  2
		  DstBlock		  "PLL_freq"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Interval Test2"
		  SrcPort		  1
		  Points		  [40, 0; 0, 30]
		  DstBlock		  "Logical Operator7"
		  DstPort		  1
		}
		Line {
		  Name			  "Current"
		  Labels		  [2, 0]
		  SrcBlock		  "Windowed Limit"
		  SrcPort		  1
		  Points		  [32, 0; 0, 125]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Windowed Limit"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical Operator1"
		  SrcPort		  1
		  DstBlock		  "RT10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Idq_con_disc"
		  SrcPort		  1
		  Points		  [15, 0; 0, -30]
		  DstBlock		  "Modulator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Subsystem"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "Iabc"
		    DstPort		    1
		  }
		  Branch {
		    Labels		    [0, 0]
		    Points		    [0, 50]
		    DstBlock		    "Windowed Limit"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Boost_rectifier_average_model_disc"
		  SrcPort		  1
		  DstBlock		  "Memory"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Subsystem1"
		  SrcPort		  1
		  Points		  [43, 0; 0, 30]
		  Branch {
		    Points		    [-28, 0; 0, 406; -373, 0; -2, -291]
		    Branch {
		    Points		    [-270, 0]
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [2, -60]
		    DstBlock		    "RT9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Boost_rectifier_average_model_disc"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical Operator2"
		  SrcPort		  1
		  DstBlock		  "Logical Operator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical Operator3"
		  SrcPort		  1
		  Points		  [10, 0; 0, -55]
		  DstBlock		  "Logical Operator1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "RMS_Calculator"
		  SrcPort		  1
		  DstBlock		  "Interval Test1"
		  DstPort		  1
		}
		Line {
		  Name			  "ACVoltage"
		  Labels		  [0, 0]
		  SrcBlock		  "Interval Test1"
		  SrcPort		  1
		  DstBlock		  "Logical Operator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical Operator4"
		  SrcPort		  1
		  DstBlock		  "Logical Operator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical Operator5"
		  SrcPort		  1
		  Points		  [35, 0; 0, -125]
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Boost_rectifier_average_model_disc"
		  SrcPort		  2
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "Vdc"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 110]
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Interval Test2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5; -295, 0]
		    Branch {
		    Points		    [-140, 0]
		    DstBlock		    "Idq_con_disc"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "Modulator"
		    DstPort		    2
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Idc"
		  SrcPort		  1
		  Points		  [530, 0; 0, -110]
		  DstBlock		  "Boost_rectifier_average_model_disc"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "RT7"
		  SrcPort		  1
		  Points		  [75, 0; 0, 40]
		  DstBlock		  "Idq_con_disc"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [60, 0]
		  DstBlock		  "Latch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Latch"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 115; -1370, 0; 0, -60]
		    DstBlock		    "Logical Operator2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [40, 0]
		    DstBlock		    "Faults"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Latch"
	      SID		      "862"
	      Ports		      [2, 1]
	      Position		      [1045, 464, 1085, 526]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Latch"
		Location		[202, 82, 1902, 1051]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"70"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "863"
		  Position		  [50, 128, 80, 142]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Reset"
		  SID			  "864"
		  Position		  [20, 218, 50, 232]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  "865"
		  Ports			  [1, 2]
		  Position		  [125, 58, 135, 207]
		  ZOrder		  -6
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical Operator6"
		  SID			  "866"
		  Ports			  [1, 1]
		  Position		  [150, 209, 180, 241]
		  ZOrder		  7
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux"
		  SID			  "867"
		  Ports			  [2, 1]
		  Position		  [545, 69, 550, 271]
		  ZOrder		  -16
		  ShowName		  off
		  Inputs		  "2"
		  DisplayOption		  "bar"
		  Port {
		    PortNumber		    1
		    Name		    "Faults"
		    PropagatedSignals	    "Ia, Ib"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "S-R\nFlip-Flop"
		  SID			  "868"
		  Ports			  [2, 2]
		  Position		  [295, 50, 340, 125]
		  LibraryVersion	  "1.43"
		  SourceBlock		  "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		  SourceType		  "SRFlipFlop"
		  initial_condition	  "0"
		  Port {
		    PortNumber		    1
		    Name		    "Ia"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "S-R\nFlip-Flop1"
		  SID			  "869"
		  Ports			  [2, 2]
		  Position		  [295, 170, 340, 245]
		  LibraryVersion	  "1.43"
		  SourceBlock		  "simulink_extras/Flip Flops/S-R\nFlip-Flop"
		  SourceType		  "SRFlipFlop"
		  initial_condition	  "0"
		  Port {
		    PortNumber		    1
		    Name		    "Ib"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "870"
		  Position		  [620, 163, 650, 177]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Logical Operator6"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "S-R\nFlip-Flop1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "S-R\nFlip-Flop"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Reset"
		  SrcPort		  1
		  DstBlock		  "Logical Operator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  Points		  [105, 0; 0, 20]
		  DstBlock		  "S-R\nFlip-Flop1"
		  DstPort		  1
		}
		Line {
		  Name			  "Ib"
		  Labels		  [3, 0]
		  SrcBlock		  "S-R\nFlip-Flop1"
		  SrcPort		  1
		  Points		  [55, 0; 0, 30]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "S-R\nFlip-Flop"
		  DstPort		  1
		}
		Line {
		  Name			  "Faults"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  Name			  "Ia"
		  Labels		  [3, 0]
		  SrcBlock		  "S-R\nFlip-Flop"
		  SrcPort		  1
		  Points		  [90, 0; 0, 50]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical Operator1"
	      SID		      "871"
	      Ports		      [2, 1]
	      Position		      [535, 387, 565, 418]
	      ZOrder		      9
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical Operator2"
	      SID		      "872"
	      Ports		      [1, 1]
	      Position		      [1200, 539, 1230, 571]
	      ZOrder		      9
	      Operator		      "OR"
	      Inputs		      "1"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical Operator3"
	      SID		      "873"
	      Ports		      [1, 1]
	      Position		      [650, 654, 680, 686]
	      ZOrder		      9
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      Operator		      "NOT"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "874"
	      Ports		      [3, 1]
	      Position		      [990, 336, 995, 374]
	      ZOrder		      259
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "875"
	      Ports		      [2, 1]
	      Position		      [1170, 446, 1175, 484]
	      ZOrder		      259
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      "876"
	      Ports		      [2, 1]
	      Position		      [950, 461, 955, 499]
	      ZOrder		      259
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Iabc"
	      SID		      "877"
	      Position		      [800, 318, 830, 332]
	      ZOrder		      251
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "BatteryVars"
	      SID		      "878"
	      Position		      [1035, 348, 1065, 362]
	      ZOrder		      258
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Iqd_cmd"
	      SID		      "879"
	      Position		      [395, 318, 425, 332]
	      ZOrder		      260
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Iqd_act"
	      SID		      "880"
	      Position		      [1015, 378, 1045, 392]
	      ZOrder		      261
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Faults"
	      SID		      "881"
	      Position		      [1210, 458, 1240, 472]
	      ZOrder		      261
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PLL_freq"
	      SID		      "882"
	      Position		      [785, 358, 815, 372]
	      ZOrder		      261
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Debounce1"
	      SrcPort		      1
	      DstBlock		      "Latch"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Latch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Latch"
	      SrcPort		      1
	      Points		      [50, 0; 0, -20; 10, 0]
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical Operator2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Grid Tied Inverter"
	      SrcPort		      5
	      Points		      [325, 0; 0, 50]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical Operator3"
	      SrcPort		      1
	      Points		      [-245, 0; 0, -245; 105, 0; 0, -15]
	      DstBlock		      "Logical Operator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical Operator2"
	      SrcPort		      1
	      Points		      [0, 115]
	      DstBlock		      "Logical Operator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 80; 405, 0; 0, 35]
		DstBlock		"Debounce1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical Operator1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical Operator1"
	      SrcPort		      1
	      DstBlock		      "Grid Tied Inverter"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant1"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [20, 0; 0, -70]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Battery"
	      SrcPort		      3
	      Points		      [265, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Compare\nTo Constant1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Compare\nTo Constant"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Faults"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Enable"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Idq_cmd"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Iqd_cmd"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Grid Tied Inverter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Grid Tied Inverter"
	      SrcPort		      4
	      DstBlock		      "Iqd_act"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "BatteryVars"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Iabc"
	      Labels		      [0, 0]
	      SrcBlock		      "Grid Tied Inverter"
	      SrcPort		      1
	      DstBlock		      "Iabc"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Battery Capacity"
	      Labels		      [0, 0]
	      SrcBlock		      "Battery"
	      SrcPort		      2
	      Points		      [326, 0; 0, -165]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      Name		      "Iout Battery"
	      Labels		      [0, 0]
	      SrcBlock		      "Battery"
	      SrcPort		      1
	      Points		      [25, 0; 0, -5]
	      Branch {
		Points			[0, 10; 195, 0; 0, -82; 135, 0; 0, -58]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		Points			[0, -115]
		DstBlock		"Grid Tied Inverter"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "Vbat"
	      SrcBlock		      "Grid Tied Inverter"
	      SrcPort		      2
	      Points		      [20, 0]
	      Branch {
		Points			[0, 122; -320, 0]
		DstBlock		"Battery"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 1]
		DstBlock		"Mux"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "Vabc"
	      Labels		      [0, 0]
	      SrcBlock		      "Vabc"
	      SrcPort		      1
	      Points		      [180, 0; 0, 55]
	      DstBlock		      "Grid Tied Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Grid Tied Inverter"
	      SrcPort		      3
	      DstBlock		      "PLL_freq"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Debounce delay on reset to allow recharge once empty fault has been cleared."
	      Position		      [1233, 398]
	    }
	    Annotation {
	      Name		      "1 is full, -1 is empty"
	      Position		      [590, 565]
	    }
	    Annotation {
	      Name		      "Positive current is into the DC bus."
	      Position		      [528, 262]
	    }
	  }
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "883"
	  Position		  [90, 230, 130, 260]
	  ZOrder		  -5
	  Bias			  "-48"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  BusCreator
	  Name			  "Bus\nCreator"
	  SID			  "884"
	  Ports			  [8, 1]
	  Position		  [1045, 39, 1055, 191]
	  ZOrder		  -2
	  ShowName		  off
	  Inputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "885"
	  Ports			  [1, 3]
	  Position		  [940, 46, 945, 84]
	  ZOrder		  26
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "Bat Voltage"
	    PropagatedSignals	    "Vbat"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Capacity"
	    PropagatedSignals	    "Battery Capacity"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "Batt Iout"
	    PropagatedSignals	    "Iout Battery"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "886"
	  Position		  [290, 240, 395, 310]
	  ZOrder		  364
	  Gain			  "2/(1200*3*sqrt(2))"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ground1"
	  SID			  "887"
	  Ports			  [0, 0, 0, 0, 0, 1]
	  Position		  [644, 360, 666, 385]
	  ZOrder		  358
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Ground"
	  SourceType		  "Ground"
	  LConnTagsString	  "a"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ground2"
	  SID			  "888"
	  Ports			  [0, 0, 0, 0, 0, 1]
	  Position		  [1019, 620, 1041, 645]
	  ZOrder		  358
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Ground"
	  SourceType		  "Ground"
	  LConnTagsString	  "a"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Interface to SPS from Simulink"
	  SID			  "889"
	  Ports			  [1, 1, 0, 0, 0, 1, 3]
	  Position		  [730, 261, 820, 349]
	  ZOrder		  357
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "Vabc"
	    PropagatedSignals	    ", , "
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Interface to SPS from Simulink"
	    Location		    [107, 152, 1544, 1034]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "84"
	    Block {
	      BlockType		      Inport
	      Name		      "Iabc"
	      SID		      "890"
	      Position		      [20, 848, 50, 862]
	      ZOrder		      144
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Controlled Current Source3"
	      SID		      "891"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [230, 772, 275, 808]
	      ZOrder		      121
	      LibraryVersion	      "1.2088"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Electrical\nSources/Controlled Current Source"
	      SourceType	      "Controlled Current Source"
	      Initialize	      on
	      Source_Type	      "AC"
	      Amplitude		      "0"
	      Phase		      "0"
	      Frequency		      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Controlled Current Source4"
	      SID		      "892"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [240, 817, 285, 853]
	      ZOrder		      122
	      LibraryVersion	      "1.2088"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Electrical\nSources/Controlled Current Source"
	      SourceType	      "Controlled Current Source"
	      Initialize	      on
	      Source_Type	      "AC"
	      Amplitude		      "0"
	      Phase		      "0"
	      Frequency		      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Controlled Current Source5"
	      SID		      "893"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 867, 290, 903]
	      ZOrder		      123
	      LibraryVersion	      "1.2088"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Electrical\nSources/Controlled Current Source"
	      SourceType	      "Controlled Current Source"
	      Initialize	      on
	      Source_Type	      "AC"
	      Amplitude		      "0"
	      Phase		      "0"
	      Frequency		      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux4"
	      SID		      "894"
	      Ports		      [1, 3]
	      Position		      [150, 836, 155, 874]
	      ZOrder		      140
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "895"
	      Position		      [90, 840, 120, 870]
	      ZOrder		      154
	      Gain		      "-1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      "896"
	      Ports		      [3, 1]
	      Position		      [565, 910, 575, 1000]
	      ZOrder		      153
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Voltage Measurement3"
	      SID		      "897"
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [340, 793, 365, 817]
	      ZOrder		      125
	      LibraryVersion	      "1.2088"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Voltage Measurement4"
	      SID		      "898"
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [340, 843, 365, 867]
	      ZOrder		      126
	      LibraryVersion	      "1.2088"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Voltage Measurement5"
	      SID		      "899"
	      Ports		      [0, 1, 0, 0, 0, 2]
	      Position		      [340, 888, 365, 912]
	      ZOrder		      127
	      LibraryVersion	      "1.2088"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
	      SourceType	      "Voltage Measurement"
	      PhasorSimulation	      off
	      OutputType	      "Complex"
	      PSBequivalent	      "0"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Phase_A"
	      SID		      "900"
	      Position		      [600, 778, 630, 792]
	      ZOrder		      149
	      BlockMirror	      on
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Phase_B"
	      SID		      "901"
	      Position		      [615, 828, 645, 842]
	      ZOrder		      150
	      BlockMirror	      on
	      Port		      "2"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Phase_C"
	      SID		      "902"
	      Position		      [630, 863, 660, 877]
	      ZOrder		      151
	      BlockMirror	      on
	      Port		      "3"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "Ground"
	      SID		      "903"
	      Position		      [300, 1020, 330, 1035]
	      ZOrder		      152
	      BlockRotation	      270
	      Port		      "4"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vabc"
	      SID		      "904"
	      Position		      [615, 948, 645, 962]
	      ZOrder		      146
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Demux4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Voltage Measurement3"
	      SrcPort		      1
	      Points		      [130, 0; 0, 120]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Vabc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Iabc"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux4"
	      SrcPort		      3
	      Points		      [10, 0; 0, 10]
	      DstBlock		      "Controlled Current Source5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux4"
	      SrcPort		      2
	      Points		      [25, 0; 0, -30]
	      DstBlock		      "Controlled Current Source4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -65]
	      DstBlock		      "Controlled Current Source3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Phase_B"
	      SrcPort		      RConn1
	      Points		      [-272, 0]
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Controlled Current Source4"
		SrcPort			RConn1
		Points			[28, 0]
	      }
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Voltage Measurement4"
		SrcPort			LConn1
		Points			[3, 0; 0, -15]
	      }
	    }
	    Line {
	      SrcBlock		      "Voltage Measurement4"
	      SrcPort		      1
	      Points		      [86, 0; 0, 100]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [315, 935; 0, 70]
	      DstBlock		      "Ground"
	      DstPort		      RConn1
	      Branch {
		ConnectType		"SRC_DEST"
		Points			[316, 905; 0, 30; -1, 0]
		Branch {
		  ConnectType		  "SRC_DEST"
		  SrcBlock		  "Voltage Measurement5"
		  SrcPort		  LConn2
		  Points		  [-9, 0]
		}
		Branch {
		  ConnectType		  "SRC_DEST"
		  Points		  [316, 860; 0, 45]
		  Branch {
		    ConnectType		    "SRC_DEST"
		    SrcBlock		    "Voltage Measurement3"
		    SrcPort		    LConn2
		    Points		    [-9, 0; 0, 50]
		  }
		  Branch {
		    ConnectType		    "SRC_DEST"
		    SrcBlock		    "Voltage Measurement4"
		    SrcPort		    LConn2
		    Points		    [-9, 0]
		  }
		}
	      }
	      Branch {
		ConnectType		"SRC_SRC"
		Points			[-100, 0; 0, -40]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [0, -50]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Controlled Current Source4"
		    DstPort		    LConn1
		  }
		  Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Controlled Current Source3"
		    DstPort		    LConn1
		  }
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  DstBlock		  "Controlled Current Source5"
		  DstPort		  LConn1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Voltage Measurement5"
	      SrcPort		      1
	      Points		      [64, 0; 0, 85]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [328, 790; 0, -5; 257, 0]
	      DstBlock		      "Phase_A"
	      DstPort		      RConn1
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Controlled Current Source3"
		SrcPort			RConn1
		Points			[38, 0]
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Voltage Measurement3"
		SrcPort			LConn1
		Points			[3, 0; 0, -10]
	      }
	    }
	    Line {
	      LineType		      "Connection"
	      Points		      [323, 885; 0, -7; 60, 0; 0, -8; 232, 0]
	      DstBlock		      "Phase_C"
	      DstPort		      RConn1
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Controlled Current Source5"
		SrcPort			RConn1
		Points			[18, 0]
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Voltage Measurement5"
		SrcPort			LConn1
		Points			[-2, 0; 0, -10]
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Iq and Id"
	  SID			  "905"
	  Ports			  [2, 2]
	  Position		  [775, 169, 820, 216]
	  ZOrder		  31
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "Iq"
	    PropagatedSignals	    "Iq_cmd, Iq_act"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Iq"
	    PropagatedSignals	    "Id_cmd, Id_act"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Iq and Id"
	    Location		    [2014, 116, 3703, 1123]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "906"
	      Position		      [20, 33, 50, 47]
	      ZOrder		      31
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "907"
	      Position		      [20, 53, 50, 67]
	      ZOrder		      32
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "908"
	      Ports		      [1, 2]
	      Position		      [85, 21, 90, 59]
	      ZOrder		      27
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	      Port {
		PortNumber		1
		Name			"Iq_cmd"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"Id_cmd"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux2"
	      SID		      "909"
	      Ports		      [1, 2]
	      Position		      [85, 71, 90, 109]
	      ZOrder		      30
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	      Port {
		PortNumber		1
		Name			"Iq_act"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"Id_act"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "910"
	      Ports		      [2, 1]
	      Position		      [140, 31, 145, 69]
	      ZOrder		      28
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "911"
	      Ports		      [2, 1]
	      Position		      [140, 76, 145, 114]
	      ZOrder		      29
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "912"
	      Position		      [245, 43, 275, 57]
	      ZOrder		      33
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "913"
	      Position		      [245, 58, 275, 72]
	      ZOrder		      34
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "Id_cmd"
	      Labels		      [2, 1]
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [8, 0; 0, 35]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Iq_act"
	      Labels		      [2, 1]
	      SrcBlock		      "Demux2"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      Name		      "Iq_cmd"
	      Labels		      [1, 1]
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 10]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Id_act"
	      Labels		      [1, 1]
	      SrcBlock		      "Demux2"
	      SrcPort		      2
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [12, 0; 0, 30]
	      DstBlock		      "Demux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "914"
	  Ports			  [2, 1]
	  Position		  [195, 256, 200, 294]
	  ZOrder		  369
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC "
	  SID			  "915"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [1174, 510, 1226, 565]
	  ZOrder		  -9
	  BlockRotation		  270
	  BlockMirror		  on
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RLC"
	  Resistance		  "500"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "10e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC1"
	  SID			  "916"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [1079, 510, 1131, 565]
	  ZOrder		  -9
	  BlockRotation		  270
	  BlockMirror		  on
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RLC"
	  Resistance		  "500"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "10e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC2"
	  SID			  "917"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [1004, 510, 1056, 565]
	  ZOrder		  -9
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RLC"
	  Resistance		  "500"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "10e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC3"
	  SID			  "918"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [1004, 400, 1056, 455]
	  ZOrder		  -9
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "10e-3"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "0"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC4"
	  SID			  "919"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [1079, 400, 1131, 455]
	  ZOrder		  -9
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "10e-3"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "0"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC5"
	  SID			  "920"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [1174, 400, 1226, 455]
	  ZOrder		  -9
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "10e-3"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "0"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC6"
	  SID			  "921"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [885, 309, 940, 361]
	  ZOrder		  -9
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "20e-3"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "0"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC7"
	  SID			  "922"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [940, 289, 995, 341]
	  ZOrder		  -9
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "20e-3"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "0"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RLC8"
	  SID			  "923"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [985, 269, 1040, 321]
	  ZOrder		  -9
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "20e-3"
	  Inductance		  "inf"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "0"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Gain
	  Name			  "xkW"
	  SID			  "924"
	  Position		  [225, 260, 270, 290]
	  ZOrder		  368
	  Gain			  "1e3"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "A"
	  SID			  "925"
	  Position		  [1295, 273, 1325, 287]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Port			  "1"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "B"
	  SID			  "926"
	  Position		  [1295, 308, 1325, 322]
	  BlockMirror		  on
	  Port			  "2"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "C"
	  SID			  "927"
	  Position		  [1295, 338, 1325, 352]
	  BlockMirror		  on
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  Outport
	  Name			  "MSMTS"
	  SID			  "928"
	  Position		  [1090, 108, 1120, 122]
	  ZOrder		  261
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Faults"
	  SID			  "929"
	  Position		  [865, 223, 895, 237]
	  ZOrder		  261
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "fault"
	  Labels		  [0, 0]
	  SrcBlock		  "Batt"
	  SrcPort		  5
	  DstBlock		  "Faults"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Interface to SPS from Simulink"
	  SrcPort		  LConn1
	  Points		  [-60, 0]
	  DstBlock		  "Ground1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Ground2"
	  SrcPort		  LConn1
	  Points		  [0, -15]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "RLC2"
	    SrcPort		    RConn1
	    Points		    [0, 10]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [75, 0]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      Points		      [95, 0]
	      DstBlock		      "RLC "
	      DstPort		      RConn1
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "RLC1"
	      SrcPort		      RConn1
	      Points		      [0, 10]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [1200, 295; 0, -15; 80, 0]
	  DstBlock		  "A"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "RLC8"
	    SrcPort		    LConn1
	    Points		    [145, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "RLC5"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [1105, 315; 175, 0]
	  DstBlock		  "B"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "RLC7"
	    SrcPort		    LConn1
	    Points		    [95, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "RLC4"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [1030, 340; 0, 5; 250, 0]
	  DstBlock		  "C"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "RLC6"
	    SrcPort		    LConn1
	    Points		    [75, 0; 0, 5]
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "RLC3"
	    DstPort		    LConn1
	  }
	}
	Line {
	  Name			  "Vabc"
	  SrcBlock		  "Interface to SPS from Simulink"
	  SrcPort		  1
	  Points		  [329, 0; 1, -120]
	  Branch {
	    Labels		    [2, 0]
	    Points		    [-1, -123; -798, 0; 0, 113]
	    DstBlock		    "Batt"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 60; -140, 0; 0, -70]
	    DstBlock		    "Bus\nCreator"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "Batt"
	  SrcPort		  2
	  Points		  [80, 0; 0, -90]
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  Name			  "Capacity"
	  Labels		  [1, 1]
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "Bus\nCreator"
	  DstPort		  2
	}
	Line {
	  Name			  "Batt Iout"
	  Labels		  [1, 1]
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [80, 0]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  3
	}
	Line {
	  Name			  "Bat Voltage"
	  Labels		  [1, 1]
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Batt"
	  SrcPort		  3
	  DstBlock		  "Iq and Id"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Batt"
	  SrcPort		  4
	  DstBlock		  "Iq and Id"
	  DstPort		  2
	}
	Line {
	  Name			  "Iq"
	  Labels		  [2, 0]
	  SrcBlock		  "Iq and Id"
	  SrcPort		  1
	  Points		  [70, 0; 0, -75]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "enable"
	  SrcPort		  1
	  DstBlock		  "Batt"
	  DstPort		  2
	}
	Line {
	  Name			  "Iabc"
	  SrcBlock		  "Batt"
	  SrcPort		  1
	  Points		  [44, 0; 1, 10; 0, 25]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "Bus\nCreator"
	    DstPort		    7
	  }
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Interface to SPS from Simulink"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [9, 0; 0, -30]
	  DstBlock		  "Batt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "xkW"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "xkW"
	  DstPort		  1
	}
	Line {
	  Name			  "Iq"
	  Labels		  [2, 1]
	  SrcBlock		  "Iq and Id"
	  SrcPort		  2
	  Points		  [105, 0; 0, -80]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Bus\nCreator"
	  SrcPort		  1
	  DstBlock		  "MSMTS"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "kvar"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "kW"
	  SrcPort		  1
	  Points		  [30, 0; 0, -15]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  Name			  "freq"
	  Labels		  [0, 0]
	  SrcBlock		  "Batt"
	  SrcPort		  6
	  Points		  [350, 0; 0, -70]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  8
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "RLC3"
	  SrcPort		  RConn1
	  DstBlock		  "RLC2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "RLC4"
	  SrcPort		  RConn1
	  DstBlock		  "RLC1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "RLC5"
	  SrcPort		  RConn1
	  DstBlock		  "RLC "
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "RLC6"
	  SrcPort		  RConn1
	  DstBlock		  "Interface to SPS from Simulink"
	  DstPort		  RConn3
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Interface to SPS from Simulink"
	  SrcPort		  RConn2
	  DstBlock		  "RLC7"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Interface to SPS from Simulink"
	  SrcPort		  RConn1
	  DstBlock		  "RLC8"
	  DstPort		  RConn1
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Annotation {
	  Name			  "For output filter"
	  Position		  [105, 205]
	}
      }
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ( (   8    (     @         %    \"     $    !     0         %  0 \"     $    8    =F5R<"
    "VEO;@!C;VYT96YT &9O<FUA=   #@   #@    &    \"     8         !0    @    !     0    $         \"0    @    S,S,S,S/S/"
    "PX   !0 0  !@    @    $          4    (     0   \" !   !         !     @ 0  36]D96P@:7,@8F%S960@;VX@879E<F%G92!B;V"
    "]S=\"!R96-T:69I97(@;6]D96PN\"@I%;F%B;&4@<VEG;F%L('-W:71C:&5S(&EN(&$@;&%R9V4@<F5S:7-T;W(@:6X@<&QA8V4@;V8@=&AE(&%V97"
    ")A9V4@24=\"5\"!V;VQT86=E+@I!;'-O+\"!I=\"!Z97)O)W,@8W5R<F5N=',@9V]I;F<@:6YT;R!$0R!B=7,@=F]L=&%G92!E<75A=&EO;B!S:6YC"
    "92!T:&5R92!W87,@<V]M92!L96%K86=E('1H97)E+@H*5&AE(&-L86UP:6YG(&]F(&1I;V1E<R!A=\"!)1T)4('1U<FXM;V9F(&ES(&YO=\"!M;V1E"
    ";&5D(&AE<F4A#@   #     &    \"     0         !0    @    !     P    $         $  # %185  "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2011b) dated Aug  6 2011, 17:15:36
#
#


Stateflow {
  machine {
    id			    1
    name		    "Batt_lib"
    created		    "08-Sep-2015 10:22:56"
    isLibrary		    1
    firstTarget		    11
    sfVersion		    76014001.0002
  }
  chart {
    id			    2
    name		    "HIL_BATT/Batt/Grid Tied Inverter/Idq_con_disc/Vector Saturation"
    windowPosition	    [522.12 339.875 167 391]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1080 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    ssIdHighWaterMark	    7
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function y = fcn(u, limit, type_sat)\n% When the magnitude is of u is greater than limit prioriti"
      "ze the\n% saturation to u(type_sat) dimension.  u is two dimensional input.\n%#codegen\ny=zeros(2,1); % required"
      " initialization\nu_sign=sign(u);\n\nif(abs(u(1)) > limit)\n    u(1) = u_sign(1).*limit;\nend\nif(abs(u(2)) > lim"
      "it)\n    u(2) =  u_sign(2).*limit;\nend\nif(u(1)^2 + u(2)^2 > limit^2)\n    if(type_sat == 1) % priority given t"
      "o u(1)\n        y(1) = u(1);\n        y(2) = u_sign(2) .* sqrt(limit^2 - u(1)^2); \n    else  % priority given t"
      "o u(2)\n        y(2) = u(2);\n        y(1) =  u_sign(1) .* sqrt(limit^2 - u(2)^2); \n    end\nelse\n    y = u;\n"
      "end"
      editorLayout	      "100 M4x1[10 5 701 814]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "u"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    5
    name		    "y"
    linkNode		    [2 6 8]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    6
    name		    "limit"
    linkNode		    [2 7 9]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    7
    name		    "type_sat"
    linkNode		    [2 8 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    10
    name		    "HIL_BATT/Batt/Grid Tied Inverter/Idq_con_disc/Vector Saturation"
    machine		    1
    chart		    2
  }
  target {
    id			    11
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
