// Seed: 2323794272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire [-1 'b0 : 1] id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output logic id_2
);
  always @(-1 or negedge 1'h0) id_2 = id_0;
  id_4 :
  assert property (@(posedge id_4) id_0 == (id_4))
  else $unsigned(59);
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
