#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 27 15:11:36 2018
# Process ID: 80434
# Current directory: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper.vdi
# Journal file: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olafur/Documents/Embedded_systems/lectures/Lab_3/custom_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1701.664 ; gain = 490.148 ; free physical = 1018 ; free virtual = 3750
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.664 ; gain = 0.000 ; free physical = 1011 ; free virtual = 3742

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10f36d09b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 2015.152 ; gain = 312.488 ; free physical = 640 ; free virtual = 3372

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a563bbd3

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3376
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 64cc5bc6

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3376
INFO: [Opt 31-389] Phase Constant propagation created 66 cells and removed 253 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8335b825

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3376
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1069 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8335b825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3376
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f9d350e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3376
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b17fe5c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3375
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3375
Ending Logic Optimization Task | Checksum: b17fe5c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.152 ; gain = 0.000 ; free physical = 644 ; free virtual = 3375

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.106 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: b17fe5c5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2248.273 ; gain = 0.000 ; free physical = 626 ; free virtual = 3358
Ending Power Optimization Task | Checksum: b17fe5c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2248.273 ; gain = 233.121 ; free physical = 633 ; free virtual = 3365

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b17fe5c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.273 ; gain = 0.000 ; free physical = 633 ; free virtual = 3365
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2248.273 ; gain = 546.609 ; free physical = 633 ; free virtual = 3365
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2248.273 ; gain = 0.000 ; free physical = 628 ; free virtual = 3362
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 626 ; free virtual = 3360
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 653a4d6a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 626 ; free virtual = 3360
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 626 ; free virtual = 3360

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130799d2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 605 ; free virtual = 3339

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23a8a7779

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 596 ; free virtual = 3329

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23a8a7779

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 596 ; free virtual = 3329
Phase 1 Placer Initialization | Checksum: 23a8a7779

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 596 ; free virtual = 3329

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 213a8a780

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.277 ; gain = 0.000 ; free physical = 592 ; free virtual = 3325

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 587 ; free virtual = 3321

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 247838eef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 587 ; free virtual = 3321
Phase 2 Global Placement | Checksum: 22056b766

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 587 ; free virtual = 3321

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22056b766

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 587 ; free virtual = 3321

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e82c2e4f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 588 ; free virtual = 3322

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25e30a53a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 588 ; free virtual = 3322

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25e30a53a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 588 ; free virtual = 3322

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b9ce4e9c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 577 ; free virtual = 3310

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 108905219

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 108905219

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312
Phase 3 Detail Placement | Checksum: 108905219

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a8e9e1cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: a8e9e1cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.051. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f2aa674d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312
Phase 4.1 Post Commit Optimization | Checksum: f2aa674d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f2aa674d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 579 ; free virtual = 3313

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f2aa674d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c24c93b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c24c93b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 578 ; free virtual = 3312
Ending Placer Task | Checksum: 355a554f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 583 ; free virtual = 3317
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.281 ; gain = 8.004 ; free physical = 583 ; free virtual = 3317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 580 ; free virtual = 3321
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 577 ; free virtual = 3313
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 586 ; free virtual = 3322
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 586 ; free virtual = 3322
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 32bc3195 ConstDB: 0 ShapeSum: 29e23ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2907ec77

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 507 ; free virtual = 3243
Post Restoration Checksum: NetGraph: 4679c67 NumContArr: 24a05010 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2907ec77

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 508 ; free virtual = 3244

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2907ec77

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 494 ; free virtual = 3230

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2907ec77

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 494 ; free virtual = 3230
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25a3bb10d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.058  | TNS=0.000  | WHS=-0.335 | THS=-56.026|

Phase 2 Router Initialization | Checksum: 2a8e9a7d5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: de555539

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 485 ; free virtual = 3221

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aad718ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d9a7d68e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220
Phase 4 Rip-up And Reroute | Checksum: 1d9a7d68e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d9a7d68e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d9a7d68e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220
Phase 5 Delay and Skew Optimization | Checksum: 1d9a7d68e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 183a55783

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.900  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11de8789e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220
Phase 6 Post Hold Fix | Checksum: 11de8789e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47804 %
  Global Horizontal Routing Utilization  = 2.03814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 123cd1bfa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 484 ; free virtual = 3220

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 123cd1bfa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 483 ; free virtual = 3219

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c4a08f22

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 483 ; free virtual = 3219

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.900  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c4a08f22

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 483 ; free virtual = 3219
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 499 ; free virtual = 3235

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 499 ; free virtual = 3235
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2264.281 ; gain = 0.000 ; free physical = 487 ; free virtual = 3233
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/Exercise_3/Lab_4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep 27 15:13:55 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2509.707 ; gain = 245.426 ; free physical = 453 ; free virtual = 3180
INFO: [Common 17-206] Exiting Vivado at Thu Sep 27 15:13:55 2018...
