{
  "module_name": "dcn21_resource.c",
  "hash_id": "3d577abdb337924b5f8fb12967685648ad48447561c7ce6dfdd3326f51ab33a3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c",
  "human_readable_source": " \n\n#include <linux/slab.h>\n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn21_init.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn20/dcn20_resource.h\"\n#include \"dcn21/dcn21_resource.h\"\n\n#include \"dml/dcn20/dcn20_fpu.h\"\n\n#include \"clk_mgr.h\"\n#include \"dcn10/dcn10_hubp.h\"\n#include \"dcn10/dcn10_ipp.h\"\n#include \"dcn20/dcn20_hubbub.h\"\n#include \"dcn20/dcn20_mpc.h\"\n#include \"dcn20/dcn20_hubp.h\"\n#include \"dcn21_hubp.h\"\n#include \"irq/dcn21/irq_service_dcn21.h\"\n#include \"dcn20/dcn20_dpp.h\"\n#include \"dcn20/dcn20_optc.h\"\n#include \"dcn21/dcn21_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn20/dcn20_opp.h\"\n#include \"dcn20/dcn20_dsc.h\"\n#include \"dcn21/dcn21_link_encoder.h\"\n#include \"dcn20/dcn20_stream_encoder.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dml/display_mode_vba.h\"\n#include \"dcn20/dcn20_dccg.h\"\n#include \"dcn21/dcn21_dccg.h\"\n#include \"dcn21_hubbub.h\"\n#include \"dcn10/dcn10_resource.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n#include \"dcn20/dcn20_dwb.h\"\n#include \"dcn20/dcn20_mmhubbub.h\"\n#include \"dpcs/dpcs_2_1_0_offset.h\"\n#include \"dpcs/dpcs_2_1_0_sh_mask.h\"\n\n#include \"renoir_ip_offset.h\"\n#include \"dcn/dcn_2_1_0_offset.h\"\n#include \"dcn/dcn_2_1_0_sh_mask.h\"\n\n#include \"nbio/nbio_7_0_offset.h\"\n\n#include \"mmhub/mmhub_2_0_0_offset.h\"\n#include \"mmhub/mmhub_2_0_0_sh_mask.h\"\n\n#include \"reg_helper.h\"\n#include \"dce/dce_abm.h\"\n#include \"dce/dce_dmcu.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n#include \"dcn21_resource.h\"\n#include \"vm_helper.h\"\n#include \"dcn20/dcn20_vmid.h\"\n#include \"dce/dmub_psr.h\"\n#include \"dce/dmub_abm.h\"\n\n \n\n \n#define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRIR(var_name, reg_name, block, id)\\\n\t.var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define DCCG_SRII(reg_name, block, id)\\\n\t.block ## _ ## reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name ## _ ## block ## id\n\n \n#define NBIO_BASE_INNER(seg) \\\n\tNBIF0_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name\n\n \n#define MMHUB_BASE_INNER(seg) \\\n\tMMHUB_BASE__INST0_SEG ## seg\n\n#define MMHUB_BASE(seg) \\\n\tMMHUB_BASE_INNER(seg)\n\n#define MMHUB_SR(reg_name)\\\n\t\t.reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmmMM ## reg_name\n\n#define clk_src_regs(index, pllid)\\\n[index] = {\\\n\tCS_COMMON_REG_LIST_DCN2_1(index, pllid),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0, A),\n\tclk_src_regs(1, B),\n\tclk_src_regs(2, C),\n\tclk_src_regs(3, D),\n\tclk_src_regs(4, E),\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\nstatic const struct dce_dmcu_registers dmcu_regs = {\n\t\tDMCU_DCN20_REG_LIST()\n};\n\nstatic const struct dce_dmcu_shift dmcu_shift = {\n\t\tDMCU_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dce_dmcu_mask dmcu_mask = {\n\t\tDMCU_MASK_SH_LIST_DCN10(_MASK)\n};\n\nstatic const struct dce_abm_registers abm_regs = {\n\t\tABM_DCN20_REG_LIST()\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\t\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n\taudio_regs(4),\n\taudio_regs(5),\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dccg_registers dccg_regs = {\n\t\tDCCG_COMMON_REG_LIST_DCN_BASE()\n};\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_MASK_SH_LIST_DCN2_1(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_MASK_SH_LIST_DCN2_1(_MASK)\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN20(id),\\\n}\n\nstatic const struct dcn20_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3),\n\topp_regs(4),\n\topp_regs(5),\n};\n\nstatic const struct dcn20_opp_shift opp_shift = {\n\t\tOPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_opp_mask opp_mask = {\n\t\tOPP_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define tg_regs(id)\\\n[id] = {TG_COMMON_REG_LIST_DCN2_0(id)}\n\nstatic const struct dcn_optc_registers tg_regs[] = {\n\ttg_regs(0),\n\ttg_regs(1),\n\ttg_regs(2),\n\ttg_regs(3)\n};\n\nstatic const struct dcn_optc_shift tg_shift = {\n\tTG_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask tg_mask = {\n\tTG_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\nstatic const struct dcn20_mpc_registers mpc_regs = {\n\t\tMPC_REG_LIST_DCN2_0(0),\n\t\tMPC_REG_LIST_DCN2_0(1),\n\t\tMPC_REG_LIST_DCN2_0(2),\n\t\tMPC_REG_LIST_DCN2_0(3),\n\t\tMPC_REG_LIST_DCN2_0(4),\n\t\tMPC_REG_LIST_DCN2_0(5),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(0),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(1),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(2),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(3),\n\t\tMPC_DBG_REG_LIST_DCN2_0()\n};\n\nstatic const struct dcn20_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT),\n\tMPC_DEBUG_REG_LIST_SH_DCN20\n};\n\nstatic const struct dcn20_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN2_0(_MASK),\n\tMPC_DEBUG_REG_LIST_MASK_DCN20\n};\n\n#define hubp_regs(id)\\\n[id] = {\\\n\tHUBP_REG_LIST_DCN21(id)\\\n}\n\nstatic const struct dcn_hubp2_registers hubp_regs[] = {\n\t\thubp_regs(0),\n\t\thubp_regs(1),\n\t\thubp_regs(2),\n\t\thubp_regs(3)\n};\n\nstatic const struct dcn_hubp2_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN21(__SHIFT)\n};\n\nstatic const struct dcn_hubp2_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN21(_MASK)\n};\n\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN21()\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN21(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN21(_MASK)\n};\n\n\n#define vmid_regs(id)\\\n[id] = {\\\n\t\tDCN20_VMID_REG_LIST(id)\\\n}\n\nstatic const struct dcn_vmid_registers vmid_regs[] = {\n\tvmid_regs(0),\n\tvmid_regs(1),\n\tvmid_regs(2),\n\tvmid_regs(3),\n\tvmid_regs(4),\n\tvmid_regs(5),\n\tvmid_regs(6),\n\tvmid_regs(7),\n\tvmid_regs(8),\n\tvmid_regs(9),\n\tvmid_regs(10),\n\tvmid_regs(11),\n\tvmid_regs(12),\n\tvmid_regs(13),\n\tvmid_regs(14),\n\tvmid_regs(15)\n};\n\nstatic const struct dcn20_vmid_shift vmid_shifts = {\n\t\tDCN20_VMID_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn20_vmid_mask vmid_masks = {\n\t\tDCN20_VMID_MASK_SH_LIST(_MASK)\n};\n\n#define dsc_regsDCN20(id)\\\n[id] = {\\\n\tDSC_REG_LIST_DCN20(id)\\\n}\n\nstatic const struct dcn20_dsc_registers dsc_regs[] = {\n\tdsc_regsDCN20(0),\n\tdsc_regsDCN20(1),\n\tdsc_regsDCN20(2),\n\tdsc_regsDCN20(3),\n\tdsc_regsDCN20(4),\n\tdsc_regsDCN20(5)\n};\n\nstatic const struct dcn20_dsc_shift dsc_shift = {\n\tDSC_REG_LIST_SH_MASK_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_dsc_mask dsc_mask = {\n\tDSC_REG_LIST_SH_MASK_DCN20(_MASK)\n};\n\n#define ipp_regs(id)\\\n[id] = {\\\n\tIPP_REG_LIST_DCN20(id),\\\n}\n\nstatic const struct dcn10_ipp_registers ipp_regs[] = {\n\tipp_regs(0),\n\tipp_regs(1),\n\tipp_regs(2),\n\tipp_regs(3),\n};\n\nstatic const struct dcn10_ipp_shift ipp_shift = {\n\t\tIPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn10_ipp_mask ipp_mask = {\n\t\tIPP_MASK_SH_LIST_DCN20(_MASK),\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN20(id),\\\n}\n\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST0(id), \\\n\t.AUXN_IMPCAL = 0, \\\n\t.AUXP_IMPCAL = 0, \\\n\t.AUX_RESET_MASK = DP_AUX0_AUX_CONTROL__AUX_RESET_MASK, \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4),\n};\n\n#define tf_regs(id)\\\n[id] = {\\\n\tTF_REG_LIST_DCN20(id),\\\n\tTF_REG_LIST_DCN20_COMMON_APPEND(id),\\\n}\n\nstatic const struct dcn2_dpp_registers tf_regs[] = {\n\ttf_regs(0),\n\ttf_regs(1),\n\ttf_regs(2),\n\ttf_regs(3),\n};\n\nstatic const struct dcn2_dpp_shift tf_shift = {\n\t\tTF_REG_LIST_SH_MASK_DCN20(__SHIFT),\n\t\tTF_DEBUG_REG_LIST_SH_DCN20\n};\n\nstatic const struct dcn2_dpp_mask tf_mask = {\n\t\tTF_REG_LIST_SH_MASK_DCN20(_MASK),\n\t\tTF_DEBUG_REG_LIST_MASK_DCN20\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_DCN2_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2),\n\tstream_enc_regs(3),\n\tstream_enc_regs(4),\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN20(_MASK)\n};\n\nstatic void dcn21_pp_smu_destroy(struct pp_smu_funcs **pp_smu);\n\nstatic struct input_pixel_processor *dcn21_ipp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn10_ipp *ipp =\n\t\tkzalloc(sizeof(struct dcn10_ipp), GFP_KERNEL);\n\n\tif (!ipp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_ipp_construct(ipp, ctx, inst,\n\t\t\t&ipp_regs[inst], &ipp_shift, &ipp_mask);\n\treturn &ipp->base;\n}\n\nstatic struct dpp *dcn21_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn20_dpp *dpp =\n\t\tkzalloc(sizeof(struct dcn20_dpp), GFP_KERNEL);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tif (dpp2_construct(dpp, ctx, inst,\n\t\t\t&tf_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(dpp);\n\treturn NULL;\n}\n\nstatic struct dce_aux *dcn21_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(_MASK)\n};\n\nstatic struct dce_i2c_hw *dcn21_i2c_hw_create(struct dc_context *ctx,\n\t\t\t\t\t      uint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\n\nstatic const struct resource_caps res_cap_rn = {\n\t\t.num_timing_generator = 4,\n\t\t.num_opp = 4,\n\t\t.num_video_plane = 4,\n\t\t.num_audio = 4, \n\t\t.num_stream_encoder = 5,\n\t\t.num_pll = 5,  \n\t\t.num_dwb = 1,\n\t\t.num_ddc = 5,\n\t\t.num_vmid = 16,\n\t\t.num_dsc = 3,\n};\n\n#ifdef DIAGS_BUILD\nstatic const struct resource_caps res_cap_rn_FPGA_4pipe = {\n\t\t.num_timing_generator = 4,\n\t\t.num_opp = 4,\n\t\t.num_video_plane = 4,\n\t\t.num_audio = 7,\n\t\t.num_stream_encoder = 4,\n\t\t.num_pll = 4,\n\t\t.num_dwb = 1,\n\t\t.num_ddc = 4,\n\t\t.num_dsc = 0,\n};\n\nstatic const struct resource_caps res_cap_rn_FPGA_2pipe_dsc = {\n\t\t.num_timing_generator = 2,\n\t\t.num_opp = 2,\n\t\t.num_video_plane = 2,\n\t\t.num_audio = 7,\n\t\t.num_stream_encoder = 2,\n\t\t.num_pll = 4,\n\t\t.num_dwb = 1,\n\t\t.num_ddc = 4,\n\t\t.num_dsc = 2,\n};\n#endif\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = true,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = true\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 16000\n\t},\n\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 250,\n\t\t\t.nv12 = 250,\n\t\t\t.fp16 = 250\n\t},\n\t64,\n\t64\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t\t.disable_dmcu = false,\n\t\t.force_abm_enable = false,\n\t\t.timing_trace = false,\n\t\t.clock_trace = true,\n\t\t.disable_pplib_clock_request = true,\n\t\t.min_disp_clk_khz = 100000,\n\t\t.pipe_split_policy = MPC_SPLIT_DYNAMIC,\n\t\t.force_single_disp_pipe_split = false,\n\t\t.disable_dcc = DCC_ENABLE,\n\t\t.vsr_support = true,\n\t\t.performance_trace = false,\n\t\t.max_downscale_src_width = 4096,\n\t\t.disable_pplib_wm_range = false,\n\t\t.scl_reset_length10 = true,\n\t\t.sanity_checks = true,\n\t\t.disable_48mhz_pwrdwn = false,\n\t\t.usbc_combo_phy_reset_wa = true,\n\t\t.dmub_command_table = true,\n\t\t.use_max_lb = true,\n\t\t.enable_legacy_fast_update = true,\n};\n\nstatic const struct dc_panel_config panel_config_defaults = {\n\t\t.psr = {\n\t\t\t.disable_psr = false,\n\t\t\t.disallow_psrsu = false,\n\t\t\t.disallow_replay = false,\n\t\t},\n\t\t.ilr = {\n\t\t\t.optimize_edp_link_rate = true,\n\t\t},\n};\n\nenum dcn20_clk_src_array_id {\n\tDCN20_CLK_SRC_PLL0,\n\tDCN20_CLK_SRC_PLL1,\n\tDCN20_CLK_SRC_PLL2,\n\tDCN20_CLK_SRC_PLL3,\n\tDCN20_CLK_SRC_PLL4,\n\tDCN20_CLK_SRC_TOTAL_DCN21\n};\n\nstatic void dcn21_resource_destruct(struct dcn21_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tif (pool->base.dscs[i] != NULL)\n\t\t\tdcn20_dsc_destroy(&pool->base.dscs[i]);\n\t}\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN20_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\tif (pool->base.hubbub != NULL) {\n\t\tkfree(pool->base.hubbub);\n\t\tpool->base.hubbub = NULL;\n\t}\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn20_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL) {\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dwb; i++) {\n\t\tif (pool->base.dwbc[i] != NULL) {\n\t\t\tkfree(TO_DCN20_DWBC(pool->base.dwbc[i]));\n\t\t\tpool->base.dwbc[i] = NULL;\n\t\t}\n\t\tif (pool->base.mcif_wb[i] != NULL) {\n\t\t\tkfree(TO_DCN20_MMHUBBUB(pool->base.mcif_wb[i]));\n\t\t\tpool->base.mcif_wb[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn20_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn20_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\tif (pool->base.abm != NULL) {\n\t\tif (pool->base.abm->ctx->dc->config.disable_dmcu)\n\t\t\tdmub_abm_destroy(&pool->base.abm);\n\t\telse\n\t\t\tdce_abm_destroy(&pool->base.abm);\n\t}\n\n\tif (pool->base.dmcu != NULL)\n\t\tdce_dmcu_destroy(&pool->base.dmcu);\n\n\tif (pool->base.psr != NULL)\n\t\tdmub_psr_destroy(&pool->base.psr);\n\n\tif (pool->base.dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->base.dccg);\n\n\tif (pool->base.pp_smu != NULL)\n\t\tdcn21_pp_smu_destroy(&pool->base.pp_smu);\n}\n\nbool dcn21_fast_validate_bw(struct dc *dc,\n\t\t\t    struct dc_state *context,\n\t\t\t    display_e2e_pipe_params_st *pipes,\n\t\t\t    int *pipe_cnt_out,\n\t\t\t    int *pipe_split_from,\n\t\t\t    int *vlevel_out,\n\t\t\t    bool fast_validate)\n{\n\tbool out = false;\n\tint split[MAX_PIPES] = { 0 };\n\tint pipe_cnt, i, pipe_idx, vlevel;\n\n\tASSERT(pipes);\n\tif (!pipes)\n\t\treturn false;\n\n\tdcn20_merge_pipes_for_validate(dc, context);\n\n\tDC_FP_START();\n\tpipe_cnt = dc->res_pool->funcs->populate_dml_pipes(dc, context, pipes, fast_validate);\n\tDC_FP_END();\n\n\t*pipe_cnt_out = pipe_cnt;\n\n\tif (!pipe_cnt) {\n\t\tout = true;\n\t\tgoto validate_out;\n\t}\n\t \n\tcontext->bw_ctx.dml.soc.allow_dram_self_refresh_or_dram_clock_change_in_vblank =\n\t\t\t\tdm_allow_self_refresh_and_mclk_switch;\n\tvlevel = dml_get_voltage_level(&context->bw_ctx.dml, pipes, pipe_cnt);\n\n\tif (vlevel > context->bw_ctx.dml.soc.num_states) {\n\t\t \n\t\tcontext->bw_ctx.dml.soc.allow_dram_self_refresh_or_dram_clock_change_in_vblank =\n\t\t\t\t\tdm_allow_self_refresh;\n\t\tvlevel = dml_get_voltage_level(&context->bw_ctx.dml, pipes, pipe_cnt);\n\t\tif (vlevel > context->bw_ctx.dml.soc.num_states)\n\t\t\tgoto validate_fail;\n\t}\n\n\tvlevel = dcn20_validate_apply_pipe_split_flags(dc, context, vlevel, split, NULL);\n\n\tfor (i = 0, pipe_idx = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *mpo_pipe = pipe->bottom_pipe;\n\t\tstruct vba_vars_st *vba = &context->bw_ctx.dml.vba;\n\n\t\tif (!pipe->stream)\n\t\t\tcontinue;\n\n\t\t \n\t\tif (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled\n\t\t\t\t&& pipe->plane_state && mpo_pipe\n\t\t\t\t&& memcmp(&mpo_pipe->plane_state->clip_rect,\n\t\t\t\t\t\t&pipe->stream->src,\n\t\t\t\t\t\tsizeof(struct rect)) != 0) {\n\t\t\tASSERT(mpo_pipe->plane_state != pipe->plane_state);\n\t\t\tgoto validate_fail;\n\t\t}\n\t\tpipe_idx++;\n\t}\n\n\t \n\tfor (i = 0; i < MAX_PIPES; i++)\n\t\tpipe_split_from[i] = -1;\n\n\tfor (i = 0, pipe_idx = -1; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *hsplit_pipe = pipe->bottom_pipe;\n\n\t\tif (!pipe->stream || pipe_split_from[i] >= 0)\n\t\t\tcontinue;\n\n\t\tpipe_idx++;\n\n\t\tif (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) {\n\t\t\thsplit_pipe = dcn20_find_secondary_pipe(dc, &context->res_ctx, dc->res_pool, pipe);\n\t\t\tASSERT(hsplit_pipe);\n\t\t\tif (!dcn20_split_stream_for_odm(\n\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\tpipe, hsplit_pipe))\n\t\t\t\tgoto validate_fail;\n\t\t\tpipe_split_from[hsplit_pipe->pipe_idx] = pipe_idx;\n\t\t\tdcn20_build_mapped_resource(dc, context, pipe->stream);\n\t\t}\n\n\t\tif (!pipe->plane_state)\n\t\t\tcontinue;\n\t\t \n\t\tif (pipe->top_pipe && pipe->plane_state == pipe->top_pipe->plane_state)\n\t\t\tcontinue;\n\n\t\tif (split[i] == 2) {\n\t\t\tif (!hsplit_pipe || hsplit_pipe->plane_state != pipe->plane_state) {\n\t\t\t\t \n\t\t\t\thsplit_pipe = dcn20_find_secondary_pipe(dc, &context->res_ctx, dc->res_pool, pipe);\n\t\t\t\tASSERT(hsplit_pipe);\n\t\t\t\tif (!hsplit_pipe) {\n\t\t\t\t\tDC_FP_START();\n\t\t\t\t\tdcn20_fpu_adjust_dppclk(&context->bw_ctx.dml.vba, vlevel, context->bw_ctx.dml.vba.maxMpcComb, pipe_idx, true);\n\t\t\t\t\tDC_FP_END();\n\t\t\t\t\tcontinue;\n\t\t\t\t}\n\t\t\t\tif (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) {\n\t\t\t\t\tif (!dcn20_split_stream_for_odm(\n\t\t\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\t\t\tpipe, hsplit_pipe))\n\t\t\t\t\t\tgoto validate_fail;\n\t\t\t\t\tdcn20_build_mapped_resource(dc, context, pipe->stream);\n\t\t\t\t} else {\n\t\t\t\t\tdcn20_split_stream_for_mpc(\n\t\t\t\t\t\t\t&context->res_ctx, dc->res_pool,\n\t\t\t\t\t\t\tpipe, hsplit_pipe);\n\t\t\t\t\tresource_build_scaling_params(pipe);\n\t\t\t\t\tresource_build_scaling_params(hsplit_pipe);\n\t\t\t\t}\n\t\t\t\tpipe_split_from[hsplit_pipe->pipe_idx] = pipe_idx;\n\t\t\t}\n\t\t} else if (hsplit_pipe && hsplit_pipe->plane_state == pipe->plane_state) {\n\t\t\t \n\t\t\tASSERT(0);\n\t\t}\n\t}\n\t \n\tif (!dcn20_validate_dsc(dc, context)) {\n\t\tcontext->bw_ctx.dml.vba.ValidationStatus[context->bw_ctx.dml.vba.soc.num_states] =\n\t\t\t\tDML_FAIL_DSC_VALIDATION_FAILURE;\n\t\tgoto validate_fail;\n\t}\n\n\t*vlevel_out = vlevel;\n\n\tout = true;\n\tgoto validate_out;\n\nvalidate_fail:\n\tout = false;\n\nvalidate_out:\n\treturn out;\n}\n\n \nstatic bool dcn21_validate_bandwidth(struct dc *dc, struct dc_state *context,\n\t\tbool fast_validate)\n{\n\tbool voltage_supported;\n\tDC_FP_START();\n\tvoltage_supported = dcn21_validate_bandwidth_fp(dc, context, fast_validate);\n\tDC_FP_END();\n\treturn voltage_supported;\n}\n\nstatic void dcn21_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn21_resource_pool *dcn21_pool = TO_DCN21_RES_POOL(*pool);\n\n\tdcn21_resource_destruct(dcn21_pool);\n\tkfree(dcn21_pool);\n\t*pool = NULL;\n}\n\nstatic struct clock_source *dcn21_clock_source_create(\n\t\tstruct dc_context *ctx,\n\t\tstruct dc_bios *bios,\n\t\tenum clock_source_id id,\n\t\tconst struct dce110_clk_src_regs *regs,\n\t\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn20_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic struct hubp *dcn21_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn21_hubp *hubp21 =\n\t\tkzalloc(sizeof(struct dcn21_hubp), GFP_KERNEL);\n\n\tif (!hubp21)\n\t\treturn NULL;\n\n\tif (hubp21_construct(hubp21, ctx, inst,\n\t\t\t&hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp21->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(hubp21);\n\treturn NULL;\n}\n\nstatic struct hubbub *dcn21_hubbub_create(struct dc_context *ctx)\n{\n\tint i;\n\n\tstruct dcn20_hubbub *hubbub = kzalloc(sizeof(struct dcn20_hubbub),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!hubbub)\n\t\treturn NULL;\n\n\thubbub21_construct(hubbub, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask);\n\n\tfor (i = 0; i < res_cap_rn.num_vmid; i++) {\n\t\tstruct dcn20_vmid *vmid = &hubbub->vmid[i];\n\n\t\tvmid->ctx = ctx;\n\n\t\tvmid->regs = &vmid_regs[i];\n\t\tvmid->shifts = &vmid_shifts;\n\t\tvmid->masks = &vmid_masks;\n\t}\n\thubbub->num_vmid = res_cap_rn.num_vmid;\n\n\treturn &hubbub->base;\n}\n\nstatic struct output_pixel_processor *dcn21_opp_create(struct dc_context *ctx,\n\t\t\t\t\t\t       uint32_t inst)\n{\n\tstruct dcn20_opp *opp =\n\t\tkzalloc(sizeof(struct dcn20_opp), GFP_KERNEL);\n\n\tif (!opp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_opp_construct(opp, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct timing_generator *dcn21_timing_generator_create(struct dc_context *ctx,\n\t\t\t\t\t\t\t      uint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_KERNEL);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &tg_regs[instance];\n\ttgn10->tg_shift = &tg_shift;\n\ttgn10->tg_mask = &tg_mask;\n\n\tdcn20_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic struct mpc *dcn21_mpc_create(struct dc_context *ctx)\n{\n\tstruct dcn20_mpc *mpc20 = kzalloc(sizeof(struct dcn20_mpc),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!mpc20)\n\t\treturn NULL;\n\n\tdcn20_mpc_construct(mpc20, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\t6);\n\n\treturn &mpc20->base;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX),\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n\n}\n\n\nstatic struct display_stream_compressor *dcn21_dsc_create(struct dc_context *ctx,\n\t\t\t\t\t\t\t  uint32_t inst)\n{\n\tstruct dcn20_dsc *dsc =\n\t\tkzalloc(sizeof(struct dcn20_dsc), GFP_KERNEL);\n\n\tif (!dsc) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask);\n\treturn &dsc->base;\n}\n\nstatic struct pp_smu_funcs *dcn21_pp_smu_create(struct dc_context *ctx)\n{\n\tstruct pp_smu_funcs *pp_smu = kzalloc(sizeof(*pp_smu), GFP_KERNEL);\n\n\tif (!pp_smu)\n\t\treturn pp_smu;\n\n\tdm_pp_get_funcs(ctx, pp_smu);\n\n\tif (pp_smu->ctx.ver != PP_SMU_VER_RN)\n\t\tpp_smu = memset(pp_smu, 0, sizeof(struct pp_smu_funcs));\n\n\n\treturn pp_smu;\n}\n\nstatic void dcn21_pp_smu_destroy(struct pp_smu_funcs **pp_smu)\n{\n\tif (pp_smu && *pp_smu) {\n\t\tkfree(*pp_smu);\n\t\t*pp_smu = NULL;\n\t}\n}\n\nstatic struct audio *dcn21_create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn20_get_dcc_compression_cap\n};\n\nstatic struct stream_encoder *dcn21_stream_encoder_create(enum engine_id eng_id,\n\t\t\t\t\t\t\t  struct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1 =\n\t\tkzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\n\tif (!enc1)\n\t\treturn NULL;\n\n\tdcn20_stream_encoder_construct(enc1, ctx, ctx->dc_bios, eng_id,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN21_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN21_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN21_MASK_SH_LIST(_MASK)\n};\n\nstatic struct dce_hwseq *dcn21_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t\thws->wa.DEGVIDCN21 = true;\n\t\thws->wa.disallow_self_refresh_during_multi_plane_transition = true;\n\t}\n\treturn hws;\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = dcn21_create_audio,\n\t.create_stream_encoder = dcn21_stream_encoder_create,\n\t.create_hwseq = dcn21_hwseq_create,\n};\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\n\n#define link_regs(id, phyid)\\\n[id] = {\\\n\tLE_DCN2_REG_LIST(id), \\\n\tUNIPHY_DCN2_REG_LIST(phyid), \\\n\tDPCS_DCN21_REG_LIST(id), \\\n\tSRI(DP_DPHY_INTERNAL_CTRL, DP, id) \\\n}\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0, A),\n\tlink_regs(1, B),\n\tlink_regs(2, C),\n\tlink_regs(3, D),\n\tlink_regs(4, E),\n};\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t{ DCN_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\n#define aux_regs(id)\\\n[id] = {\\\n\tDCN2_AUX_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n\t\taux_regs(2),\n\t\taux_regs(3),\n\t\taux_regs(4)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3),\n\t\thpd_regs(4)\n};\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(__SHIFT),\\\n\tDPCS_DCN21_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(_MASK),\\\n\tDPCS_DCN21_MASK_SH_LIST(_MASK)\n};\n\nstatic int map_transmitter_id_to_phy_instance(\n\tenum transmitter transmitter)\n{\n\tswitch (transmitter) {\n\tcase TRANSMITTER_UNIPHY_A:\n\t\treturn 0;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_B:\n\t\treturn 1;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_C:\n\t\treturn 2;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_D:\n\t\treturn 3;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_E:\n\t\treturn 4;\n\tbreak;\n\tdefault:\n\t\tASSERT(0);\n\t\treturn 0;\n\t}\n}\n\nstatic struct link_encoder *dcn21_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn21_link_encoder *enc21 =\n\t\tkzalloc(sizeof(struct dcn21_link_encoder), GFP_KERNEL);\n\tint link_regs_id;\n\n\tif (!enc21)\n\t\treturn NULL;\n\n\tlink_regs_id =\n\t\tmap_transmitter_id_to_phy_instance(enc_init_data->transmitter);\n\n\tdcn21_link_encoder_construct(enc21,\n\t\t\t\t      enc_init_data,\n\t\t\t\t      &link_enc_feature,\n\t\t\t\t      &link_enc_regs[link_regs_id],\n\t\t\t\t      &link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t\t      &link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t\t      &le_shift,\n\t\t\t\t      &le_mask);\n\n\treturn &enc21->enc10.base;\n}\n\nstatic struct panel_cntl *dcn21_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl,\n\t\t\tinit_data,\n\t\t\t&panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift,\n\t\t\t&panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic void dcn21_get_panel_config_defaults(struct dc_panel_config *panel_config)\n{\n\t*panel_config = panel_config_defaults;\n}\n\n#define CTX ctx\n\n#define REG(reg_name) \\\n\t(DCN_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)\n\nstatic uint32_t read_pipe_fuses(struct dc_context *ctx)\n{\n\tuint32_t value = REG_READ(CC_DC_PIPE_DIS);\n\t \n\tvalue = value & 0xf;\n\treturn value;\n}\n\nstatic enum dc_status dcn21_patch_unknown_plane_state(struct dc_plane_state *plane_state)\n{\n\tif (plane_state->ctx->dc->debug.disable_dcc == DCC_ENABLE) {\n\t\tplane_state->dcc.enable = 1;\n\t\t \n\t\tplane_state->dcc.meta_pitch = ((plane_state->src_rect.width + 1023) / 1024) * 1024;\n\t}\n\n\treturn dcn20_patch_unknown_plane_state(plane_state);\n}\n\nstatic const struct resource_funcs dcn21_res_pool_funcs = {\n\t.destroy = dcn21_destroy_resource_pool,\n\t.link_enc_create = dcn21_link_encoder_create,\n\t.panel_cntl_create = dcn21_panel_cntl_create,\n\t.validate_bandwidth = dcn21_validate_bandwidth,\n\t.populate_dml_pipes = dcn21_populate_dml_pipes_from_context,\n\t.add_stream_to_ctx = dcn20_add_stream_to_ctx,\n\t.add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,\n\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn20_acquire_free_pipe_for_layer,\n\t.populate_dml_writeback_from_context = dcn20_populate_dml_writeback_from_context,\n\t.patch_unknown_plane_state = dcn21_patch_unknown_plane_state,\n\t.set_mcif_arb_params = dcn20_set_mcif_arb_params,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,\n\t.update_bw_bounding_box = dcn21_update_bw_bounding_box,\n\t.get_panel_config_defaults = dcn21_get_panel_config_defaults,\n};\n\nstatic bool dcn21_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn21_resource_pool *pool)\n{\n\tint i, j;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct irq_service_init_data init_data;\n\tuint32_t pipe_fuses = read_pipe_fuses(ctx);\n\tuint32_t num_pipes;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_rn;\n#ifdef DIAGS_BUILD\n\tif (IS_FPGA_MAXIMUS_DC(dc->ctx->dce_environment))\n\t\t\n\t\tpool->base.res_cap = &res_cap_rn_FPGA_4pipe;\n#endif\n\n\tpool->base.funcs = &dcn21_res_pool_funcs;\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\n\t \n\tpool->base.pipe_count = pool->base.res_cap->num_timing_generator;\n\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 5;  \n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\n\tdc->caps.max_slave_planes = 1;\n\tdc->caps.max_slave_yuv_planes = 1;\n\tdc->caps.max_slave_rgb_planes = 1;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\tdc->caps.dmcub_support = true;\n\tdc->caps.is_apu = true;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.post_csc = 0;\n\tdc->caps.color.dpp.gamma_corr = 0;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 1;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 0;\n\tdc->caps.color.mpc.num_3dluts = 0;\n\tdc->caps.color.mpc.shared_3d_lut = 0;\n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\tdc->caps.dp_hdmi21_pcon_support = true;\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\n\t\n\tif (dc->vm_helper)\n\t\tvm_helper_init(dc->vm_helper, 16);\n\n\t \n\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL0] =\n\t\t\tdcn21_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL1] =\n\t\t\tdcn21_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL2] =\n\t\t\tdcn21_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL2,\n\t\t\t\t&clk_src_regs[2], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL3] =\n\t\t\tdcn21_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL3,\n\t\t\t\t&clk_src_regs[3], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL4] =\n\t\t\tdcn21_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL4,\n\t\t\t\t&clk_src_regs[4], false);\n\n\tpool->base.clk_src_count = DCN20_CLK_SRC_TOTAL_DCN21;\n\n\t \n\tpool->base.dp_clock_source =\n\t\t\tdcn21_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tpool->base.dccg = dccg21_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->base.dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\tif (!dc->config.disable_dmcu) {\n\t\tpool->base.dmcu = dcn21_dmcu_create(ctx,\n\t\t\t\t&dmcu_regs,\n\t\t\t\t&dmcu_shift,\n\t\t\t\t&dmcu_mask);\n\t\tif (pool->base.dmcu == NULL) {\n\t\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tdc->debug.dmub_command_table = false;\n\t}\n\n\tif (dc->config.disable_dmcu) {\n\t\tpool->base.psr = dmub_psr_create(ctx);\n\n\t\tif (pool->base.psr == NULL) {\n\t\t\tdm_error(\"DC: failed to create psr obj!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tif (dc->config.disable_dmcu)\n\t\tpool->base.abm = dmub_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\telse\n\t\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\n\tpool->base.pp_smu = dcn21_pp_smu_create(ctx);\n\n\tnum_pipes = dcn2_1_ip.max_num_dpp;\n\n\tfor (i = 0; i < dcn2_1_ip.max_num_dpp; i++)\n\t\tif (pipe_fuses & 1 << i)\n\t\t\tnum_pipes--;\n\tdcn2_1_ip.max_num_dpp = num_pipes;\n\tdcn2_1_ip.max_num_otg = num_pipes;\n\n\tdml_init_instance(&dc->dml, &dcn2_1_soc, &dcn2_1_ip, DML_PROJECT_DCN21);\n\n\tinit_data.ctx = dc->ctx;\n\tpool->base.irqs = dal_irq_service_dcn21_create(&init_data);\n\tif (!pool->base.irqs)\n\t\tgoto create_fail;\n\n\tj = 0;\n\t \n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\t \n\t\tif ((pipe_fuses & (1 << i)) != 0)\n\t\t\tcontinue;\n\n\t\tpool->base.hubps[j] = dcn21_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create memory input!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.ipps[j] = dcn21_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.dpps[j] = dcn21_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.opps[j] = dcn21_opp_create(ctx, i);\n\t\tif (pool->base.opps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.timing_generators[j] = dcn21_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tj++;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn21_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn21_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\tpool->base.timing_generator_count = j;\n\tpool->base.pipe_count = j;\n\tpool->base.mpcc_count = j;\n\n\tpool->base.mpc = dcn21_mpc_create(ctx);\n\tif (pool->base.mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tpool->base.hubbub = dcn21_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tpool->base.dscs[i] = dcn21_dsc_create(ctx, i);\n\t\tif (pool->base.dscs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create display stream compressor %d!\\n\", i);\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tif (!dcn20_dwbc_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create dwbc!\\n\");\n\t\tgoto create_fail;\n\t}\n\tif (!dcn20_mmhubbub_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mcif_wb!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\tdcn21_hw_sequencer_construct(dc);\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\treturn true;\n\ncreate_fail:\n\n\tdcn21_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn21_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn21_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn21_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn21_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}