# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3765 \
    name data_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_V \
    op interface \
    ports { data_0_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3766 \
    name data_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_V \
    op interface \
    ports { data_1_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3767 \
    name data_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_V \
    op interface \
    ports { data_2_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3768 \
    name data_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_V \
    op interface \
    ports { data_3_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3769 \
    name data_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_V \
    op interface \
    ports { data_4_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3770 \
    name data_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_V \
    op interface \
    ports { data_5_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3771 \
    name data_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_V \
    op interface \
    ports { data_6_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3772 \
    name data_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_V \
    op interface \
    ports { data_7_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3773 \
    name data_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_V \
    op interface \
    ports { data_8_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3774 \
    name data_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_V \
    op interface \
    ports { data_9_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3775 \
    name data_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_V \
    op interface \
    ports { data_10_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3776 \
    name data_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_V \
    op interface \
    ports { data_11_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3777 \
    name data_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_V \
    op interface \
    ports { data_12_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3778 \
    name data_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_V \
    op interface \
    ports { data_13_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3779 \
    name data_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_V \
    op interface \
    ports { data_14_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3780 \
    name data_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_V \
    op interface \
    ports { data_15_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3781 \
    name data_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_V \
    op interface \
    ports { data_16_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3782 \
    name data_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_V \
    op interface \
    ports { data_17_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3783 \
    name data_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_V \
    op interface \
    ports { data_18_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3784 \
    name data_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_V \
    op interface \
    ports { data_19_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3785 \
    name data_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_V \
    op interface \
    ports { data_20_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3786 \
    name data_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_V \
    op interface \
    ports { data_21_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3787 \
    name data_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_V \
    op interface \
    ports { data_22_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3788 \
    name data_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_V \
    op interface \
    ports { data_23_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3789 \
    name data_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_V \
    op interface \
    ports { data_24_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3790 \
    name data_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_V \
    op interface \
    ports { data_25_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3791 \
    name data_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_V \
    op interface \
    ports { data_26_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3792 \
    name data_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_V \
    op interface \
    ports { data_27_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3793 \
    name data_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_V \
    op interface \
    ports { data_28_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3794 \
    name data_29_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_V \
    op interface \
    ports { data_29_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3795 \
    name data_30_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_30_V \
    op interface \
    ports { data_30_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3796 \
    name data_31_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_31_V \
    op interface \
    ports { data_31_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3797 \
    name data_32_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_32_V \
    op interface \
    ports { data_32_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3798 \
    name data_33_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_33_V \
    op interface \
    ports { data_33_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3799 \
    name data_34_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_34_V \
    op interface \
    ports { data_34_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3800 \
    name data_35_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_35_V \
    op interface \
    ports { data_35_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3801 \
    name data_36_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_36_V \
    op interface \
    ports { data_36_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3802 \
    name data_37_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_37_V \
    op interface \
    ports { data_37_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3803 \
    name data_38_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_38_V \
    op interface \
    ports { data_38_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3804 \
    name data_39_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_39_V \
    op interface \
    ports { data_39_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3805 \
    name data_40_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_40_V \
    op interface \
    ports { data_40_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3806 \
    name data_41_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_41_V \
    op interface \
    ports { data_41_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3807 \
    name data_42_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_42_V \
    op interface \
    ports { data_42_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3808 \
    name data_43_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_43_V \
    op interface \
    ports { data_43_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3809 \
    name data_44_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_44_V \
    op interface \
    ports { data_44_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3810 \
    name data_45_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_45_V \
    op interface \
    ports { data_45_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3811 \
    name data_46_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_46_V \
    op interface \
    ports { data_46_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3812 \
    name data_47_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_47_V \
    op interface \
    ports { data_47_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3813 \
    name data_48_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_48_V \
    op interface \
    ports { data_48_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3814 \
    name data_49_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_49_V \
    op interface \
    ports { data_49_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


