Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/marcin/tools/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_long_and_behav xil_defaultlib.tb_long_and xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 8 for port 'x' [/home/marcin-zub/project_vivado_1-2/project_vivado_1-2.srcs/sim_1/new/tb_long_and.v:31]
WARNING: [VRFC 10-3705] select index 8 into 'chain' is out of bounds [/home/marcin-zub/project_vivado_1-2/project_vivado_1-2.srcs/sources_1/new/long_and.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.long_and_default
Compiling module xil_defaultlib.tb_long_and
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_long_and_behav
