<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<instructionsection id="LSR_UBFM" title="LSR (immediate) -- A64" type="alias">
  <docvars>
    <docvar key="alias_mnemonic" value="LSR"/>
    <docvar key="bitfield-fill" value="zero-fill"/>
    <docvar key="instr-class" value="general"/>
    <docvar key="isa" value="A64"/>
    <docvar key="mnemonic" value="UBFM"/>
  </docvars>
  <heading>LSR (immediate)</heading>
  <desc>
    <brief>
      <para>Logical shift right (immediate)</para>
    </brief>
    <authored>
      <para>This instruction shifts a register value right by an immediate
number of bits, shifting in zeros, and writes the result to the destination
register.</para>
    </authored>
  </desc>
  <operationalnotes>
    <para>If PSTATE.DIT is 1:</para>
    <list type="unordered">
      <listitem>
        <content>The execution time of this instruction is independent of:<list type="unordered">
            <listitem>
              <content>The values of the data supplied in any of its registers.</content>
            </listitem>
            <listitem>
              <content>The values of the NZCV flags.</content>
            </listitem>
          </list>
        </content>
      </listitem>
      <listitem>
        <content>The response of this instruction to asynchronous exceptions does not vary based on:<list type="unordered">
            <listitem>
              <content>The values of the data supplied in any of its registers.</content>
            </listitem>
            <listitem>
              <content>The values of the NZCV flags.</content>
            </listitem>
          </list>
        </content>
      </listitem>
    </list>
  </operationalnotes>
  <aliasto refiform="ubfm.xml" iformid="UBFM">UBFM</aliasto>
  <classes>
    <iclass name="With zeros to left and right" oneof="1" id="iclass_with_zeros_to_left_and_right" no_encodings="2" isa="A64">
      <docvars>
        <docvar key="bitfield-fill" value="zero-fill"/>
        <docvar key="instr-class" value="general"/>
        <docvar key="isa" value="A64"/>
        <docvar key="mnemonic" value="UBFM"/>
      </docvars>
      <iclassintro count="2"/>
      <regdiagram form="32" psname="A64.dpimm.bitfield.UBFM_32M_bitfield.LSR" tworows="1">
        <box hibit="31" width="1" name="sf" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="30" width="2" name="opc" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="28" width="6" settings="6">
          <c>1</c>
          <c>0</c>
          <c>0</c>
          <c>1</c>
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="N" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="21" width="6" name="immr" usename="1">
          <c colspan="6"/>
        </box>
        <box hibit="15" width="6" name="imms" usename="1" settings="5" psbits="xxxxxx">
          <c>x</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"/>
        </box>
        <box hibit="4" width="5" name="Rd" usename="1">
          <c colspan="5"/>
        </box>
      </regdiagram>
      <encoding name="LSR_UBFM_32M_bitfield" oneofinclass="2" oneof="2" label="32-bit" bitdiffs="sf == 0 &amp;&amp; N == 0 &amp;&amp; imms == 011111">
        <docvars>
          <docvar key="datatype" value="32"/>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="UBFM"/>
          <docvar key="alias_mnemonic" value="LSR"/>
          <docvar key="bitfield-fill" value="zero-fill"/>
          <docvar key="instr-class" value="general"/>
        </docvars>
        <box hibit="31" width="1" name="sf">
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="N">
          <c>0</c>
        </box>
        <box hibit="15" width="6" name="imms">
          <c>0</c>
          <c/>
          <c/>
          <c/>
          <c/>
          <c/>
        </box>
        <asmtemplate><text>LSR  </text><a hover="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field." link="WdOrWZR">&lt;Wd&gt;</a><text>, </text><a hover="Is the 32-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." link="WnOrWZR">&lt;Wn&gt;</a><text>, #</text><a hover="For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the &quot;immr&quot; field." link="shift">&lt;shift&gt;</a></asmtemplate>
        <equivalent_to>
          <asmtemplate><a href="ubfm.xml#UBFM_32M_bitfield">UBFM</a><text>  </text><a hover="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field." href="ubfm.xml#WdOrWZR">&lt;Wd&gt;</a><text>, </text><a hover="Is the 32-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." href="ubfm.xml#WnOrWZR">&lt;Wn&gt;</a><text>, #</text><a hover="For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the &quot;immr&quot; field." href="ubfm.xml#shift">&lt;shift&gt;</a><text>, #31</text></asmtemplate>
          <aliascond>Unconditionally</aliascond>
        </equivalent_to>
      </encoding>
      <encoding name="LSR_UBFM_64M_bitfield" oneofinclass="2" oneof="2" label="64-bit" bitdiffs="sf == 1 &amp;&amp; N == 1 &amp;&amp; imms == 111111">
        <docvars>
          <docvar key="datatype" value="64"/>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="UBFM"/>
          <docvar key="alias_mnemonic" value="LSR"/>
          <docvar key="bitfield-fill" value="zero-fill"/>
          <docvar key="instr-class" value="general"/>
        </docvars>
        <box hibit="31" width="1" name="sf">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="N">
          <c>1</c>
        </box>
        <box hibit="15" width="6" name="imms">
          <c>1</c>
          <c/>
          <c/>
          <c/>
          <c/>
          <c/>
        </box>
        <asmtemplate><text>LSR  </text><a hover="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field." link="XdOrXZR__6">&lt;Xd&gt;</a><text>, </text><a hover="Is the 64-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." link="XnOrXZR__11">&lt;Xn&gt;</a><text>, #</text><a hover="For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the &quot;immr&quot; field." link="shift__3">&lt;shift&gt;</a></asmtemplate>
        <equivalent_to>
          <asmtemplate><a href="ubfm.xml#UBFM_64M_bitfield">UBFM</a><text>  </text><a hover="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field." href="ubfm.xml#XdOrXZR__6">&lt;Xd&gt;</a><text>, </text><a hover="Is the 64-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." href="ubfm.xml#XnOrXZR__11">&lt;Xn&gt;</a><text>, #</text><a hover="For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the &quot;immr&quot; field." href="ubfm.xml#shift__3">&lt;shift&gt;</a><text>, #63</text></asmtemplate>
          <aliascond>Unconditionally</aliascond>
        </equivalent_to>
      </encoding>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="LSR_UBFM_32M_bitfield" symboldefcount="1">
      <symbol link="WdOrWZR">&lt;Wd&gt;</symbol>
      <account encodedin="Rd">
        <intro>
          <para>Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LSR_UBFM_32M_bitfield" symboldefcount="1">
      <symbol link="WnOrWZR">&lt;Wn&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LSR_UBFM_32M_bitfield" symboldefcount="1">
      <symbol link="shift">&lt;shift&gt;</symbol>
      <account encodedin="immr">
        <intro>
          <para>For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the "immr" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LSR_UBFM_64M_bitfield" symboldefcount="2">
      <symbol link="shift__3">&lt;shift&gt;</symbol>
      <account encodedin="immr">
        <intro>
          <para>For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the "immr" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LSR_UBFM_64M_bitfield" symboldefcount="1">
      <symbol link="XdOrXZR__6">&lt;Xd&gt;</symbol>
      <account encodedin="Rd">
        <intro>
          <para>Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LSR_UBFM_64M_bitfield" symboldefcount="1">
      <symbol link="XnOrXZR__11">&lt;Xn&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
</instructionsection>
