Warning (10268): Verilog HDL information at controlUnit.v(119): always construct contains both blocking and non-blocking assignments File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/controlUnit.v Line: 119
