 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : top
Version: R-2020.09-SP5
Date   : Wed Jan  5 00:49:05 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: pixel_in_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/Uc220/med_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c
  median_mydesign_25 8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pixel_in_r_reg_25_/CLK (DFFSSRX1_HVT)                   0.00 #     0.00 r
  pixel_in_r_reg_25_/Q (DFFSSRX1_HVT)                     0.22       0.22 f
  U0/pix_in[25] (denoise_BIT_WIDTH8)                      0.00       0.22 f
  U0/U775/Y (INVX0_HVT)                                   0.03       0.26 r
  U0/U55/Y (INVX0_HVT)                                    0.07       0.33 f
  U0/Uc220/val_2[1] (median_mydesign_25)                  0.00       0.33 f
  U0/Uc220/U70/Y (NAND2X0_HVT)                            0.07       0.41 r
  U0/Uc220/U72/Y (AO22X1_HVT)                             0.14       0.54 r
  U0/Uc220/U29/Y (AOI222X1_HVT)                           0.20       0.74 f
  U0/Uc220/U73/Y (OAI222X1_HVT)                           0.15       0.89 r
  U0/Uc220/U37/Y (AOI222X1_HVT)                           0.20       1.08 f
  U0/Uc220/U74/Y (OA222X1_HVT)                            0.11       1.20 f
  U0/Uc220/U15/Y (OA22X1_HVT)                             0.09       1.29 f
  U0/Uc220/U14/Y (OA22X1_HVT)                             0.10       1.39 f
  U0/Uc220/U19/Y (INVX0_HVT)                              0.04       1.42 r
  U0/Uc220/U76/Y (NAND3X0_HVT)                            0.10       1.52 f
  U0/Uc220/U77/Y (INVX0_HVT)                              0.05       1.57 r
  U0/Uc220/U80/Y (OR3X1_HVT)                              0.13       1.70 r
  U0/Uc220/U3/Y (OAI222X1_HVT)                            0.20       1.90 f
  U0/Uc220/med_reg_0_/D (DFFSSRX1_HVT)                    0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  U0/Uc220/med_reg_0_/CLK (DFFSSRX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.10       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pixel_in_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/Uc220/med_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c
  median_mydesign_25 8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pixel_in_r_reg_25_/CLK (DFFSSRX1_HVT)                   0.00 #     0.00 r
  pixel_in_r_reg_25_/Q (DFFSSRX1_HVT)                     0.22       0.22 f
  U0/pix_in[25] (denoise_BIT_WIDTH8)                      0.00       0.22 f
  U0/U775/Y (INVX0_HVT)                                   0.03       0.26 r
  U0/U55/Y (INVX0_HVT)                                    0.07       0.33 f
  U0/Uc220/val_2[1] (median_mydesign_25)                  0.00       0.33 f
  U0/Uc220/U70/Y (NAND2X0_HVT)                            0.07       0.41 r
  U0/Uc220/U72/Y (AO22X1_HVT)                             0.14       0.54 r
  U0/Uc220/U29/Y (AOI222X1_HVT)                           0.20       0.74 f
  U0/Uc220/U73/Y (OAI222X1_HVT)                           0.15       0.89 r
  U0/Uc220/U37/Y (AOI222X1_HVT)                           0.20       1.08 f
  U0/Uc220/U74/Y (OA222X1_HVT)                            0.11       1.20 f
  U0/Uc220/U15/Y (OA22X1_HVT)                             0.09       1.29 f
  U0/Uc220/U14/Y (OA22X1_HVT)                             0.10       1.39 f
  U0/Uc220/U19/Y (INVX0_HVT)                              0.04       1.42 r
  U0/Uc220/U76/Y (NAND3X0_HVT)                            0.10       1.52 f
  U0/Uc220/U77/Y (INVX0_HVT)                              0.05       1.57 r
  U0/Uc220/U80/Y (OR3X1_HVT)                              0.13       1.70 r
  U0/Uc220/U7/Y (OAI222X1_HVT)                            0.20       1.90 f
  U0/Uc220/med_reg_4_/D (DFFSSRX1_HVT)                    0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  U0/Uc220/med_reg_4_/CLK (DFFSSRX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.10       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pixel_in_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/Uc220/med_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c
  median_mydesign_25 8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pixel_in_r_reg_25_/CLK (DFFSSRX1_HVT)                   0.00 #     0.00 r
  pixel_in_r_reg_25_/Q (DFFSSRX1_HVT)                     0.22       0.22 f
  U0/pix_in[25] (denoise_BIT_WIDTH8)                      0.00       0.22 f
  U0/U775/Y (INVX0_HVT)                                   0.03       0.26 r
  U0/U55/Y (INVX0_HVT)                                    0.07       0.33 f
  U0/Uc220/val_2[1] (median_mydesign_25)                  0.00       0.33 f
  U0/Uc220/U70/Y (NAND2X0_HVT)                            0.07       0.41 r
  U0/Uc220/U72/Y (AO22X1_HVT)                             0.14       0.54 r
  U0/Uc220/U29/Y (AOI222X1_HVT)                           0.20       0.74 f
  U0/Uc220/U73/Y (OAI222X1_HVT)                           0.15       0.89 r
  U0/Uc220/U37/Y (AOI222X1_HVT)                           0.20       1.08 f
  U0/Uc220/U74/Y (OA222X1_HVT)                            0.11       1.20 f
  U0/Uc220/U15/Y (OA22X1_HVT)                             0.09       1.29 f
  U0/Uc220/U14/Y (OA22X1_HVT)                             0.10       1.39 f
  U0/Uc220/U19/Y (INVX0_HVT)                              0.04       1.42 r
  U0/Uc220/U76/Y (NAND3X0_HVT)                            0.10       1.52 f
  U0/Uc220/U77/Y (INVX0_HVT)                              0.05       1.57 r
  U0/Uc220/U80/Y (OR3X1_HVT)                              0.13       1.70 r
  U0/Uc220/U9/Y (OAI222X1_HVT)                            0.20       1.90 f
  U0/Uc220/med_reg_6_/D (DFFSSRX1_HVT)                    0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  U0/Uc220/med_reg_6_/CLK (DFFSSRX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.10       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pixel_in_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/Uc220/med_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c
  median_mydesign_25 8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pixel_in_r_reg_25_/CLK (DFFSSRX1_HVT)                   0.00 #     0.00 r
  pixel_in_r_reg_25_/Q (DFFSSRX1_HVT)                     0.22       0.22 f
  U0/pix_in[25] (denoise_BIT_WIDTH8)                      0.00       0.22 f
  U0/U775/Y (INVX0_HVT)                                   0.03       0.26 r
  U0/U55/Y (INVX0_HVT)                                    0.07       0.33 f
  U0/Uc220/val_2[1] (median_mydesign_25)                  0.00       0.33 f
  U0/Uc220/U70/Y (NAND2X0_HVT)                            0.07       0.41 r
  U0/Uc220/U72/Y (AO22X1_HVT)                             0.14       0.54 r
  U0/Uc220/U29/Y (AOI222X1_HVT)                           0.20       0.74 f
  U0/Uc220/U73/Y (OAI222X1_HVT)                           0.15       0.89 r
  U0/Uc220/U37/Y (AOI222X1_HVT)                           0.20       1.08 f
  U0/Uc220/U74/Y (OA222X1_HVT)                            0.11       1.20 f
  U0/Uc220/U15/Y (OA22X1_HVT)                             0.09       1.29 f
  U0/Uc220/U14/Y (OA22X1_HVT)                             0.10       1.39 f
  U0/Uc220/U19/Y (INVX0_HVT)                              0.04       1.42 r
  U0/Uc220/U76/Y (NAND3X0_HVT)                            0.10       1.52 f
  U0/Uc220/U77/Y (INVX0_HVT)                              0.05       1.57 r
  U0/Uc220/U80/Y (OR3X1_HVT)                              0.13       1.70 r
  U0/Uc220/U10/Y (OAI222X1_HVT)                           0.20       1.90 f
  U0/Uc220/med_reg_7_/D (DFFSSRX1_HVT)                    0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  U0/Uc220/med_reg_7_/CLK (DFFSSRX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.10       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
