

================================================================
== Vitis HLS Report for 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1'
================================================================
* Date:           Wed May  8 02:27:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  0.870 us|  0.870 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_init_A_VITIS_LOOP_91_1  |      259|      259|         5|          1|          1|   256|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      219|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       40|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      106|     -|
|Register             |        -|      -|      388|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      388|      493|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_5ns_8_1_1_U95  |mul_8s_5ns_8_1_1  |        0|   0|  0|  40|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0|  40|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln89_1_fu_158_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln89_fu_170_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln91_fu_228_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln95_1_fu_282_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln95_fu_297_p2       |         +|   0|  0|  15|           8|           8|
    |empty_83_fu_263_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln94_fu_222_p2       |       and|   0|  0|   2|           1|           1|
    |cmp6_i_fu_206_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln89_fu_152_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln91_fu_176_p2      |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln94_fu_216_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln96_fu_293_p2      |      icmp|   0|  0|  12|           5|           5|
    |select_ln89_1_fu_190_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln89_fu_182_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 219|         130|         121|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |dataA_2D_address0                     |  14|          3|    8|         24|
    |dataA_2D_d0                           |  20|          4|   64|        256|
    |i_fu_66                               |   9|          2|    5|         10|
    |indvar_flatten_fu_70                  |   9|          2|    9|         18|
    |j_fu_62                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 106|         23|  112|        360|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln95_reg_373                  |   8|   0|    8|          0|
    |and_ln94_reg_355                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |dataA_2D_addr_1_reg_364           |   8|   0|    8|          0|
    |dataA_2D_addr_reg_359             |   8|   0|    8|          0|
    |i_fu_66                           |   5|   0|    5|          0|
    |icmp_ln96_reg_369                 |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |   9|   0|    9|          0|
    |j_fu_62                           |   5|   0|    5|          0|
    |select_ln89_1_reg_343             |   5|   0|    5|          0|
    |select_ln89_reg_337               |   5|   0|    5|          0|
    |standarisedData_load_reg_383      |  64|   0|   64|          0|
    |trunc_ln89_reg_350                |   4|   0|    4|          0|
    |and_ln94_reg_355                  |  64|  32|    1|          0|
    |dataA_2D_addr_1_reg_364           |  64|  32|    8|          0|
    |dataA_2D_addr_reg_359             |  64|  32|    8|          0|
    |icmp_ln96_reg_369                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 388| 128|  150|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1|  return value|
|standarisedData_address0  |  out|    8|   ap_memory|                                 standarisedData|         array|
|standarisedData_ce0       |  out|    1|   ap_memory|                                 standarisedData|         array|
|standarisedData_q0        |   in|   64|   ap_memory|                                 standarisedData|         array|
|dataA_2D_address0         |  out|    8|   ap_memory|                                        dataA_2D|         array|
|dataA_2D_ce0              |  out|    1|   ap_memory|                                        dataA_2D|         array|
|dataA_2D_we0              |  out|    1|   ap_memory|                                        dataA_2D|         array|
|dataA_2D_d0               |  out|   64|   ap_memory|                                        dataA_2D|         array|
|noVars                    |   in|   32|     ap_none|                                          noVars|        scalar|
|empty                     |   in|    8|     ap_none|                                           empty|        scalar|
|eigVals_address0          |  out|    4|   ap_memory|                                         eigVals|         array|
|eigVals_ce0               |  out|    1|   ap_memory|                                         eigVals|         array|
|eigVals_we0               |  out|    1|   ap_memory|                                         eigVals|         array|
|eigVals_d0                |  out|   64|   ap_memory|                                         eigVals|         array|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 4 5 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars"   --->   Operation 13 'read' 'noVars_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln89 = store i5 0, i5 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 15 'store' 'store_ln89' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln91 = store i5 0, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 16 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln89 = icmp_eq  i9 %indvar_flatten_load, i9 256" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 19 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln89_1 = add i9 %indvar_flatten_load, i9 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 20 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc55.i, void %for.end57.i.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 21 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln89 = add i5 %i_load, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 24 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln91 = icmp_eq  i5 %j_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 25 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln89 = select i1 %icmp_ln91, i5 0, i5 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 26 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln89_1 = select i1 %icmp_ln91, i5 %add_ln89, i5 %i_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 27 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 28 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 29 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.88ns)   --->   "%cmp6_i = icmp_slt  i32 %zext_ln89_1, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 30 'icmp' 'cmp6_i' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i5 %select_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 31 'zext' 'zext_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln94 = icmp_slt  i32 %zext_ln91, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:94->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 32 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns)   --->   "%and_ln94 = and i1 %cmp6_i, i1 %icmp_ln94" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:94->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 33 'and' 'and_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94, void %if.else.i, void %if.then.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:94->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 34 'br' 'br_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln89 & !and_ln94)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:99->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 36 'br' 'br_ln99' <Predicate = (!icmp_ln89 & and_ln94)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln91 = add i5 %select_ln89, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 37 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln89 = store i9 %add_ln89_1, i9 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 38 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln89 = store i5 %select_ln89_1, i5 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 39 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln91 = store i5 %add_ln91, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 40 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body5.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 41 'br' 'br_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_init_A_VITIS_LOOP_91_1_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 44 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%select_ln89_1_cast1 = zext i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 45 'zext' 'select_ln89_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln89, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 46 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%empty_83 = add i8 %tmp_11, i8 %select_ln89_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 47 'add' 'empty_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_83" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 48 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%dataA_2D_addr = getelementptr i64 %dataA_2D, i64 0, i64 %p_cast" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 49 'getelementptr' 'dataA_2D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.55ns)   --->   "%empty_84 = mul i8 %tmp, i8 %select_ln89_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 50 'mul' 'empty_84' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 51 'getelementptr' 'eigVals_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i5 %select_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 52 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln95_1 = add i8 %tmp_11, i8 %zext_ln95_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 53 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %add_ln95_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 54 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dataA_2D_addr_1 = getelementptr i64 %dataA_2D, i64 0, i64 %zext_ln95_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 55 'getelementptr' 'dataA_2D_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:93->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 56 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln96 = icmp_eq  i5 %select_ln89_1, i5 %select_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 57 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln96, void %if.else40.i, void %if.then27.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:99->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 58 'br' 'br_ln99' <Predicate = (!and_ln94)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln95 = add i8 %empty_84, i8 %zext_ln95_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 59 'add' 'add_ln95' <Predicate = (and_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %if.end.i, void %if.then23.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 60 'br' 'br_ln96' <Predicate = (and_ln94)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.71ns)   --->   "%store_ln97 = store i64 0, i4 %eigVals_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:97->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 61 'store' 'store_ln97' <Predicate = (and_ln94 & icmp_ln96)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 62 'br' 'br_ln98' <Predicate = (and_ln94 & icmp_ln96)> <Delay = 0.00>

State 3 <SV = 4> <Delay = 2.23>
ST_3 : Operation 63 [1/1] (2.23ns)   --->   "%store_ln102 = store i64 0, i8 %dataA_2D_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:102->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 63 'store' 'store_ln102' <Predicate = (!and_ln94 & !icmp_ln96)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end53.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!and_ln94 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.23ns)   --->   "%store_ln100 = store i64 1, i8 %dataA_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:100->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 65 'store' 'store_ln100' <Predicate = (!and_ln94 & icmp_ln96)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln101 = br void %if.end53.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:101->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 66 'br' 'br_ln101' <Predicate = (!and_ln94 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.23ns)   --->   "%store_ln95 = store i64 %standarisedData_load, i8 %dataA_2D_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 67 'store' 'store_ln95' <Predicate = (and_ln94)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 4 <SV = 2> <Delay = 1.20>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %add_ln95" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 68 'zext' 'zext_ln95' <Predicate = (and_ln94)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%standarisedData_addr = getelementptr i64 %standarisedData, i64 0, i64 %zext_ln95" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 69 'getelementptr' 'standarisedData_addr' <Predicate = (and_ln94)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.20ns)   --->   "%standarisedData_load = load i8 %standarisedData_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 70 'load' 'standarisedData_load' <Predicate = (and_ln94)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>

State 5 <SV = 3> <Delay = 1.20>
ST_5 : Operation 71 [1/2] (1.20ns)   --->   "%standarisedData_load = load i8 %standarisedData_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:174]   --->   Operation 71 'load' 'standarisedData_load' <Predicate = (and_ln94)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ standarisedData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dataA_2D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ noVars]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eigVals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000]
i                     (alloca           ) [ 010000]
indvar_flatten        (alloca           ) [ 010000]
specmemcore_ln0       (specmemcore      ) [ 000000]
tmp                   (read             ) [ 011000]
noVars_read           (read             ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln89            (store            ) [ 000000]
store_ln91            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln89             (icmp             ) [ 011011]
add_ln89_1            (add              ) [ 000000]
br_ln89               (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_load                (load             ) [ 000000]
add_ln89              (add              ) [ 000000]
icmp_ln91             (icmp             ) [ 000000]
select_ln89           (select           ) [ 011000]
select_ln89_1         (select           ) [ 011000]
trunc_ln89            (trunc            ) [ 011000]
zext_ln89_1           (zext             ) [ 000000]
cmp6_i                (icmp             ) [ 000000]
zext_ln91             (zext             ) [ 000000]
icmp_ln94             (icmp             ) [ 000000]
and_ln94              (and              ) [ 011111]
br_ln94               (br               ) [ 000000]
br_ln0                (br               ) [ 000000]
br_ln99               (br               ) [ 000000]
add_ln91              (add              ) [ 000000]
store_ln89            (store            ) [ 000000]
store_ln89            (store            ) [ 000000]
store_ln91            (store            ) [ 000000]
br_ln91               (br               ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
zext_ln89             (zext             ) [ 000000]
select_ln89_1_cast1   (zext             ) [ 000000]
tmp_11                (bitconcatenate   ) [ 000000]
empty_83              (add              ) [ 000000]
p_cast                (zext             ) [ 000000]
dataA_2D_addr         (getelementptr    ) [ 010111]
empty_84              (mul              ) [ 000000]
eigVals_addr          (getelementptr    ) [ 000000]
zext_ln95_1           (zext             ) [ 000000]
add_ln95_1            (add              ) [ 000000]
zext_ln95_2           (zext             ) [ 000000]
dataA_2D_addr_1       (getelementptr    ) [ 010111]
specpipeline_ln93     (specpipeline     ) [ 000000]
icmp_ln96             (icmp             ) [ 011111]
br_ln99               (br               ) [ 000000]
add_ln95              (add              ) [ 010010]
br_ln96               (br               ) [ 000000]
store_ln97            (store            ) [ 000000]
br_ln98               (br               ) [ 000000]
store_ln102           (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
store_ln100           (store            ) [ 000000]
br_ln101              (br               ) [ 000000]
store_ln95            (store            ) [ 000000]
zext_ln95             (zext             ) [ 000000]
standarisedData_addr  (getelementptr    ) [ 010001]
standarisedData_load  (load             ) [ 010100]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="standarisedData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="standarisedData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataA_2D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA_2D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="noVars">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="noVars"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eigVals">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigVals"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_init_A_VITIS_LOOP_91_1_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="noVars_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="noVars_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dataA_2D_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA_2D_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="eigVals_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eigVals_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dataA_2D_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA_2D_addr_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln97_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="3"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 store_ln100/3 store_ln95/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="standarisedData_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="standarisedData_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="standarisedData_load/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln89_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln91_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln89_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln89_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln89_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln91_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln89_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln89_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln89_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln89_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cmp6_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp6_i/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln91_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln94_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln94_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln91_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln89_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="9" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln89_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln91_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln89_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln89_1_cast1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln89_1_cast1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="1"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_83_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="empty_84_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_84/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln95_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln95_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln95_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln96_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="0" index="1" bw="5" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln95_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln95_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="j_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln89_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="3"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="337" class="1005" name="select_ln89_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="343" class="1005" name="select_ln89_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="trunc_ln89_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="355" class="1005" name="and_ln94_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln94 "/>
</bind>
</comp>

<comp id="359" class="1005" name="dataA_2D_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="3"/>
<pin id="361" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dataA_2D_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="dataA_2D_addr_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="3"/>
<pin id="366" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dataA_2D_addr_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln96_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="3"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="373" class="1005" name="add_ln95_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="378" class="1005" name="standarisedData_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="standarisedData_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="standarisedData_load_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="standarisedData_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="93" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="164" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="164" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="176" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="170" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="167" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="190" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="80" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="182" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="80" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="206" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="182" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="158" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="190" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="228" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="253" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="278"><net_src comp="253" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="256" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="301"><net_src comp="274" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="279" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="310"><net_src comp="62" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="317"><net_src comp="66" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="324"><net_src comp="70" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="331"><net_src comp="74" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="336"><net_src comp="152" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="182" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="346"><net_src comp="190" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="353"><net_src comp="198" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="358"><net_src comp="222" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="86" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="367"><net_src comp="100" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="372"><net_src comp="293" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="297" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="381"><net_src comp="121" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="386"><net_src comp="128" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: standarisedData | {}
	Port: dataA_2D | {3 }
	Port: eigVals | {2 }
 - Input state : 
	Port: implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 : standarisedData | {4 5 }
	Port: implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 : noVars | {1 }
	Port: implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln89 : 1
		store_ln91 : 1
		indvar_flatten_load : 1
		icmp_ln89 : 2
		add_ln89_1 : 2
		br_ln89 : 3
		j_load : 1
		i_load : 1
		add_ln89 : 2
		icmp_ln91 : 2
		select_ln89 : 3
		select_ln89_1 : 3
		trunc_ln89 : 4
		zext_ln89_1 : 4
		cmp6_i : 5
		zext_ln91 : 4
		icmp_ln94 : 5
		and_ln94 : 6
		br_ln94 : 6
		add_ln91 : 4
		store_ln89 : 3
		store_ln89 : 4
		store_ln91 : 5
	State 2
		empty_83 : 1
		p_cast : 2
		dataA_2D_addr : 3
		empty_84 : 1
		eigVals_addr : 1
		add_ln95_1 : 1
		zext_ln95_2 : 2
		dataA_2D_addr_1 : 3
		br_ln99 : 1
		add_ln95 : 2
		br_ln96 : 1
		store_ln97 : 2
	State 3
	State 4
		standarisedData_addr : 1
		standarisedData_load : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln89_fu_152      |    0    |    0    |    16   |
|          |      icmp_ln91_fu_176      |    0    |    0    |    12   |
|   icmp   |        cmp6_i_fu_206       |    0    |    0    |    39   |
|          |      icmp_ln94_fu_216      |    0    |    0    |    39   |
|          |      icmp_ln96_fu_293      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln89_1_fu_158     |    0    |    0    |    16   |
|          |       add_ln89_fu_170      |    0    |    0    |    12   |
|    add   |       add_ln91_fu_228      |    0    |    0    |    12   |
|          |       empty_83_fu_263      |    0    |    0    |    15   |
|          |      add_ln95_1_fu_282     |    0    |    0    |    15   |
|          |       add_ln95_fu_297      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       empty_84_fu_274      |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln89_fu_182     |    0    |    0    |    5    |
|          |    select_ln89_1_fu_190    |    0    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln94_fu_222      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |       tmp_read_fu_74       |    0    |    0    |    0    |
|          |   noVars_read_read_fu_80   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln89_fu_198     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln89_1_fu_202     |    0    |    0    |    0    |
|          |      zext_ln91_fu_212      |    0    |    0    |    0    |
|          |      zext_ln89_fu_249      |    0    |    0    |    0    |
|   zext   | select_ln89_1_cast1_fu_253 |    0    |    0    |    0    |
|          |        p_cast_fu_269       |    0    |    0    |    0    |
|          |     zext_ln95_1_fu_279     |    0    |    0    |    0    |
|          |     zext_ln95_2_fu_288     |    0    |    0    |    0    |
|          |      zext_ln95_fu_303      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_11_fu_256       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   255   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln95_reg_373      |    8   |
|      and_ln94_reg_355      |    1   |
|   dataA_2D_addr_1_reg_364  |    8   |
|    dataA_2D_addr_reg_359   |    8   |
|          i_reg_314         |    5   |
|      icmp_ln89_reg_333     |    1   |
|      icmp_ln96_reg_369     |    1   |
|   indvar_flatten_reg_321   |    9   |
|          j_reg_307         |    5   |
|    select_ln89_1_reg_343   |    5   |
|     select_ln89_reg_337    |    5   |
|standarisedData_addr_reg_378|    8   |
|standarisedData_load_reg_383|   64   |
|         tmp_reg_328        |    8   |
|     trunc_ln89_reg_350     |    4   |
+----------------------------+--------+
|            Total           |   140  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_114 |  p1  |   3  |  64  |   192  ||    9    |
| grp_access_fu_128 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  || 1.19386 ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   255  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   140  |   282  |
+-----------+--------+--------+--------+--------+
