0.6
2019.2
Nov  6 2019
21:57:16
C:/Digital Systems/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Digital Systems/project_2/project_2.srcs/sim_1/new/test_tb.v,1710181630,verilog,,,,test_tb,,,,,,,,
C:/Digital Systems/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1710179899,verilog,,C:/Digital Systems/project_2/project_2.srcs/sources_1/new/test.v,,blk_mem_gen_0,,,,,,,,
C:/Digital Systems/project_2/project_2.srcs/sources_1/new/test.v,1710180511,verilog,,C:/Digital Systems/project_2/project_2.srcs/sim_1/new/test_tb.v,,test,,,,,,,,
