// Seed: 1247555822
module module_0;
  assign id_1 = 1;
  wire id_2;
  id_4(
      .id_0(1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(~1),
      .id_6(id_1),
      .id_7(1'b0),
      .id_8(1)
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    input  wor  id_2,
    output tri0 id_3
);
  module_0();
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
