Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/hrlds/Documents/SO/Tarea/platform.qsys --block-symbol-file --output-directory=/home/hrlds/Documents/SO/Tarea/platform --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Tarea/platform.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ROM
Progress: Adding button [altera_avalon_pio 20.1]
Progress: Parameterizing module button
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding segmentos_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_1
Progress: Adding segmentos_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_2
Progress: Adding segmentos_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_3
Progress: Adding segmentos_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_4
Progress: Adding segmentos_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_5
Progress: Adding segmentos_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_6
Progress: Adding switchs [altera_avalon_pio 20.1]
Progress: Parameterizing module switchs
Progress: Adding timer_MS [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_MS
Progress: Adding timer_S [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_S
Progress: Adding timer_min [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_min
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: platform.cpu: No Debugger.  You will not be able to download or debug programs
Info: platform.switchs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/hrlds/Documents/SO/Tarea/platform.qsys --synthesis=VERILOG --output-directory=/home/hrlds/Documents/SO/Tarea/platform/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Tarea/platform.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ROM
Progress: Adding button [altera_avalon_pio 20.1]
Progress: Parameterizing module button
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding segmentos_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_1
Progress: Adding segmentos_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_2
Progress: Adding segmentos_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_3
Progress: Adding segmentos_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_4
Progress: Adding segmentos_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_5
Progress: Adding segmentos_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module segmentos_6
Progress: Adding switchs [altera_avalon_pio 20.1]
Progress: Parameterizing module switchs
Progress: Adding timer_MS [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_MS
Progress: Adding timer_S [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_S
Progress: Adding timer_min [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_min
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: platform.cpu: No Debugger.  You will not be able to download or debug programs
Info: platform.switchs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform: Generating platform "platform" for QUARTUS_SYNTH
Info: Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has address signal 12 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: RAM: Starting RTL generation for module 'platform_RAM'
Info: RAM:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_RAM --dir=/tmp/alt9584_134232664769461225.dir/0030_RAM_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0030_RAM_gen//platform_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'platform_RAM'
Info: RAM: "platform" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'platform_ROM'
Info: ROM:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ROM --dir=/tmp/alt9584_134232664769461225.dir/0031_ROM_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0031_ROM_gen//platform_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'platform_ROM'
Info: ROM: "platform" instantiated altera_avalon_onchip_memory2 "ROM"
Info: button: Starting RTL generation for module 'platform_button'
Info: button:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button --dir=/tmp/alt9584_134232664769461225.dir/0032_button_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0032_button_gen//platform_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'platform_button'
Info: button: "platform" instantiated altera_avalon_pio "button"
Info: cpu: "platform" instantiated altera_nios2_gen2 "cpu"
Info: segmentos_1: Starting RTL generation for module 'platform_segmentos_1'
Info: segmentos_1:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_segmentos_1 --dir=/tmp/alt9584_134232664769461225.dir/0033_segmentos_1_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0033_segmentos_1_gen//platform_segmentos_1_component_configuration.pl  --do_build_sim=0  ]
Info: segmentos_1: Done RTL generation for module 'platform_segmentos_1'
Info: segmentos_1: "platform" instantiated altera_avalon_pio "segmentos_1"
Info: switchs: Starting RTL generation for module 'platform_switchs'
Info: switchs:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switchs --dir=/tmp/alt9584_134232664769461225.dir/0034_switchs_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0034_switchs_gen//platform_switchs_component_configuration.pl  --do_build_sim=0  ]
Info: switchs: Done RTL generation for module 'platform_switchs'
Info: switchs: "platform" instantiated altera_avalon_pio "switchs"
Info: timer_MS: Starting RTL generation for module 'platform_timer_MS'
Info: timer_MS:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_MS --dir=/tmp/alt9584_134232664769461225.dir/0035_timer_MS_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0035_timer_MS_gen//platform_timer_MS_component_configuration.pl  --do_build_sim=0  ]
Info: timer_MS: Done RTL generation for module 'platform_timer_MS'
Info: timer_MS: "platform" instantiated altera_avalon_timer "timer_MS"
Info: timer_S: Starting RTL generation for module 'platform_timer_S'
Info: timer_S:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_S --dir=/tmp/alt9584_134232664769461225.dir/0036_timer_S_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0036_timer_S_gen//platform_timer_S_component_configuration.pl  --do_build_sim=0  ]
Info: timer_S: Done RTL generation for module 'platform_timer_S'
Info: timer_S: "platform" instantiated altera_avalon_timer "timer_S"
Info: timer_min: Starting RTL generation for module 'platform_timer_min'
Info: timer_min:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_min --dir=/tmp/alt9584_134232664769461225.dir/0037_timer_min_gen/ --quartus_dir=/home/hrlds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9584_134232664769461225.dir/0037_timer_min_gen//platform_timer_min_component_configuration.pl  --do_build_sim=0  ]
Info: timer_min: Done RTL generation for module 'platform_timer_min'
Info: timer_min: "platform" instantiated altera_avalon_timer "timer_min"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "platform" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "platform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'platform_cpu_cpu'
Info: cpu:   Generation command is [exec /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/hrlds/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/hrlds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/hrlds/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_cpu_cpu --dir=/tmp/alt9584_134232664769461225.dir/0040_cpu_gen/ --quartus_bindir=/home/hrlds/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9584_134232664769461225.dir/0040_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.08.14 19:35:40 (*) Starting Nios II generation
Info: cpu: # 2023.08.14 19:35:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.08.14 19:35:40 (*)   Creating all objects for CPU
Info: cpu: # 2023.08.14 19:35:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.08.14 19:35:41 (*)   Creating plain-text RTL
Info: cpu: # 2023.08.14 19:35:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'platform_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: RAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RAM_s1_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: RAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "RAM_s1_agent"
Info: RAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "RAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/hrlds/Documents/SO/Tarea/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/hrlds/Documents/SO/Tarea/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/hrlds/Documents/SO/Tarea/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: platform: Done "platform" with 33 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
