

================================================================
== Vitis HLS Report for 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
================================================================
* Date:           Mon Mar  6 12:21:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     98|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      40|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      40|    170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_105_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln46_fu_117_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln48_fu_153_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln49_1_fu_205_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln49_fu_194_p2       |         +|   0|  0|  14|           6|           6|
    |icmp_ln46_fu_99_p2       |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln48_fu_123_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln46_1_fu_141_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln46_fu_129_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  98|          41|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                |   9|          2|    4|          8|
    |i_fu_42                                |   9|          2|    4|          8|
    |indvar_flatten6_fu_50                  |   9|          2|    7|         14|
    |j_fu_46                                |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln49_1_reg_265                |  6|   0|    6|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_42                           |  4|   0|    4|          0|
    |indvar_flatten6_fu_50             |  7|   0|    7|          0|
    |j_fu_46                           |  4|   0|    4|          0|
    |select_ln46_1_reg_250             |  4|   0|    4|          0|
    |select_ln46_reg_240               |  4|   0|    4|          0|
    |trunc_ln46_1_reg_255              |  3|   0|    3|          0|
    |trunc_ln46_reg_245                |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 40|   0|   40|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|row_outbuf_i_address0  |  out|    6|   ap_memory|                                            row_outbuf_i|         array|
|row_outbuf_i_ce0       |  out|    1|   ap_memory|                                            row_outbuf_i|         array|
|row_outbuf_i_q0        |   in|   16|   ap_memory|                                            row_outbuf_i|         array|
|col_inbuf_address0     |  out|    6|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_ce0          |  out|    1|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_we0          |  out|    1|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_d0           |  out|   16|   ap_memory|                                               col_inbuf|         array|
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [dct.cpp:46]   --->   Operation 13 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln46 = icmp_eq  i7 %indvar_flatten6_load, i7 64" [dct.cpp:46]   --->   Operation 14 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln46_1 = add i7 %indvar_flatten6_load, i7 1" [dct.cpp:46]   --->   Operation 15 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc21.i, void %for.inc33.i.preheader.exitStub" [dct.cpp:46]   --->   Operation 16 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dct.cpp:48]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [dct.cpp:46]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln46 = add i4 %j_load, i4 1" [dct.cpp:46]   --->   Operation 19 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln48 = icmp_eq  i4 %i_load, i4 8" [dct.cpp:48]   --->   Operation 20 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln46 = select i1 %icmp_ln48, i4 0, i4 %i_load" [dct.cpp:46]   --->   Operation 21 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln46" [dct.cpp:46]   --->   Operation 22 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln46_1 = select i1 %icmp_ln48, i4 %add_ln46, i4 %j_load" [dct.cpp:46]   --->   Operation 23 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i4 %select_ln46_1" [dct.cpp:46]   --->   Operation 24 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln48 = add i4 %select_ln46, i4 1" [dct.cpp:48]   --->   Operation 25 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 %add_ln46_1, i7 %indvar_flatten6" [dct.cpp:48]   --->   Operation 26 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln48 = store i4 %select_ln46_1, i4 %j" [dct.cpp:48]   --->   Operation 27 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %i" [dct.cpp:48]   --->   Operation 28 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %select_ln46_1" [dct.cpp:49]   --->   Operation 29 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46_1, i3 0" [dct.cpp:49]   --->   Operation 30 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i4 %select_ln46" [dct.cpp:49]   --->   Operation 31 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46, i3 0" [dct.cpp:49]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln49 = add i6 %tmp_s, i6 %zext_ln49" [dct.cpp:49]   --->   Operation 33 'add' 'add_ln49' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i6 %add_ln49" [dct.cpp:49]   --->   Operation 34 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%row_outbuf_i_addr = getelementptr i16 %row_outbuf_i, i64 0, i64 %zext_ln49_2" [dct.cpp:49]   --->   Operation 35 'getelementptr' 'row_outbuf_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln49_1 = add i6 %tmp_9, i6 %zext_ln49_1" [dct.cpp:49]   --->   Operation 36 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%row_outbuf_i_load = load i6 %row_outbuf_i_addr" [dct.cpp:49]   --->   Operation 37 'load' 'row_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i6 %add_ln49_1" [dct.cpp:49]   --->   Operation 40 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln49_3" [dct.cpp:49]   --->   Operation 41 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution3/directives.tcl:7]   --->   Operation 42 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [dct.cpp:34]   --->   Operation 43 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%row_outbuf_i_load = load i6 %row_outbuf_i_addr" [dct.cpp:49]   --->   Operation 44 'load' 'row_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %row_outbuf_i_load, i6 %col_inbuf_addr" [dct.cpp:49]   --->   Operation 45 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc18.i" [dct.cpp:48]   --->   Operation 46 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 0100]
j                    (alloca           ) [ 0100]
indvar_flatten6      (alloca           ) [ 0100]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
indvar_flatten6_load (load             ) [ 0000]
icmp_ln46            (icmp             ) [ 0110]
add_ln46_1           (add              ) [ 0000]
br_ln46              (br               ) [ 0000]
i_load               (load             ) [ 0000]
j_load               (load             ) [ 0000]
add_ln46             (add              ) [ 0000]
icmp_ln48            (icmp             ) [ 0000]
select_ln46          (select           ) [ 0110]
trunc_ln46           (trunc            ) [ 0110]
select_ln46_1        (select           ) [ 0110]
trunc_ln46_1         (trunc            ) [ 0110]
add_ln48             (add              ) [ 0000]
store_ln48           (store            ) [ 0000]
store_ln48           (store            ) [ 0000]
store_ln48           (store            ) [ 0000]
zext_ln49            (zext             ) [ 0000]
tmp_9                (bitconcatenate   ) [ 0000]
zext_ln49_1          (zext             ) [ 0000]
tmp_s                (bitconcatenate   ) [ 0000]
add_ln49             (add              ) [ 0000]
zext_ln49_2          (zext             ) [ 0000]
row_outbuf_i_addr    (getelementptr    ) [ 0101]
add_ln49_1           (add              ) [ 0101]
specloopname_ln0     (specloopname     ) [ 0000]
empty                (speclooptripcount) [ 0000]
zext_ln49_3          (zext             ) [ 0000]
col_inbuf_addr       (getelementptr    ) [ 0000]
specpipeline_ln7     (specpipeline     ) [ 0000]
specloopname_ln34    (specloopname     ) [ 0000]
row_outbuf_i_load    (load             ) [ 0000]
store_ln49           (store            ) [ 0000]
br_ln48              (br               ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten6_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="row_outbuf_i_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_i_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="col_inbuf_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln49_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="4" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten6_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln46_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln46_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln46_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln48_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="select_ln46_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln46_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln46_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln46_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln48_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln48_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln48_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln48_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln49_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_9_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="1"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln49_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="1"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln49_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln49_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln49_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln49_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_3/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten6_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln46_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="240" class="1005" name="select_ln46_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="245" class="1005" name="trunc_ln46_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="250" class="1005" name="select_ln46_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="trunc_ln46_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="row_outbuf_i_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln49_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="111" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="111" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="123" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="117" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="114" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="129" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="105" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="141" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="153" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="174" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="209"><net_src comp="177" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="184" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="218"><net_src comp="42" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="225"><net_src comp="46" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="232"><net_src comp="50" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="239"><net_src comp="99" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="129" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="248"><net_src comp="137" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="253"><net_src comp="141" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="258"><net_src comp="149" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="263"><net_src comp="54" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="268"><net_src comp="205" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf | {3 }
 - Input state : 
	Port: dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop : row_outbuf_i | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln46 : 2
		add_ln46_1 : 2
		br_ln46 : 3
		i_load : 1
		j_load : 1
		add_ln46 : 2
		icmp_ln48 : 2
		select_ln46 : 3
		trunc_ln46 : 4
		select_ln46_1 : 3
		trunc_ln46_1 : 4
		add_ln48 : 4
		store_ln48 : 3
		store_ln48 : 4
		store_ln48 : 5
	State 2
		add_ln49 : 1
		zext_ln49_2 : 2
		row_outbuf_i_addr : 3
		add_ln49_1 : 1
		row_outbuf_i_load : 4
	State 3
		col_inbuf_addr : 1
		store_ln49 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln46_1_fu_105  |    0    |    14   |
|          |    add_ln46_fu_117   |    0    |    13   |
|    add   |    add_ln48_fu_153   |    0    |    13   |
|          |    add_ln49_fu_194   |    0    |    14   |
|          |   add_ln49_1_fu_205  |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln46_fu_99   |    0    |    10   |
|          |   icmp_ln48_fu_123   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln46_fu_129  |    0    |    4    |
|          | select_ln46_1_fu_141 |    0    |    4    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln46_fu_137  |    0    |    0    |
|          |  trunc_ln46_1_fu_149 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln49_fu_174   |    0    |    0    |
|   zext   |  zext_ln49_1_fu_184  |    0    |    0    |
|          |  zext_ln49_2_fu_200  |    0    |    0    |
|          |  zext_ln49_3_fu_211  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_9_fu_177     |    0    |    0    |
|          |     tmp_s_fu_187     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    95   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln49_1_reg_265   |    6   |
|        i_reg_215        |    4   |
|    icmp_ln46_reg_236    |    1   |
| indvar_flatten6_reg_229 |    7   |
|        j_reg_222        |    4   |
|row_outbuf_i_addr_reg_260|    6   |
|  select_ln46_1_reg_250  |    4   |
|   select_ln46_reg_240   |    4   |
|   trunc_ln46_1_reg_255  |    3   |
|    trunc_ln46_reg_245   |    3   |
+-------------------------+--------+
|          Total          |   42   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   42   |   104  |
+-----------+--------+--------+--------+
