Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon May 13 16:39:10 2024
| Host              : Elitebook-QCommsUB-Adria running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file coincidence_detector_wrapper_timing_summary_routed.rpt -pb coincidence_detector_wrapper_timing_summary_routed.pb -rpx coincidence_detector_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : coincidence_detector_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   6           
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.496        0.000                      0                19426        0.003        0.000                      0                19426        3.500        0.000                       0                  8340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.496        0.000                      0                14782        0.003        0.000                      0                14782        3.500        0.000                       0                  8340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.594        0.000                      0                 4644        0.227        0.000                      0                 4644  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.003ns (23.713%)  route 3.227ns (76.287%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.759ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.436     4.783    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.846 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2/O
                         net (fo=4, routed)           0.352     5.198    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2_n_0
    SLICE_X15Y69         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.287 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=14, routed)          0.849     6.136    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.563    11.730    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__0/C
                         clock pessimism              0.121    11.851    
                         clock uncertainty           -0.176    11.675    
    SLICE_X12Y91         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.632    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.003ns (23.707%)  route 3.228ns (76.293%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.759ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.436     4.783    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.846 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2/O
                         net (fo=4, routed)           0.352     5.198    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2_n_0
    SLICE_X15Y69         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.287 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=14, routed)          0.850     6.137    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.563    11.730    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__1/C
                         clock pessimism              0.121    11.851    
                         clock uncertainty           -0.176    11.675    
    SLICE_X12Y91         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.633    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.003ns (23.713%)  route 3.227ns (76.287%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.759ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.436     4.783    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.846 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2/O
                         net (fo=4, routed)           0.352     5.198    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2_n_0
    SLICE_X15Y69         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.287 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=14, routed)          0.849     6.136    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.563    11.730    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__0/C
                         clock pessimism              0.121    11.851    
                         clock uncertainty           -0.176    11.675    
    SLICE_X12Y91         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    11.632    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.003ns (23.707%)  route 3.228ns (76.293%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.759ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.436     4.783    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.846 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2/O
                         net (fo=4, routed)           0.352     5.198    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[31]_i_2_n_0
    SLICE_X15Y69         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.287 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=14, routed)          0.850     6.137    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.563    11.730    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y91         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__1/C
                         clock pessimism              0.121    11.851    
                         clock uncertainty           -0.176    11.675    
    SLICE_X12Y91         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042    11.633    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.111ns (26.082%)  route 3.149ns (73.918%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 11.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.759ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.489     4.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=4, routed)           0.343     5.243    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2_n_0
    SLICE_X16Y69         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     5.439 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=14, routed)          0.727     6.166    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X25Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.607    11.774    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep/C
                         clock pessimism              0.121    11.895    
                         clock uncertainty           -0.176    11.719    
    SLICE_X25Y77         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    11.677    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.111ns (26.082%)  route 3.149ns (73.918%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 11.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.759ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.489     4.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=4, routed)           0.343     5.243    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2_n_0
    SLICE_X16Y69         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     5.439 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=14, routed)          0.727     6.166    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X25Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.607    11.774    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__0/C
                         clock pessimism              0.121    11.895    
                         clock uncertainty           -0.176    11.719    
    SLICE_X25Y77         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    11.677    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.111ns (26.414%)  route 3.095ns (73.586%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 11.778 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.759ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.489     4.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=4, routed)           0.343     5.243    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2_n_0
    SLICE_X16Y69         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     5.439 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=14, routed)          0.673     6.112    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X20Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.611    11.778    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                         clock pessimism              0.121    11.899    
                         clock uncertainty           -0.176    11.723    
    SLICE_X20Y77         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043    11.680    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.111ns (26.408%)  route 3.096ns (73.592%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 11.778 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.759ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.489     4.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=4, routed)           0.343     5.243    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2_n_0
    SLICE_X16Y69         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     5.439 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=14, routed)          0.674     6.113    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X20Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.611    11.778    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y77         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1/C
                         clock pessimism              0.121    11.899    
                         clock uncertainty           -0.176    11.723    
    SLICE_X20Y77         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042    11.681    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.089ns (26.239%)  route 3.061ns (73.761%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.759ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.489     4.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=4, routed)           0.343     5.243    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2_n_0
    SLICE_X16Y69         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     5.417 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.639     6.056    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.584    11.751    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y75         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                         clock pessimism              0.121    11.872    
                         clock uncertainty           -0.176    11.696    
    SLICE_X12Y75         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.653    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[19]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.089ns (26.233%)  route 3.062ns (73.767%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.840ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.759ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.699     1.906    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.391 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.581     2.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X6Y33          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.070 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.493     3.563    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y64          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.625 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.279     3.904    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X3Y67          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.984 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.237     4.221    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y67          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     4.347 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.489     4.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=4, routed)           0.343     5.243    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[31]_i_2_n_0
    SLICE_X16Y69         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     5.417 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.640     6.057    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.584    11.751    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y75         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[21]/C
                         clock pessimism              0.121    11.872    
                         clock uncertainty           -0.176    11.696    
    SLICE_X12Y75         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[21]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  5.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.069ns (32.183%)  route 0.145ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.529ns (routing 0.759ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.840ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.529     1.696    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y29          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.765 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=38, routed)          0.145     1.910    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH2
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.765     1.972    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y30          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME_D1/CLK
                         clock pessimism             -0.160     1.812    
    SLICE_X4Y30          RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.907    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y48  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][251]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.163ns (4.079%)  route 3.833ns (95.921%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.759ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.525     5.991    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y54          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.544    11.711    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y54          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][251]/C
                         clock pessimism              0.121    11.832    
                         clock uncertainty           -0.176    11.656    
    SLICE_X9Y54          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    11.584    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][251]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][252]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.163ns (4.079%)  route 3.833ns (95.921%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.759ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.525     5.991    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y54          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.544    11.711    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y54          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][252]/C
                         clock pessimism              0.121    11.832    
                         clock uncertainty           -0.176    11.656    
    SLICE_X9Y54          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.584    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][252]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][253]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.163ns (4.079%)  route 3.833ns (95.921%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.759ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.525     5.991    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y54          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.544    11.711    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y54          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][253]/C
                         clock pessimism              0.121    11.832    
                         clock uncertainty           -0.176    11.656    
    SLICE_X9Y54          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.584    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][253]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][254]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.163ns (4.079%)  route 3.833ns (95.921%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.759ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.525     5.991    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y54          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.544    11.711    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y54          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][254]/C
                         clock pessimism              0.121    11.832    
                         clock uncertainty           -0.176    11.656    
    SLICE_X9Y54          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.584    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][254]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][255]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.163ns (4.079%)  route 3.833ns (95.921%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.759ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.525     5.991    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y54          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.544    11.711    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y54          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][255]/C
                         clock pessimism              0.121    11.832    
                         clock uncertainty           -0.176    11.656    
    SLICE_X9Y54          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.584    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][255]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][497]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.163ns (4.078%)  route 3.834ns (95.922%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.992    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][497]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][497]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][497]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][498]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.163ns (4.078%)  route 3.834ns (95.922%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.992    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][498]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][498]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][498]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][505]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.163ns (4.078%)  route 3.834ns (95.922%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.992    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][505]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][505]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][505]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][506]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.163ns (4.078%)  route 3.834ns (95.922%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.992    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][506]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][506]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][506]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][509]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.163ns (4.078%)  route 3.834ns (95.922%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.840ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.759ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.787     1.994    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X2Y92          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.090 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=26, routed)          0.755     2.846    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y68         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.885 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=1, routed)           1.553     4.438    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.466 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1_bufg_place/O
                         net (fo=4452, routed)        1.526     5.992    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X9Y58          FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][509]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.545    11.712    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X9Y58          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][509]/C
                         clock pessimism              0.121    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X9Y58          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.585    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][509]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  5.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.080ns (36.029%)  route 0.142ns (63.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.891ns (routing 0.430ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.486ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.891     1.002    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y45          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.042 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.115    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y44          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.155 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     1.224    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.013     1.151    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.135     1.017    
    SLICE_X6Y44          FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     0.997    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.080ns (36.029%)  route 0.142ns (63.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.891ns (routing 0.430ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.486ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.891     1.002    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y45          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.042 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.115    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y44          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.155 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     1.224    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.013     1.151    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.135     1.017    
    SLICE_X6Y44          FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.997    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.080ns (29.243%)  route 0.194ns (70.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.877ns (routing 0.430ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.486ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.877     0.988    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.028 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.076     1.103    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y32          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.143 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.261    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y33          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.015     1.153    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y33          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.106     1.047    
    SLICE_X6Y33          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.027    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.080ns (29.243%)  route 0.194ns (70.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.877ns (routing 0.430ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.486ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.877     0.988    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.028 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.076     1.103    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y32          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.143 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.261    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y33          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.015     1.153    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y33          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.106     1.047    
    SLICE_X6Y33          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.027    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.080ns (29.243%)  route 0.194ns (70.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.877ns (routing 0.430ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.486ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.877     0.988    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.028 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.076     1.103    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y32          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.143 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.261    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y33          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.015     1.153    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y33          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.106     1.047    
    SLICE_X6Y33          FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.027    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.080ns (29.243%)  route 0.194ns (70.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.877ns (routing 0.430ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.486ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.877     0.988    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.028 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.076     1.103    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y32          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.143 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.261    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y33          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.015     1.153    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y33          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.106     1.047    
    SLICE_X6Y33          FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.027    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.054ns (20.906%)  route 0.204ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.911ns (routing 0.430ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.911     1.022    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y86          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.062 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.140    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y86          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.154 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.126     1.280    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X9Y87          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.036     1.174    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y87          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.109     1.065    
    SLICE_X9Y87          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.045    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.054ns (20.906%)  route 0.204ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.911ns (routing 0.430ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.911     1.022    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y86          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.062 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.140    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y86          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.154 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.126     1.280    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X9Y87          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.036     1.174    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y87          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.109     1.065    
    SLICE_X9Y87          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.045    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.054ns (20.906%)  route 0.204ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.911ns (routing 0.430ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.911     1.022    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y86          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.062 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.140    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y86          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.154 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.126     1.280    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X9Y87          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.036     1.174    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y87          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.109     1.065    
    SLICE_X9Y87          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.045    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.054ns (20.906%)  route 0.204ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.911ns (routing 0.430ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.911     1.022    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y86          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.062 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.140    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y86          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.154 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.126     1.280    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X9Y87          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.036     1.174    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y87          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.109     1.065    
    SLICE_X9Y87          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.045    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.235    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.471ns  (logic 0.179ns (12.169%)  route 1.292ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 0.759ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.027     1.027    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y93          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.206 r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.265     1.471    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y93          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.568     1.735    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y93          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.060ns (9.479%)  route 0.573ns (90.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.041ns (routing 0.486ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.481     0.481    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y93          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.541 r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.092     0.633    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y93          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.041     1.179    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y93          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 0.124ns (3.405%)  route 3.518ns (96.595%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.759ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.616     5.618    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y45          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.537     1.704    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y45          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 0.124ns (3.405%)  route 3.518ns (96.595%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.759ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.616     5.618    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y45          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.537     1.704    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y45          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 0.124ns (3.415%)  route 3.507ns (96.585%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.759ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.605     5.607    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.517     1.684    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 0.124ns (3.415%)  route 3.507ns (96.585%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.759ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.605     5.607    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.517     1.684    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 0.124ns (3.431%)  route 3.490ns (96.569%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.759ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.588     5.590    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y32          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.511     1.678    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 0.124ns (3.431%)  route 3.490ns (96.569%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.759ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.588     5.590    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y32          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.511     1.678    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 0.124ns (3.539%)  route 3.379ns (96.461%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.759ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.477     5.479    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y79          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.578     1.745    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y79          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 0.124ns (3.539%)  route 3.379ns (96.461%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.759ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.477     5.479    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y79          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.578     1.745    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y79          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.124ns (3.555%)  route 3.364ns (96.445%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.759ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.462     5.464    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y80         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.575     1.742    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y80         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.124ns (3.555%)  route 3.364ns (96.445%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.840ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.759ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.769     1.976    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.902     3.974    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.002 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        1.462     5.464    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y80         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.575     1.742    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y80         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.056ns (3.264%)  route 1.660ns (96.736%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.748     2.729    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y86          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.036     1.174    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y86          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.056ns (3.264%)  route 1.660ns (96.736%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.748     2.729    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y86          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.036     1.174    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y86          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.056ns (3.260%)  route 1.662ns (96.739%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.486ns, distribution 0.558ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.750     2.731    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y80         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.044     1.182    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y80         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.056ns (3.260%)  route 1.662ns (96.739%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.486ns, distribution 0.558ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.750     2.731    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y80         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.044     1.182    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y80         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.056ns (3.250%)  route 1.667ns (96.750%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.755     2.736    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y79          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y79          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.056ns (3.250%)  route 1.667ns (96.750%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.486ns, distribution 0.560ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.755     2.736    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y79          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.046     1.184    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y79          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.056ns (3.146%)  route 1.724ns (96.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.486ns, distribution 0.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.812     2.793    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y32          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.000     1.138    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.056ns (3.146%)  route 1.724ns (96.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.486ns, distribution 0.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.812     2.793    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y32          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.000     1.138    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y32          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.056ns (3.134%)  route 1.731ns (96.866%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.486ns, distribution 0.520ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.819     2.800    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.006     1.144    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.056ns (3.134%)  route 1.731ns (96.866%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.430ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.486ns, distribution 0.520ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        0.902     1.013    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.052 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.912     1.964    coincidence_detector_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.981 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1360, routed)        0.819     2.800    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y29          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.006     1.144    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y29          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.561ns (43.197%)  route 2.052ns (56.803%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 0.759ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.582 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[7]
                         net (fo=1, routed)           0.031     3.613    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_8
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.614     1.781    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][31]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.612ns  (logic 1.560ns (43.182%)  route 2.052ns (56.818%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 0.759ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.581 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[5]
                         net (fo=1, routed)           0.031     3.612    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_10
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.614     1.781    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][29]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 1.544ns (42.917%)  route 2.053ns (57.083%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 0.759ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.565 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[6]
                         net (fo=1, routed)           0.032     3.597    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_9
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.614     1.781    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][30]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.575ns  (logic 1.524ns (42.622%)  route 2.051ns (57.378%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 0.759ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.545 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[4]
                         net (fo=1, routed)           0.030     3.575    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_11
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.614     1.781    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][28]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.519ns (42.517%)  route 2.053ns (57.483%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.610ns (routing 0.759ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.540 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[3]
                         net (fo=1, routed)           0.032     3.572    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_12
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.610     1.777    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][27]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.564ns  (logic 1.512ns (42.416%)  route 2.052ns (57.584%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.610ns (routing 0.759ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.533 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[1]
                         net (fo=1, routed)           0.031     3.564    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_14
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.610     1.777    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][25]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 1.538ns (43.170%)  route 2.024ns (56.830%))
  Logic Levels:           6  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.615ns (routing 0.759ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.531 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/O[7]
                         net (fo=1, routed)           0.031     3.562    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_8
    SLICE_X22Y70         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.615     1.782    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y70         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][23]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.561ns  (logic 1.537ns (43.154%)  route 2.024ns (56.846%))
  Logic Levels:           6  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.615ns (routing 0.759ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.530 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/O[5]
                         net (fo=1, routed)           0.031     3.561    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_10
    SLICE_X22Y70         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.615     1.782    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y70         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][21]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.501ns (42.226%)  route 2.053ns (57.774%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.610ns (routing 0.759ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.408 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.436    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_0
    SLICE_X22Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.522 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1/O[2]
                         net (fo=1, routed)           0.032     3.554    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][24]_i_1_n_13
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.610     1.777    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y71         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][26]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.546ns  (logic 1.521ns (42.885%)  route 2.025ns (57.115%))
  Logic Levels:           6  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.615ns (routing 0.759ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.926     2.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[1]
    SLICE_X22Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.057 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2/O
                         net (fo=1, routed)           0.011     3.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[1][0]_i_2_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.306 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.334    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.357 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.385    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][8]_i_1_n_0
    SLICE_X22Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.514 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1/O[6]
                         net (fo=1, routed)           0.032     3.546    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][16]_i_1_n_9
    SLICE_X22Y70         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.615     1.782    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X22Y70         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.309ns (37.336%)  route 0.519ns (62.664%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.044ns (routing 0.486ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[2]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.519     0.828    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X19Y88         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.044     1.182    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X19Y88         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.344ns (39.197%)  route 0.534ns (60.803%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.486ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[2]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.517     0.826    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X18Y88         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     0.861 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[2][0]_i_1/O
                         net (fo=1, routed)           0.017     0.878    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[2]
    SLICE_X18Y88         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.048     1.186    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X18Y88         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.307ns (33.106%)  route 0.621ns (66.894%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.030ns (routing 0.486ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.307     0.307 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.307 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.621     0.928    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X6Y94          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.030     1.168    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X6Y94          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.342ns (36.836%)  route 0.586ns (63.164%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.486ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[2]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.569     0.878    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[2]
    SLICE_X19Y72         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.892 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2/O
                         net (fo=1, routed)           0.010     0.902    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2_n_0
    SLICE_X19Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.921 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.928    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1_n_15
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.060     1.198    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]/C

Slack:                    inf
  Source:                 Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.306ns (32.724%)  route 0.629ns (67.276%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  Channels[0] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[0]_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.306     0.306 r  Channels_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.306    Channels_IBUF[0]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.306 r  Channels_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.629     0.935    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X13Y64         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/s00_axi_aclk
    SLICE_X13Y64         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/C

Slack:                    inf
  Source:                 Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.344ns (36.723%)  route 0.593ns (63.277%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.042ns (routing 0.486ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  Channels[0] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[0]_inst/I
    F8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.306     0.306 r  Channels_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.306    Channels_IBUF[0]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.306 r  Channels_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.587     0.893    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X13Y63         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     0.931 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[0][0]_i_1/O
                         net (fo=1, routed)           0.006     0.937    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[0]
    SLICE_X13Y63         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.042     1.180    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X13Y63         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.351ns (37.442%)  route 0.586ns (62.558%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.486ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[2]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.569     0.878    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[2]
    SLICE_X19Y72         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.892 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2/O
                         net (fo=1, routed)           0.010     0.902    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2_n_0
    SLICE_X19Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.028     0.930 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.937    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1_n_14
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.060     1.198    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][1]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.361ns (38.102%)  route 0.586ns (61.898%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.486ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[2]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.569     0.878    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[2]
    SLICE_X19Y72         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.892 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2/O
                         net (fo=1, routed)           0.010     0.902    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2_n_0
    SLICE_X19Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.038     0.940 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.947    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1_n_13
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.060     1.198    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][2]/C

Slack:                    inf
  Source:                 Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.367ns (38.334%)  route 0.591ns (61.666%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.034ns (routing 0.486ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  Channels[1] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[1]_inst/I
    F7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.307     0.307 r  Channels_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    Channels_IBUF[1]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.307 r  Channels_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.574     0.881    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X6Y94          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.941 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[1][0]_i_1/O
                         net (fo=1, routed)           0.017     0.958    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[1]
    SLICE_X6Y94          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.034     1.172    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/s00_axi_aclk
    SLICE_X6Y94          FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/C

Slack:                    inf
  Source:                 Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.375ns (39.004%)  route 0.586ns (60.996%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.486ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  Channels[2] (IN)
                         net (fo=0)                   0.000     0.000    Channels_IBUF[2]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.309     0.309 r  Channels_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.309    Channels_IBUF[2]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.309 r  Channels_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.569     0.878    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Channels[2]
    SLICE_X19Y72         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.892 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2/O
                         net (fo=1, routed)           0.010     0.902    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann[2][0]_i_2_n_0
    SLICE_X19Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.052     0.954 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.961    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][0]_i_1_n_12
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=8340, routed)        1.060     1.198    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/s00_axi_aclk
    SLICE_X19Y72         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[2][3]/C





