{"vcs1":{"timestamp_begin":1727637866.823150356, "rt":1.92, "ut":0.52, "st":0.25}}
{"vcselab":{"timestamp_begin":1727637868.832221425, "rt":1.14, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1727637870.062926916, "rt":0.39, "ut":0.13, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637866.077256997}
{"VCS_COMP_START_TIME": 1727637866.077256997}
{"VCS_COMP_END_TIME": 1727637873.091974094}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CORRECT +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
