
---------- Begin Simulation Statistics ----------
final_tick                                25705106250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    250                       # Simulator instruction rate (inst/s)
host_mem_usage                                8721992                       # Number of bytes of host memory used
host_op_rate                                      257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28526.03                       # Real time elapsed on the host
host_tick_rate                                 692251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7124594                       # Number of instructions simulated
sim_ops                                       7328488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019747                       # Number of seconds simulated
sim_ticks                                 19747181250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.531133                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25430                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36055                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                531                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2993                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30247                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4987                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6273                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1286                       # Number of indirect misses.
system.cpu.branchPred.lookups                   57160                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9980                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          942                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      304882                       # Number of instructions committed
system.cpu.committedOps                        343761                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.428179                       # CPI: cycles per instruction
system.cpu.discardedOps                          9099                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             169455                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81970                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            40919                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          901975                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225826                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      531                       # number of quiesce instructions executed
system.cpu.numCycles                          1350072                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       531                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  193464     56.28%     56.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.35%     56.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88283     25.68%     82.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 60822     17.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   343761                       # Class of committed instruction
system.cpu.quiesceCycles                     30245418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          448097                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              219965                       # Transaction distribution
system.membus.trans_dist::ReadResp             220555                       # Transaction distribution
system.membus.trans_dist::WriteReq             134889                       # Transaction distribution
system.membus.trans_dist::WriteResp            134889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::CleanEvict              215                       # Transaction distribution
system.membus.trans_dist::ReadExReq               193                       # Transaction distribution
system.membus.trans_dist::ReadExResp              193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           361                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       698938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       698938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 711760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        69162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22365676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22365676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22449494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            355834                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000059                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  355813     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              355834                       # Request fanout histogram
system.membus.reqLayer6.occupancy           966090000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10885375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              474859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2096625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9088440                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1369982350                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       312832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       312832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       495874                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       495874                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8594                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1617412                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12010                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25752790                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2664641750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1790403                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          759                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.07                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2174469057                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1435138000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3318752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16593761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2489064                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3318752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25720329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3318752                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2489064                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5807816                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3318752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16593761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5807816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5807816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31528145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2489064                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5807816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8296880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2489064                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       855818                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3344882                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2489064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8296880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       855818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11641763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       219421                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       219421                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       130048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       130048                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       698938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22365676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       432384                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       432384    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       432384                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1046397250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1227140000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1628408611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      3318752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33187521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1664914885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33187521                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33238162                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     66425683                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1661596133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36556914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33187521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1731340568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26345472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15007744                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25100288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4665344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       468992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2992128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29868769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    889425573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    414844017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1334138360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511087829                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    759994240                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1271082069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29868769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1400513402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1174838257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2605220429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       742182                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68060                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         810242                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       742182                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       742182                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       742182                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68060                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        810242                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14076716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8340416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       219136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              219954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        50640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    710212958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       855818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1727436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             712846853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         878303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      3318752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    414844017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3318752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            422359824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         878303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      3369392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1125056975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3318752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       855818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1727436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1135206677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370747000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              400981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      219954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130319                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130319                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7087567325                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1098720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12855847325                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32253.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58503.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  193752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    389                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.881623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.704718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.450278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          487      2.05%      2.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627      2.64%      4.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          362      1.52%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          343      1.44%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          432      1.82%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          338      1.42%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          326      1.37%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          452      1.90%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20396     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     732.536667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    955.051177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            174     58.00%     58.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      1.33%     59.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41     13.67%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     23.67%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.33%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      2.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     434.436667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    124.332414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.955395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            148     49.33%     49.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      6.33%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.33%     57.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.33%     57.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.33%     57.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.67%     59.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.33%     59.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.33%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.33%     60.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.33%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          111     37.00%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14063616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8341184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14076716                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8340416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       712.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       422.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    712.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    422.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19747041250                       # Total gap between requests
system.mem_ctrls.avgGap                      56376.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14011520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8191040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 50640.138829940603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 709545318.018489360809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 855818.346225996269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1714472.540226469049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 965808.727764627198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 3318752.138358987402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 414795402.761596679688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3318752.138358987402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       219136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1392125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12813929325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18535850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21990025                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17041480500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    268127000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 383183808875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    423738500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69606.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69946.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41257.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62883691.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    261842.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2993623.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    413807.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11729205.675000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8185354.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           399710325                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       181149743.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     189051741.899990                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     129800019.674988                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     283410619.799998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1203037010.099993                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         60.921961                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14820784285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1068270000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3860835965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1062                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     35599991.290019                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    198437159.916912                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          531    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       628250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6801510875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18903595375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       121649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           121649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       121649                       # number of overall hits
system.cpu.icache.overall_hits::total          121649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9941875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9941875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       121878                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       121878                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       121878                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       121878                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001879                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001879                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001879                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001879                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9582125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9582125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9582125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9582125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001879                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001879                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001879                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001879                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.340611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.340611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.340611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.340611                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       121649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          121649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       121878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       121878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9582125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9582125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.340611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.340611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.674099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                  2204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.674099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            243985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           243985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144399                       # number of overall hits
system.cpu.dcache.overall_hits::total          144399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          722                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          722                       # number of overall misses
system.cpu.dcache.overall_misses::total           722                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53906375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53906375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53906375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53906375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145121                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004975                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74662.569252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74662.569252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74662.569252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74662.569252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40285125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40285125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40285125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40285125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72716.832130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72716.832130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72716.832130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72716.832130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.169916                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.169916                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26335625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26335625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72951.869806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72951.869806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          544                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          544                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71372.576177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71372.576177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.659926                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.659926                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27570750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27570750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76373.268698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76373.268698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4841                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4841                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14519625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14519625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75231.217617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75231.217617                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.812925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               433                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            357.642032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.812925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.847291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.847291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            581038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           581038                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25705106250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25705192500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    250                       # Simulator instruction rate (inst/s)
host_mem_usage                                8721992                       # Number of bytes of host memory used
host_op_rate                                      257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28526.12                       # Real time elapsed on the host
host_tick_rate                                 692252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7124603                       # Number of instructions simulated
sim_ops                                       7328503                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019747                       # Number of seconds simulated
sim_ticks                                 19747267500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.528855                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25432                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36059                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                532                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2995                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30247                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4987                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6273                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1286                       # Number of indirect misses.
system.cpu.branchPred.lookups                   57166                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9982                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          942                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      304891                       # Number of instructions committed
system.cpu.committedOps                        343776                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.428501                       # CPI: cycles per instruction
system.cpu.discardedOps                          9106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             169472                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81970                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            40922                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          902069                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225810                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      531                       # number of quiesce instructions executed
system.cpu.numCycles                          1350210                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       531                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  193472     56.28%     56.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.35%     56.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88289     25.68%     82.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 60822     17.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   343776                       # Class of committed instruction
system.cpu.quiesceCycles                     30245418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          448141                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              219965                       # Transaction distribution
system.membus.trans_dist::ReadResp             220556                       # Transaction distribution
system.membus.trans_dist::WriteReq             134889                       # Transaction distribution
system.membus.trans_dist::WriteResp            134889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus.trans_dist::CleanEvict              215                       # Transaction distribution
system.membus.trans_dist::ReadExReq               193                       # Transaction distribution
system.membus.trans_dist::ReadExResp              193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           362                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       698938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       698938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 711763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        69290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22365676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22365676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22449622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            355835                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000059                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  355814     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              355835                       # Request fanout histogram
system.membus.reqLayer6.occupancy           966096875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10885375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              474859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2096625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9094190                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1369982350                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       312832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       312832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       495874                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       495874                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8594                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1617412                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12010                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25752790                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2664641750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1790403                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          759                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.07                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2174469057                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1435138000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3318738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16593688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2489053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3318738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25720217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3318738                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2489053                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5807791                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3318738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16593688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5807791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5807791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31528008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2489053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5807791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8296844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2489053                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       855815                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3344868                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2489053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8296844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       855815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11641712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       219421                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       219421                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       130048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       130048                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       698938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22365676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       432384                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       432384    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       432384                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1046397250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1227140000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1628401499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      3318738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33187376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1664907613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33187376                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33238016                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     66425393                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1661588876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36556754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33187376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1731333006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26345472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15007744                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25100288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4665344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       468992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2992128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29868639                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    889421688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    414842205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1334132533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511085597                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    759990920                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1271076517                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29868639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1400507285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1174833126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2605209050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       742179                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68060                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         810239                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       742179                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       742179                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       742179                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68060                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        810239                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14076780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8340480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       219136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              219955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130320                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        50640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    710209856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       855815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1730670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             712846980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         881540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      3318738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    414842205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3318738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            422361220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         881540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      3369378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1125052061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3318738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       855815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1730670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1135208200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370747000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              400984                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      219955                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130320                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219955                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7087567325                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1098725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12855873575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32253.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58503.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  193752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    389                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.881623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.704718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.450278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          487      2.05%      2.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627      2.64%      4.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          362      1.52%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          343      1.44%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          432      1.82%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          338      1.42%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          326      1.37%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          452      1.90%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20396     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     732.536667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    955.051177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            174     58.00%     58.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      1.33%     59.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41     13.67%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     23.67%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.33%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      2.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     434.436667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    124.332414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.955395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            148     49.33%     49.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      6.33%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.33%     57.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.33%     57.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.33%     57.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.67%     59.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.33%     59.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.33%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.33%     60.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.33%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          111     37.00%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14063680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8341184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14076780                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8340480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       712.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       422.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    712.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    422.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19747302500                       # Total gap between requests
system.mem_ctrls.avgGap                      56376.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14011520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8191040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 50639.917649365925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 709542218.942443609238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 855814.608274284052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1717706.006666491972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 965804.509408706916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 3318737.643068844918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 414793591.062662243843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3318737.643068844918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       219136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1392125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12813929325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18535850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22016275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17041480500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    268127000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 383183808875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    423738500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69606.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69946.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41228.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62652501.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    261842.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2993623.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    413807.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11729205.675000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8185354.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        399712143.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       181149743.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     189051741.899990                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     129802351.012488                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     283410619.799998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1203041160.187493                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         60.921905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14820784285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1068270000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3860922215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1062                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     35599991.290019                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    198437159.916912                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          531    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       628250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6801597125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18903595375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       121661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           121661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       121661                       # number of overall hits
system.cpu.icache.overall_hits::total          121661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9941875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9941875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       121890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       121890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       121890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       121890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001879                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001879                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001879                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001879                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9582125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9582125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9582125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9582125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001879                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001879                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001879                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001879                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.340611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.340611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.340611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.340611                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       121661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          121661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       121890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       121890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9582125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9582125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.340611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.340611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.674118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2253436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5509.623472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.674118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            244009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           244009                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144403                       # number of overall hits
system.cpu.dcache.overall_hits::total          144403                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          723                       # number of overall misses
system.cpu.dcache.overall_misses::total           723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53967000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53967000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004982                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74643.153527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74643.153527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74643.153527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74643.153527                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.dcache.writebacks::total               272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40344000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40344000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40344000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40344000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11826375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003824                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72691.891892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72691.891892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72691.891892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72691.891892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.169916                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.169916                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26396250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26396250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72917.817680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72917.817680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          544                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          544                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25824375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25824375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11826375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71338.052486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71338.052486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.659926                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.659926                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27570750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27570750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76373.268698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76373.268698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4841                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4841                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14519625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14519625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75231.217617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75231.217617                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.813005                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              294679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.594808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.813005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.847291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.847291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            581059                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           581059                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25705192500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
