Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul  1 03:54:42 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             187 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                 |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | control_unit/E[0]                              | button_sync[1]/SR[0]                 |                6 |              8 |         1.33 |
|  Clk_IBUF_BUFG | Din_sync[1]/counter[0]_i_2__8_n_0              | Din_sync[1]/counter[0]_i_1__7_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[2]/counter[0]_i_2__7_n_0              | Din_sync[2]/counter[0]_i_1__6_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[3]/counter[0]_i_2__6_n_0              | Din_sync[3]/counter[0]_i_1__5_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[4]/counter[0]_i_2__5_n_0              | Din_sync[4]/counter[0]_i_1__4_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[5]/counter[0]_i_2__4_n_0              | Din_sync[5]/counter[0]_i_1__3_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[6]/counter[0]_i_2__3_n_0              | Din_sync[6]/counter[0]_i_1__2_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[7]/counter[0]_i_2__2_n_0              | Din_sync[7]/counter[0]_i_1__1_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[0]/counter[0]_i_2__1_n_0           | button_sync[0]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[1]/q_reg_0                         |                                      |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[1]/sel                             | button_sync[1]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[0]/counter[0]_i_2__9_n_0              | Din_sync[0]/counter[0]_i_1__8_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG |                                                | button_sync[1]/RLC_SH                |                5 |             17 |         3.40 |
|  Clk_IBUF_BUFG | control_unit/FSM_onehot_curr_state[18]_i_1_n_0 | button_sync[1]/RLC_SH                |                4 |             19 |         4.75 |
|  Clk_IBUF_BUFG |                                                |                                      |               18 |             31 |         1.72 |
+----------------+------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


