#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Dec 20 23:36:38 2025
# Process ID         : 727
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.200 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 19319 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_QPSK ]
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
execute_script: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8364.324 ; gain = 0.000 ; free physical = 11389 ; free virtual = 17424
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 8364.324 ; gain = 0.000 ; free physical = 11319 ; free virtual = 17368
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 8364.324 ; gain = 0.000 ; free physical = 11239 ; free virtual = 17291
create_fileset -simset sim_MIX
set_property SOURCE_SET sources_1 [get_filesets sim_MIX]
add_files -fileset sim_MIX -norecurse -scan_for_includes /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v
update_compile_order -fileset sim_MIX
set_property top tb_MIX [get_filesets sim_MIX]
set_property top_lib xil_defaultlib [get_filesets sim_MIX]
update_compile_order -fileset sim_MIX
current_fileset -simset [ get_filesets sim_MIX ]
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/sim/gardner_shift_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gardner_shift_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/sim/interp_smoothing_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interp_smoothing_filter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/sim/err_detect_QPSK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'err_detect_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/sim/err_detect_BPSK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'err_detect_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/sim/LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LPF'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/sim/Costas_LPF_shift_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Costas_LPF_shift_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/sim/Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/sim/NCO_DDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO_DDS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/sim/carrier_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrier_gen'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8500.883 ; gain = 0.000 ; free physical = 10550 ; free virtual = 16619
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8500.883 ; gain = 0.000 ; free physical = 10588 ; free virtual = 16658
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 8500.883 ; gain = 0.000 ; free physical = 10505 ; free virtual = 16590
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 33790 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:40 ; elapsed = 00:00:06 . Memory (MB): peak = 8500.883 ; gain = 0.000 ; free physical = 10560 ; free virtual = 16694
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 8500.883 ; gain = 0.000 ; free physical = 10541 ; free virtual = 16684
run all
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg}
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
add_files -fileset sim_MIX -norecurse /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
set_property xsim.view /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg [get_filesets sim_MIX]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 16560 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8539.555 ; gain = 0.000 ; free physical = 10582 ; free virtual = 16719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8586.387 ; gain = 0.000 ; free physical = 10499 ; free virtual = 16640
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8586.387 ; gain = 0.000 ; free physical = 10530 ; free virtual = 16671
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 8586.387 ; gain = 0.000 ; free physical = 10598 ; free virtual = 16757
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 37980 ms
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_QPSK ]
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8593.387 ; gain = 0.000 ; free physical = 10601 ; free virtual = 16743
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8593.387 ; gain = 0.000 ; free physical = 10593 ; free virtual = 16746
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 12630 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8643.391 ; gain = 0.000 ; free physical = 10532 ; free virtual = 16676
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8643.391 ; gain = 0.000 ; free physical = 10589 ; free virtual = 16732
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 8643.391 ; gain = 0.000 ; free physical = 10588 ; free virtual = 16734
run all
run: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:05 . Memory (MB): peak = 8643.391 ; gain = 0.000 ; free physical = 10576 ; free virtual = 16730
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 8643.391 ; gain = 0.000 ; free physical = 10559 ; free virtual = 16725
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 30570 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8732.387 ; gain = 0.000 ; free physical = 10469 ; free virtual = 16613
run all
run: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:08 . Memory (MB): peak = 8732.387 ; gain = 0.000 ; free physical = 10563 ; free virtual = 16714
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_BPSK ]
launch_simulation -simset [get_filesets sim_BPSK ]
Command: launch_simulation  -simset sim_BPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_BPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_BPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BPSK' in fileset 'sim_BPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_BPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xvlog --incr --relax -prj tb_BPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BPSK
xvhdl --incr --relax -prj tb_BPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_BPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BPSK_behav -key {Behavioral:sim_BPSK:Functional:tb_BPSK} -tclbatch {tb_BPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg
source tb_BPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/BPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8737.379 ; gain = 0.000 ; free physical = 10529 ; free virtual = 16686
run all
run: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:07 . Memory (MB): peak = 8737.379 ; gain = 0.000 ; free physical = 10514 ; free virtual = 16679
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
current_fileset -simset [ get_filesets sim_QPSK ]
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8756.383 ; gain = 0.000 ; free physical = 10545 ; free virtual = 16703
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8756.383 ; gain = 0.000 ; free physical = 10462 ; free virtual = 16619
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 8756.383 ; gain = 0.000 ; free physical = 10502 ; free virtual = 16668
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8939.453 ; gain = 0.000 ; free physical = 10488 ; free virtual = 16646
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 8939.453 ; gain = 0.000 ; free physical = 10486 ; free virtual = 16648
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8998.461 ; gain = 0.000 ; free physical = 10370 ; free virtual = 16530
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 8998.461 ; gain = 0.000 ; free physical = 10472 ; free virtual = 16635
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8998.461 ; gain = 0.000 ; free physical = 10201 ; free virtual = 16360
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_MIX ]
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 10359 ; free virtual = 16517
run all
run all
run: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:06 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 10443 ; free virtual = 16607
run all
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 13760 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 10430 ; free virtual = 16588
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16579
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 11148 ; free virtual = 16605
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 48350 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:52 ; elapsed = 00:00:06 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 11586 ; free virtual = 16588
run all
run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:09 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 11580 ; free virtual = 16589
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 10010 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 12117 ; free virtual = 16579
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 9187.535 ; gain = 0.000 ; free physical = 12099 ; free virtual = 16579
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 37760 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9542.664 ; gain = 0.000 ; free physical = 11503 ; free virtual = 15742
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 9542.664 ; gain = 0.000 ; free physical = 11473 ; free virtual = 15730
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 39100 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 9542.664 ; gain = 0.000 ; free physical = 11497 ; free virtual = 15749
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 9542.664 ; gain = 0.000 ; free physical = 11487 ; free virtual = 15753
run all
run: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:09 . Memory (MB): peak = 9542.664 ; gain = 0.000 ; free physical = 11501 ; free virtual = 15778
run all
run: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:10 . Memory (MB): peak = 9542.664 ; gain = 0.000 ; free physical = 11495 ; free virtual = 15776
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 40520 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 12213 ; free virtual = 15727
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 12145 ; free virtual = 15671
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 12144 ; free virtual = 15687
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 29190 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 12430 ; free virtual = 15713
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 12299 ; free virtual = 15585
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 12271 ; free virtual = 15652
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 13910 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13504 ; free virtual = 15659
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13504 ; free virtual = 15659
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13473 ; free virtual = 15631
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13464 ; free virtual = 15635
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 15960 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13461 ; free virtual = 15661
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13431 ; free virtual = 15630
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 9860.785 ; gain = 0.000 ; free physical = 13422 ; free virtual = 15628
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 12520 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13027 ; free virtual = 15483
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13084 ; free virtual = 15550
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13060 ; free virtual = 15547
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 29310 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13150 ; free virtual = 15574
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13150 ; free virtual = 15574
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:43 ; elapsed = 00:00:09 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13055 ; free virtual = 15480
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 9904.215 ; gain = 0.000 ; free physical = 13112 ; free virtual = 15544
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 13940 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9954.664 ; gain = 0.000 ; free physical = 13063 ; free virtual = 15480
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 9954.664 ; gain = 0.000 ; free physical = 13043 ; free virtual = 15475
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 25740 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 9954.664 ; gain = 0.000 ; free physical = 12959 ; free virtual = 15381
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 9954.664 ; gain = 0.000 ; free physical = 13023 ; free virtual = 15458
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 20970 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 10088.719 ; gain = 0.000 ; free physical = 13080 ; free virtual = 15490
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 10088.719 ; gain = 0.000 ; free physical = 12942 ; free virtual = 15353
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 10088.719 ; gain = 0.000 ; free physical = 13012 ; free virtual = 15439
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 28340 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 10088.719 ; gain = 0.000 ; free physical = 13001 ; free virtual = 15425
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 10088.719 ; gain = 0.000 ; free physical = 12979 ; free virtual = 15419
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 28280 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 10092.703 ; gain = 0.000 ; free physical = 12946 ; free virtual = 15375
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 10092.703 ; gain = 0.000 ; free physical = 12810 ; free virtual = 15259
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 26010 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 10314.801 ; gain = 0.000 ; free physical = 12789 ; free virtual = 15225
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 10314.801 ; gain = 0.000 ; free physical = 12879 ; free virtual = 15332
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 28460 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 10314.801 ; gain = 0.000 ; free physical = 12803 ; free virtual = 15247
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 10314.801 ; gain = 0.000 ; free physical = 12877 ; free virtual = 15336
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281728 KB (Peak: 330928 KB), Simulation CPU Usage: 26790 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
ERROR: [VRFC 10-4982] syntax error near 'reg' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:51]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'reg' used in incorrect context [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:51]
ERROR: [VRFC 10-4982] syntax error near '}' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:57]
ERROR: [VRFC 10-2939] 'typedef' is an unknown type [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:51]
ERROR: [VRFC 10-2939] 'state_t' is an unknown type [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:59]
ERROR: [VRFC 10-2989] 'ST_IDLE' is not declared [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:71]
ERROR: [VRFC 10-2989] 'ST_IDLE' is not declared [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:79]
ERROR: [VRFC 10-2989] 'ST_IDLE' is not declared [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:83]
ERROR: [VRFC 10-2989] 'ST_IDLE' is not declared [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:87]
ERROR: [VRFC 10-2989] 'ST_IDLE' is not declared [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:88]
ERROR: [VRFC 10-2989] 'ST_IDLE' is not declared [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:126]
ERROR: [VRFC 10-8530] module 'Depacketizer' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 10790.004 ; gain = 0.000 ; free physical = 12717 ; free virtual = 15330
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
WARNING: Simulation object /tb_MIX/inst_Rx/u_Depacketizer/cnt_HDR was not found in the design.
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 10790.004 ; gain = 0.000 ; free physical = 12571 ; free virtual = 15197
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 10790.004 ; gain = 0.000 ; free physical = 12635 ; free virtual = 15278
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281712 KB (Peak: 330912 KB), Simulation CPU Usage: 28210 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
WARNING: Simulation object /tb_MIX/inst_Rx/u_Depacketizer/cnt_HDR was not found in the design.
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 10790.004 ; gain = 0.000 ; free physical = 12534 ; free virtual = 15084
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 10790.004 ; gain = 0.000 ; free physical = 12655 ; free virtual = 15226
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281716 KB (Peak: 330916 KB), Simulation CPU Usage: 40460 ms
Command: launch_simulation -step compile -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_MIX -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 11381.195 ; gain = 0.000 ; free physical = 12815 ; free virtual = 14975
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 11381.195 ; gain = 0.000 ; free physical = 12815 ; free virtual = 14975
Time resolution is 1 ps
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
relaunch_sim: Time (s): cpu = 00:00:56 ; elapsed = 00:00:10 . Memory (MB): peak = 11381.195 ; gain = 0.000 ; free physical = 12820 ; free virtual = 14983
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 11381.195 ; gain = 0.000 ; free physical = 12819 ; free virtual = 14989
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
