// Seed: 511232489
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4
);
  assign id_2[1] = id_1;
  type_12 id_5 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(id_1)
  );
  assign id_0 = id_3;
  logic id_6;
  logic id_7;
  logic id_8;
endmodule
