<?xml version="1.0" ?>
<rvx>
	<def_interface>
		<name>olede</name>
		<role>sender</role>
		<signal>
			<name>dcsel</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>vbat</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>vdd</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>i2c</name>
		<role>sender</role>
		<signal>
			<name>clk_od</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_in</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>data_od</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>data_out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>data_in</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<tristate_info>
			<id>clk</id>
			<library_name>tristate_od</library_name>
		</tristate_info>
		<tristate_info>
			<id>data</id>
			<library_name>tristate_od</library_name>
		</tristate_info>
	</def_interface>
	<def_interface>
		<name>axi</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value type="dec">32</value>
			<range type="text">32,64,128</range>
		</def_parameter>
		<def_parameter>
			<name>bw_tid</name>
			<value type="dec">4</value>
			<range type="text">1~16</range>
		</def_parameter>
		<signal>
			<name>xawready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xawvalid</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xawaddr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xawid</name>
			<width type="text">bw_tid</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xawlen</name>
			<width type="text">8</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xawsize</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xawburst</name>
			<width type="text">2</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xwready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xwvalid</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xwid</name>
			<width type="text">bw_tid</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xwdata</name>
			<width type="text">bw_data</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xwstrb</name>
			<width type="text">bw_data/8</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xwlast</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xbready</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xbvalid</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xbid</name>
			<width type="text">bw_tid</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xbresp</name>
			<width type="text">2</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xarready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xarvalid</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xaraddr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xarid</name>
			<width type="text">bw_tid</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xarlen</name>
			<width type="text">8</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xarsize</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xarburst</name>
			<width type="text">2</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xrready</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>xrvalid</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xrid</name>
			<width type="text">bw_tid</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xrdata</name>
			<width type="text">bw_data</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xrlast</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>xrresp</name>
			<width type="text">2</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>wifie</name>
		<role>sender</role>
		<signal>
			<name>itr</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>wp</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hibernate</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>uart</name>
		<role>both</role>
		<signal>
			<name>tx</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rx</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>svri_single</name>
		<role>sender</role>
		<signal>
			<name>link</name>
			<width type="text">`BW_SVRING_LINK</width>
			<port>output</port>
		</signal>
		<signal>
			<name>ack</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>svri</name>
		<role>both</role>
		<signal>
			<name>rlink</name>
			<width type="text">`BW_SVRING_LINK</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rack</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>slink</name>
			<width type="text">`BW_SVRING_LINK</width>
			<port>output</port>
		</signal>
		<signal>
			<name>sack</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>jtag</name>
		<role>receiver</role>
		<signal>
			<name>tck</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>trstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tms</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tdi</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tdo</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>apb</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value type="dec">32</value>
			<range type="text">32,64,128</range>
		</def_parameter>
		<signal>
			<name>psel</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>penable</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>pwrite</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>paddr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>pwdata</name>
			<width type="text">bw_data</width>
			<port>output</port>
		</signal>
		<signal>
			<name>pready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>prdata</name>
			<width type="text">bw_data</width>
			<port>input</port>
		</signal>
		<signal>
			<name>pslverr</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>apb_alone</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value type="dec">32</value>
			<range type="text">32,64,128</range>
		</def_parameter>
		<signal>
			<name>psel</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>penable</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>pwrite</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>paddr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>pwdata</name>
			<width type="text">bw_data</width>
			<port>output</port>
		</signal>
		<signal>
			<name>pready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>prdata</name>
			<width type="text">bw_data</width>
			<port>input</port>
		</signal>
		<signal>
			<name>pslverr</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>fni</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_phit</name>
			<value type="dec">8</value>
		</def_parameter>
		<signal>
			<name>fni_link</name>
			<width type="text">`BW_FNI_LINK(bw_phit)</width>
			<port>output</port>
		</signal>
		<signal>
			<name>fni_ready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>bni</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_phit</name>
			<value type="dec">8</value>
		</def_parameter>
		<signal>
			<name>bni_link</name>
			<width type="text">`BW_BNI_LINK(bw_phit)</width>
			<port>output</port>
		</signal>
		<signal>
			<name>bni_ready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>ni</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_fwn_phit</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>bw_bwn_phit</name>
			<value type="dec">8</value>
		</def_parameter>
		<signal>
			<name>fni_link</name>
			<width type="text">`BW_FNI_LINK(bw_fni_phit)</width>
			<port>output</port>
		</signal>
		<signal>
			<name>fni_ready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>bni_link</name>
			<width type="text">`BW_BNI_LINK(bw_bni_phit)</width>
			<port>input</port>
		</signal>
		<signal>
			<name>bni_ready</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>spi</name>
		<role>sender</role>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>cs</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>dq0</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>dq1</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>aioif</name>
		<role>sender</role>
		<signal>
			<name>dq0_od</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>dq0_out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>dq0_in</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>dq1_od</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>dq1_out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>dq1_in</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<tristate_info>
			<id>dq0</id>
			<library_name>tristate_od</library_name>
		</tristate_info>
		<tristate_info>
			<id>dq1</id>
			<library_name>tristate_od</library_name>
		</tristate_info>
	</def_interface>
	<def_interface>
		<name>pc</name>
		<role>sender</role>
		<signal>
			<name>pc</name>
			<width type="dec">32</width>
			<port>output</port>
		</signal>
		<signal>
			<name>inst</name>
			<width type="dec">32</width>
			<port>output</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>tristate_oe</name>
		<role>sender</role>
		<signal>
			<name>oe</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>in</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>tristate_od</name>
		<role>sender</role>
		<signal>
			<name>od</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>in</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>ahb_common</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value type="dec">32</value>
			<range type="text">32,64,128</range>
		</def_parameter>
		<signal>
			<name>addr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>burst</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>masterlock</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>prot</name>
			<width type="text">4</width>
			<port>output</port>
		</signal>
		<signal>
			<name>size</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>trans</name>
			<width type="text">2</width>
			<port>output</port>
		</signal>
		<signal>
			<name>write</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>wdata</name>
			<width type="text">bw_data</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rdata</name>
			<width type="text">bw_data</width>
			<port>input</port>
		</signal>
		<signal>
			<name>resp</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>ahbm</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value type="dec">32</value>
			<range type="text">32,64,128</range>
		</def_parameter>
		<signal>
			<name>hready</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>haddr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hburst</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hmasterlock</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hprot</name>
			<width type="text">4</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hsize</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>htrans</name>
			<width type="text">2</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hwrite</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hwdata</name>
			<width type="text">bw_data</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hrdata</name>
			<width type="text">bw_data</width>
			<port>input</port>
		</signal>
		<signal>
			<name>hresp</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<def_interface>
		<name>ahbs</name>
		<role>sender</role>
		<def_parameter>
			<name>bw_addr</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>bw_data</name>
			<value type="dec">32</value>
			<range type="text">32,64,128</range>
		</def_parameter>
		<signal>
			<name>hsel</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hready</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hreadyout</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>haddr</name>
			<width type="text">bw_addr</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hburst</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hmasterlock</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hprot</name>
			<width type="text">4</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hsize</name>
			<width type="text">3</width>
			<port>output</port>
		</signal>
		<signal>
			<name>htrans</name>
			<width type="text">2</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hwrite</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hwdata</name>
			<width type="text">bw_data</width>
			<port>output</port>
		</signal>
		<signal>
			<name>hrdata</name>
			<width type="text">bw_data</width>
			<port>input</port>
		</signal>
		<signal>
			<name>hresp</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
	</def_interface>
	<dec_ip>
		<name>sni_ahbs_asynch</name>
		<hdl_name>MUNOC_AHB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_slave</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_slave</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>not_used</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_network</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<reset_property>
			<id>rstnn_slave</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
			<name>autoname_0</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>ahbs</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk_slave</sync>
			<init>rstnn_slave</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<type>pcore_sub</type>
		<name>rvc_orca_cache_sub</name>
		<hdl_name>RVC_ORCA_CACHE</hdl_name>
		<def_parameter>
			<name>RESET_VECTOR</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>ENABLE_EXCEPTIONS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>ENABLE_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>interrupt_vector</name>
			<width type="text">NUM_INTERRUPTS</width>
			<port>input</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<signal>
			<name>interrupt_out</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>core_interrupt_group</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_1</name>
		</core>
		<interface>
			<name>inst</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:inst</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data_c</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_c</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data_uc</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_uc</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>tick_generator</name>
		<hdl_name>ERVP_TICK_GENERATOR</hdl_name>
		<def_parameter>
			<name>CLK_HZ</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_system</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tick_1us</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>tick_1us</comm_type>
		</signal>
		<signal>
			<name>tick_62d5ms</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>tick_62d5ms</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_2</name>
		</core>
	</dec_ip>
	<dec_ip>
		<name>user_gpio</name>
		<hdl_name>USER_IP</hdl_name>
		<interface>
			<name>slave</name>
			<hdl_prefix/>
			<library_name>tristate_od</library_name>
			<role>receiver</role>
			<comm_type>gpio</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<user_dependent/>
	</dec_ip>
	<dec_ip>
		<name>aioifm</name>
		<hdl_name>ERVP_AIOIF</hdl_name>
		<def_parameter>
			<name>NUM_AIOIF</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>aioif_cfg_list</name>
			<width type="dec">32</width>
			<port>input</port>
			<comm_type>aioif_cfg_list</comm_type>
		</signal>
		<interface>
			<name>spi</name>
			<library_name>spi</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<array type="text">NUM_AIOIF</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>uart</name>
			<library_name>uart</library_name>
			<role>both</role>
			<comm_type>special</comm_type>
			<array type="text">NUM_AIOIF</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>i2c</name>
			<library_name>i2c</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<array type="text">NUM_AIOIF</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>aioif</name>
			<library_name>aioif</library_name>
			<role>sender</role>
			<comm_type>aioif</comm_type>
			<array type="text">NUM_AIOIF</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>gpio</name>
			<library_name>tristate_od</library_name>
			<role>receiver</role>
			<array type="text">(NUM_AIOIF*2)</array>
			<comm_type>special</comm_type>
			<sync>None</sync>
			<init>None</init>
			<tristate_info>
				<id/>
				<library_name>tristate_od</library_name>
			</tristate_info>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>mni_ahbm_synch</name>
		<hdl_name>MUNOC_AHB_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>comm_disable_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_3</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>ahbm</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk</sync>
			<init>rstnn</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>hbc1_tx</name>
		<hdl_name>ERVP_HBC1_TX</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_hbc1_tx</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>hbc1_tx_data</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>external</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_4</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">2**8</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>slide_switch</name>
		<hdl_name>ERVP_SLIDE_SWITCH</hdl_name>
		<def_parameter>
			<name>NUM_SWITCH</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>switch_slide</name>
			<width type="dec">1</width>
			<port>input</port>
			<array type="text">NUM_SWITCH</array>
			<comm_type>external</comm_type>
		</signal>
		<interface>
			<name>gpio</name>
			<library_name>tristate_od</library_name>
			<role>receiver</role>
			<array type="text">NUM_SWITCH</array>
			<comm_type>special</comm_type>
			<sync>None</sync>
			<init>None</init>
			<tristate_info>
				<id/>
				<library_name>tristate_od</library_name>
			</tristate_info>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_uart</name>
		<hdl_name>USER_IP</hdl_name>
		<interface>
			<name>slave</name>
			<hdl_prefix/>
			<library_name>uart</library_name>
			<role>receiver</role>
			<comm_type>uart</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<user_dependent/>
	</dec_ip>
	<dec_ip>
		<name>plic</name>
		<hdl_name>FRVP_PLIC</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_UART</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_SPI</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_I2C</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_GPIO</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_local_access</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>uart_interrupts</name>
			<width type="dec">32</width>
			<port>input</port>
			<comm_type>uart_interrupts</comm_type>
		</signal>
		<signal>
			<name>spi_interrupt</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>spi_interrupts</comm_type>
		</signal>
		<signal>
			<name>i2c_interrupts</name>
			<width type="dec">32</width>
			<port>input</port>
			<comm_type>i2c_interrupts</comm_type>
		</signal>
		<signal>
			<name>gpio_interrupts</name>
			<width type="dec">32</width>
			<port>input</port>
			<comm_type>gpio_interrupts</comm_type>
		</signal>
		<signal>
			<name>wifi_interrupt</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>wifi_interrupts</comm_type>
		</signal>
		<signal>
			<name>hbc1_interrupt</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>hbc1_rx_interrupts</comm_type>
		</signal>
		<signal>
			<name>user_interrupts</name>
			<width type="dec">32</width>
			<port>input</port>
		</signal>
		<signal>
			<name>plic_interrupt</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>plic_interrupts</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_5</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">2**27</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>common_peri_group</name>
		<hdl_name>ERVP_COMMON_PERI_GROUP</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_LOCK</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_AUTO_ID</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_GLOBAL_TAG</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_system</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>lock_status_list</name>
			<width type="text">NUM_LOCK</width>
			<port>output</port>
			<comm_type>lock_status_list</comm_type>
		</signal>
		<signal>
			<name>real_clock</name>
			<width type="dec">64</width>
			<port>input</port>
			<comm_type>real_clock</comm_type>
		</signal>
		<signal>
			<name>global_tag_list</name>
			<width type="text">NUM_GLOBAL_TAG</width>
			<port>output</port>
			<comm_type>global_tag_list</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_6</name>
		</core>
		<interface>
			<name>no_name</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">2**16</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>inter_router_fifo_asynch</name>
		<hdl_name>MUNOC_INTER_ROUTER_FIFO_ASYNCH</hdl_name>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<signal>
			<name>clk_rch</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_sch</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<interface>
			<name>ni_slave</name>
			<library_name>ni</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_rch</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>ni_master</name>
			<library_name>ni</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>special</comm_type>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_sch</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>default_slave</name>
		<hdl_name>MUNOC_DEFAULT_SNIM</hdl_name>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>USE_JTAG_INTERFACE</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>USE_SW_INTERFACE</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>NOC_CONTROLLER_BASEADDR</name>
			<value type="dec">0</value>
		</def_parameter>
		<signal>
			<name>clk_network</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_debug</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_system_debug</comm_type>
		</signal>
		<signal>
			<name>rstnn_debug</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>not_used</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_network</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>
		<reset_property>
			<id>rstnn_debug</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>
		<core>
			<sync>clk_debug</sync>
			<init>rstnn_debug</init>
			<name>autoname_7</name>
		</core>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<hdl_prefix/>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x1000</size>
			</memorymap>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
		</interface>
		<interface>
			<name>debug</name>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>noc_debug</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk_debug</sync>
			<init>rstnn_debug</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>led_checker</name>
		<hdl_name>ERVP_LED_CHECKER</hdl_name>
		<def_parameter>
			<name>NUM_LED</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_system_external</comm_type>
		</signal>
		<signal>
			<name>tick_62d5ms</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>tick_62d5ms</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>app_finished</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>app_finished</comm_type>
		</signal>
		<signal>
			<name>led</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>external</comm_type>
			<array type="text">NUM_LED</array>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>
	</dec_ip>
	<dec_ip>
		<name>fuse_box</name>
		<hdl_name>ERVP_FUSE_BOX</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CORE</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CLK_PREDEFINED</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CLK_USER</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_system</comm_type>
		</signal>
		<signal>
			<name>global_rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>core_clk_list</name>
			<width type="text">NUM_CORE</width>
			<port>input</port>
		</signal>
		<signal>
			<name>core_gclk_list</name>
			<width type="text">NUM_CORE</width>
			<port>output</port>
		</signal>
		<signal>
			<name>core_comm_disable_list</name>
			<width type="text">NUM_CORE</width>
			<port>output</port>
		</signal>
		<signal>
			<name>predefined_clk_list</name>
			<width type="text">NUM_CLK_PREDEFINED</width>
			<port>input</port>
		</signal>
		<signal>
			<name>predefined_gclk_list</name>
			<width type="text">NUM_CLK_PREDEFINED</width>
			<port>output</port>
		</signal>
		<signal>
			<name>predefined_comm_disable_list</name>
			<width type="text">NUM_CLK_PREDEFINED</width>
			<port>output</port>
		</signal>
		<signal>
			<name>user_clk_list</name>
			<width type="text">NUM_CLK_USER</width>
			<port>input</port>
		</signal>
		<signal>
			<name>user_gclk_list</name>
			<width type="text">NUM_CLK_USER</width>
			<port>output</port>
		</signal>
		<signal>
			<name>user_comm_disable_list</name>
			<width type="text">NUM_CLK_USER</width>
			<port>output</port>
		</signal>
		<signal>
			<name>core_interrupt</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>core_interrupt_group</comm_type>
			<array type="text">NUM_CORE</array>
		</signal>
		<signal>
			<name>delay_notice</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>delay_notice_group</comm_type>
			<array type="text">NUM_CORE</array>
		</signal>
		<signal>
			<name>wakeup_from_signal</name>
			<width type="dec">1</width>
			<port>input</port>
			<user_dependent/>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>0</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_8</name>
		</core>
		<interface>
			<name>control</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x100</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>fast_dram</name>
		<hdl_name>ERVP_FAST_DRAM</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">128</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="dec">16</value>
		</def_parameter>
		<imp_dependent/>
		<signal>
			<name>clk_ref</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_dram_ref</comm_type>
		</signal>
		<signal>
			<name>clk_sys</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_dram_sys</comm_type>
		</signal>
		<signal>
			<name>rstnn_sys</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>
		<signal>
			<name>clk_dram_if</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>clk_dram_if</comm_type>
		</signal>
		<signal>
			<name>rstnn_dram_if</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>initialized</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>init</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_dram_if</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>
		<core>
			<sync>clk_sys</sync>
			<init>rstnn_sys</init>
			<name>autoname_9</name>
		</core>
		<interface>
			<name>no_name</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x40000000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk_dram_if</sync>
			<init>rstnn_dram_if</init>
		</interface>
		<included_port>fast_dram_cell</included_port>
	</dec_ip>
	<dec_ip>
		<name>mni_axi_synch</name>
		<hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_MASTER_TID</name>
			<value type="dec">4</value>
		</def_parameter>
		<def_parameter>
			<name>CHECK_WID</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>LOCAL_ENABLE</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>LOCAL_UPPER_ADDR</name>
			<value type="dec">0</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>comm_disable_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_10</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>axi</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk</sync>
			<init>rstnn</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_MASTER_TID</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>local</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<comm_type>not_used</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>inter_router_fifo</name>
		<hdl_name>MUNOC_INTER_ROUTER_FIFO</hdl_name>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<interface>
			<name>ni_slave</name>
			<library_name>ni</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>ni_master</name>
			<library_name>ni</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>special</comm_type>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>jpeg_encoder</name>
		<hdl_name>ERVP_JPEG_ENCODER</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">64</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="dec">4</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_core</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_axi</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn_axi</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>rstnn_noc</comm_type>
		</signal>
		<signal>
			<name>clk_ahb</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn_ahb</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>rstnn_noc</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_11</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk_axi</sync>
			<init>rstnn_axi</init>
		</interface>
		<interface>
			<name>slave</name>
			<library_name>ahbs</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x1000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk_ahb</sync>
			<init>rstnn_ahb</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_spi</name>
		<hdl_name>USER_IP</hdl_name>
		<interface>
			<name>slave</name>
			<hdl_prefix/>
			<library_name>spi</library_name>
			<role>receiver</role>
			<comm_type>spi</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<user_dependent/>
	</dec_ip>
	<dec_ip>
		<name>sni_axi_synch</name>
		<hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_SLAVE_TID</name>
			<value type="dec">4</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>comm_disable_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_12</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk</sync>
			<init>rstnn</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_SLAVE_TID</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>platform_controller</name>
		<hdl_name>ERVP_PLATFORM_CONTROLLER</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_RESET</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_AUTO_RESET</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_EXTERNAL</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CORE</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_system_debug</comm_type>
		</signal>
		<signal>
			<name>external_rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external_rstnn</comm_type>
		</signal>
		<signal>
			<name>global_rstnn</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>global_rstnn</comm_type>
		</signal>
		<signal>
			<name>global_rstpp</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>global_rstpp</comm_type>
		</signal>
		<signal>
			<name>rstnn_seqeunce</name>
			<width type="text">NUM_RESET</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstpp_seqeunce</name>
			<width type="text">NUM_RESET</width>
			<port>output</port>
		</signal>
		<signal>
			<name>boot_mode</name>
			<width type="text">`BW_BOOT_MODE</width>
			<port>input</port>
			<comm_type>boot_mode</comm_type>
		</signal>
		<signal>
			<name>jtag_select</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>jtag_select</comm_type>
		</signal>
		<signal>
			<name>initialized</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>init</comm_type>
		</signal>
		<signal>
			<name>app_finished</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>app_finished</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>external_rstnn</init>
			<name>autoname_13</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>ahbm</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>no_name</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">2**18</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pjtag</name>
			<library_name>jtag</library_name>
			<role>receiver</role>
			<comm_type>external</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>noc_debug</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<comm_type>noc_debug</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
			<array type="text">NUM_CORE</array>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>tristate_buffer_oe</name>
		<hdl_name>TRISTATE_BUFFER_OE</hdl_name>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<imp_dependent/>
		<interface>
			<name>receiver</name>
			<library_name>tristate_oe</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<sync>None</sync>
			<init>None</init>
			<array type="text">BW_DATA</array>
		</interface>
		<signal>
			<name>inout_port</name>
			<width type="dec">1</width>
			<port>inout</port>
			<array type="text">BW_DATA</array>
		</signal>
	</dec_ip>
	<dec_ip>
		<name>tristate_buffer_od</name>
		<hdl_name>TRISTATE_BUFFER_OD</hdl_name>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<imp_dependent/>
		<interface>
			<name>receiver</name>
			<library_name>tristate_od</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<sync>None</sync>
			<init>None</init>
			<array type="text">BW_DATA</array>
		</interface>
		<signal>
			<name>inout_port</name>
			<width type="dec">1</width>
			<port>inout</port>
			<array type="text">BW_DATA</array>
		</signal>
	</dec_ip>
	<dec_ip>
		<name>mni_ahbm_asynch</name>
		<hdl_name>MUNOC_AHB_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_master</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_master</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>not_used</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_network</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<reset_property>
			<id>rstnn_master</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
			<name>autoname_14</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>ahbm</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk_master</sync>
			<init>rstnn_master</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>clock_gate</name>
		<hdl_name>ERVP_CLOCK_GATE</hdl_name>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>enable</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>gclk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_15</name>
		</core>
	</dec_ip>
	<dec_ip>
		<name>sni_axi_asynch</name>
		<hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_SLAVE_TID</name>
			<value type="dec">4</value>
		</def_parameter>
		<signal>
			<name>clk_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_slave</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_slave</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>not_used</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_network</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<reset_property>
			<id>rstnn_slave</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
			<name>autoname_16</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk_slave</sync>
			<init>rstnn_slave</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_SLAVE_TID</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>external_peri_group</name>
		<hdl_name>ERVP_EXTERNAL_PERI_GROUP</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_UART</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_SPI</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_I2C</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_GPIO</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_system_external</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>uart_interrupts</name>
			<width type="dec">32</width>
			<port>output</port>
			<comm_type>uart_interrupts</comm_type>
		</signal>
		<signal>
			<name>spi_interrupt</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>spi_interrupts</comm_type>
		</signal>
		<signal>
			<name>i2c_interrupts</name>
			<width type="dec">32</width>
			<port>output</port>
			<comm_type>i2c_interrupts</comm_type>
		</signal>
		<signal>
			<name>gpio_interrupts</name>
			<width type="dec">32</width>
			<port>output</port>
			<comm_type>gpio_interrupts</comm_type>
		</signal>
		<signal>
			<name>wifi_interrupt</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>wifi_interrupts</comm_type>
		</signal>
		<signal>
			<name>aioif_cfg_list</name>
			<width type="dec">32</width>
			<port>output</port>
			<comm_type>aioif_cfg_list</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_17</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">2**16</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>uart</name>
			<library_name>uart</library_name>
			<role>both</role>
			<comm_type>uart</comm_type>
			<array type="text">NUM_UART</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>spi</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<comm_type>spi</comm_type>
			<array type="text">NUM_SPI</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>i2c</name>
			<library_name>i2c</library_name>
			<role>sender</role>
			<comm_type>i2c</comm_type>
			<array type="text">NUM_I2C</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>olede</name>
			<library_name>olede</library_name>
			<role>sender</role>
			<hdl_prefix>oled_</hdl_prefix>
			<comm_type>external</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>wifie</name>
			<library_name>wifie</library_name>
			<role>sender</role>
			<hdl_prefix>wifi_</hdl_prefix>
			<comm_type>not_used</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>gpio</name>
			<library_name>tristate_od</library_name>
			<role>sender</role>
			<array type="text">NUM_GPIO</array>
			<comm_type>gpio</comm_type>
			<sync>None</sync>
			<init>None</init>
			<tristate_info>
				<id/>
				<library_name>tristate_od</library_name>
			</tristate_info>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>hbc1_rx</name>
		<hdl_name>ERVP_HBC1_RX</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_hbc1_rx</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>hbc1_rx_data</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external</comm_type>
		</signal>
		<signal>
			<name>interrupt_hbc1_rx</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>hbc1_rx_interrupts</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_18</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">2**8</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>sni_apb_synch</name>
		<hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>comm_disable_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_19</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk</sync>
			<init>rstnn</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>slow_dram</name>
		<hdl_name>ERVP_SLOW_DRAM</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="dec">16</value>
		</def_parameter>
		<imp_dependent/>
		<signal>
			<name>clk_ref</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_dram_ref</comm_type>
		</signal>
		<signal>
			<name>clk_sys</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_dram_sys</comm_type>
		</signal>
		<signal>
			<name>rstnn_sys</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>
		<signal>
			<name>clk_dram_if</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>clk_dram_if</comm_type>
		</signal>
		<signal>
			<name>rstnn_dram_if</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>initialized</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>init</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_dram_if</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>
		<core>
			<sync>clk_sys</sync>
			<init>rstnn_sys</init>
			<name>autoname_20</name>
		</core>
		<interface>
			<name>no_name</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x40000000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk_dram_if</sync>
			<init>rstnn_dram_if</init>
		</interface>
		<included_port>slow_dram_cell</included_port>
	</dec_ip>
	<dec_ip>
		<name>clock_pll</name>
		<hdl_name>CLOCK_PLL</hdl_name>
		<imp_dependent/>
		<signal>
			<name>external_clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external</comm_type>
		</signal>
	</dec_ip>
	<dec_ip>
		<name>apb_dummy_slave</name>
		<hdl_name>ERVP_APB_DUMMY_SLAVE</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>READY</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>ERROR</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>special</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>5</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_21</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>jpegls_encoder</name>
		<hdl_name>ERVP_JPEGLS_ENCODER</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="dec">4</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_core</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_axi</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn_axi</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>rstnn_noc</comm_type>
		</signal>
		<signal>
			<name>clk_apb</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn_apb</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>rstnn_noc</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_22</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk_axi</sync>
			<init>rstnn_axi</init>
		</interface>
		<interface>
			<name>slave</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x1000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk_apb</sync>
			<init>rstnn_apb</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>router</name>
		<hdl_name>MUNOC_NETWORK_DUAL_ROUTER</hdl_name>
		<def_parameter>
			<name>ROUTER_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_MASTER</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_SLAVE</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_23</name>
		</core>
		<interface>
			<name>ni_slave</name>
			<library_name>ni</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
			<array type="text">NUM_MASTER</array>
		</interface>
		<interface>
			<name>ni_master</name>
			<library_name>ni</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
			<array type="text">NUM_SLAVE</array>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>sni_ahbs_synch</name>
		<hdl_name>MUNOC_AHB_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>comm_disable_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_24</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>ahbs</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk</sync>
			<init>rstnn</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>apb_bus</name>
		<hdl_name>ERVP_APB_BUS</hdl_name>
		<def_parameter>
			<name>NUM_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>SEL_UPPER_INDEX</name>
			<value type="dec">31</value>
		</def_parameter>
		<def_parameter>
			<name>BW_SEL_INDEX</name>
			<value type="dec">4</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_system</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_25</name>
		</core>
		<interface>
			<name>no_name</name>
			<library_name>apb</library_name>
			<role>receiver</role>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>master</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<array type="text">NUM_DATA</array>
			<parameter>
				<id>num_data</id>
				<value type="text">NUM_DATA</value>
			</parameter>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<type>pcore_tcu</type>
		<name>temporary_caching_unit</name>
		<hdl_name>ERVP_TEMPORARY_CACHING_UNIT</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_26</name>
		</core>
		<interface>
			<name>from_core</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<hdl_suffix>_x</hdl_suffix>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>to_noc</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<hdl_suffix>_y</hdl_suffix>
			<role>sender</role>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>control</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>tcu_control_#</comm_type>
			<memorymap>
				<size type="hex">0x10000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_clock</name>
		<hdl_name>USER_IP</hdl_name>
		<signal>
			<name>clk_out</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<user_dependent/>
	</dec_ip>
	<dec_ip>
		<name>user_i2c</name>
		<hdl_name>USER_IP</hdl_name>
		<interface>
			<name>slave</name>
			<hdl_prefix/>
			<library_name>i2c</library_name>
			<role>receiver</role>
			<comm_type>i2c</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<user_dependent/>
	</dec_ip>
	<dec_ip>
		<name>sni_apb_asynch</name>
		<hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<signal>
			<name>clk_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_slave</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_slave</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>not_used</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_network</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<reset_property>
			<id>rstnn_slave</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
			<name>autoname_27</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk_slave</sync>
			<init>rstnn_slave</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>timer_tick_generator</name>
		<hdl_name>ERVP_TICK_GENERATOR</hdl_name>
		<def_parameter>
			<name>CLK_HZ</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_local_access</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tick_1us</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>tick_timer</comm_type>
		</signal>
		<signal>
			<name>tick_62d5ms</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>not_used</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_28</name>
		</core>
	</dec_ip>
	<dec_ip>
		<name>sram</name>
		<hdl_name>ERVP_SRAM_AXI</hdl_name>
		<def_parameter>
			<name>CAPACITY</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>CELL_SIZE</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="dec">1</value>
		</def_parameter>
		<imp_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_29</name>
		</core>
		<interface>
			<name>no_name</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">CAPACITY</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>mni_axi_asynch</name>
		<hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
		<def_parameter>
			<name>NAME</name>
			<value type="text">&quot;&quot;</value>
		</def_parameter>
		<def_parameter>
			<name>NODE_ID</name>
			<value type="dec">-1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_FNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_BNI_PHIT</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>BW_PLATFORM_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_NODE_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_MASTER_TID</name>
			<value type="dec">4</value>
		</def_parameter>
		<def_parameter>
			<name>CHECK_WID</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>LOCAL_ENABLE</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>LOCAL_UPPER_ADDR</name>
			<value type="dec">0</value>
		</def_parameter>
		<signal>
			<name>clk_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_network</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>clk_master</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn_master</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>comm_disable</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>comm_disable_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn_network</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<reset_property>
			<id>rstnn_master</id>
			<type>asynch</type>
			<type>negative</type>
		</reset_property>
		<core>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
			<name>autoname_30</name>
		</core>
		<interface>
			<name>ipif</name>
			<library_name>axi</library_name>
			<role>receiver</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<sync>clk_master</sync>
			<init>rstnn_master</init>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_MASTER_TID</value>
			</parameter>
		</interface>
		<interface>
			<name>ni</name>
			<library_name>ni</library_name>
			<role>sender</role>
			<comm_type>special</comm_type>
			<hdl_prefix/>
			<parameter>
				<id>bw_fni_phit</id>
				<value type="text">BW_FNI_PHIT</value>
			</parameter>
			<parameter>
				<id>bw_bni_phit</id>
				<value type="text">BW_BNI_PHIT</value>
			</parameter>
			<sync>clk_network</sync>
			<init>rstnn_network</init>
		</interface>
		<interface>
			<name>svri</name>
			<library_name>svri</library_name>
			<role>both</role>
			<comm_type>supervision</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>local</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<comm_type>not_used</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_PLATFORM_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_NODE_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>real_clock</name>
		<hdl_name>ERVP_REAL_CLOCK</hdl_name>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_system</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tick_1us</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>tick_1us</comm_type>
		</signal>
		<signal>
			<name>real_clock</name>
			<width type="dec">64</width>
			<port>output</port>
			<comm_type>real_clock</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_31</name>
		</core>
	</dec_ip>
	<dec_ip>
		<type>pcore_sub</type>
		<name>rvc_orca_sub</name>
		<hdl_name>RVC_ORCA</hdl_name>
		<def_parameter>
			<name>RESET_VECTOR</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter>
			<name>ENABLE_EXCEPTIONS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>ENABLE_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>interrupt_vector</name>
			<width type="text">NUM_INTERRUPTS</width>
			<port>input</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<signal>
			<name>interrupt_out</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>core_interrupt_group</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_32</name>
		</core>
		<interface>
			<name>inst</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:inst</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_mmio</name>
		<hdl_name>USER_MMIO</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_system</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_33</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="hex">0x400</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>core_peri_group</name>
		<hdl_name>ERVP_CORE_PERI_GROUP</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>PROCESS_ID</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_LOCK</name>
			<value type="dec">8</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_GLOBAL_TAG</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>gclk_local_access</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>tick_1us</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>tick_timer</comm_type>
		</signal>
		<signal>
			<name>delay_notice</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>delay_notice_group</comm_type>
		</signal>
		<signal>
			<name>plic_interrupt</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>plic_interrupts</comm_type>
		</signal>
		<signal>
			<name>lock_status_list</name>
			<width type="text">NUM_LOCK</width>
			<port>input</port>
			<comm_type>lock_status_list</comm_type>
		</signal>
		<signal>
			<name>global_tag_list</name>
			<width type="text">NUM_GLOBAL_TAG</width>
			<port>input</port>
			<comm_type>global_tag_list</comm_type>
		</signal>
		<signal>
			<name>core_interrupt_vector</name>
			<width type="dec">32</width>
			<port>output</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_34</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>apb</library_name>
			<role>receiver</role>
			<memorymap>
				<size type="text">2**12</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>tcu</name>
			<library_name>apb</library_name>
			<role>sender</role>
			<comm_type>tcu_control_#</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_masterif_axi_clkout</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_AXI_TID</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_35</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_masterif_axi_clkin</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_AXI_TID</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_36</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<type>pcore_main</type>
		<name>rvc_swerv_eh1</name>
		<hdl_name>RVC_SWERV_EH1</hdl_name>
		<unique>pcore_main</unique>
		<essential>pcore_main</essential>
		<def_parameter user_editable="False">
			<name>RESET_VECTOR</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>ENABLE_EXCEPTIONS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>ENABLE_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>NUM_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>global_rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>
		<signal>
			<name>interrupt_vector</name>
			<width type="text">NUM_INTERRUPTS</width>
			<port>input</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<signal>
			<name>interrupt_out</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>core_interrupt_group</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_37</name>
		</core>
		<interface>
			<name>inst</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:inst</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">64</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">64</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<type>pcore_main</type>
		<name>rvc_rocket</name>
		<hdl_name>RVC_ROCKET</hdl_name>
		<unique>pcore_main</unique>
		<essential>pcore_main</essential>
		<def_parameter user_editable="False">
			<name>ENABLE_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>NUM_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>interrupt_vector</name>
			<width type="text">NUM_INTERRUPTS</width>
			<port>input</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<signal>
			<name>interrupt_out</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>core_interrupt_group</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_38</name>
		</core>
		<interface>
			<name>no_name</name>
			<hdl_prefix/>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_masterif_ahb_clkin</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_39</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>ahbm</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_apb_clkout</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_40</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_masterif_ahb_clkout</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_41</name>
		</core>
		<interface>
			<name>master</name>
			<library_name>ahbm</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<type>pcore_main</type>
		<name>rvc_orca_cache</name>
		<hdl_name>RVC_ORCA_CACHE</hdl_name>
		<unique>pcore_main</unique>
		<essential>pcore_main</essential>
		<def_parameter user_editable="False">
			<name>RESET_VECTOR</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>ENABLE_EXCEPTIONS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>ENABLE_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>NUM_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>interrupt_vector</name>
			<width type="text">NUM_INTERRUPTS</width>
			<port>input</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<signal>
			<name>interrupt_out</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>core_interrupt_group</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_42</name>
		</core>
		<interface>
			<name>inst</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:inst</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data_c</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_c</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data_uc</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_uc</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_axi_clkin</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_AXI_TID</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_43</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_apb</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_44</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<type>pcore_main</type>
		<name>rvc_orca</name>
		<hdl_name>RVC_ORCA</hdl_name>
		<unique>pcore_main</unique>
		<essential>pcore_main</essential>
		<def_parameter user_editable="False">
			<name>RESET_VECTOR</name>
			<value type="dec">0</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>ENABLE_EXCEPTIONS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>ENABLE_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="False">
			<name>NUM_INTERRUPTS</name>
			<value type="dec">1</value>
		</def_parameter>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>#</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<signal>
			<name>interrupt_vector</name>
			<width type="text">NUM_INTERRUPTS</width>
			<port>input</port>
			<comm_type>core_interrupt_vector_#</comm_type>
		</signal>
		<signal>
			<name>interrupt_out</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>core_interrupt_group</comm_type>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>4</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_45</name>
		</core>
		<interface>
			<name>inst</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:inst</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>data</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="dec">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="dec">4</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
		<interface>
			<name>pc</name>
			<library_name>pc</library_name>
			<hdl_prefix/>
			<role>sender</role>
			<comm_type>pc</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_apb_clkin</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_46</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>apb</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_axi_clkout</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_AXI_TID</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_47</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_ahb_clkout</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_48</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>ahbs</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>user_slaveif_ahb_clkin</name>
		<hdl_name>USER_IP</hdl_name>
		<def_parameter user_editable="True">
			<name>SIZE_OF_MEMORYMAP</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_ADDR</name>
			<value type="dec">1</value>
		</def_parameter>
		<def_parameter user_editable="True">
			<name>BW_DATA</name>
			<value type="dec">1</value>
		</def_parameter>
		<user_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>3</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_49</name>
		</core>
		<interface>
			<name>slave</name>
			<library_name>ahbs</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">SIZE_OF_MEMORYMAP</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>clock_pll_0</name>
		<hdl_name>CLOCK_PLL</hdl_name>
		<imp_dependent/>
		<signal>
			<name>external_clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external</comm_type>
		</signal>
		<signal>
			<name>clk_system</name>
			<port>output</port>
			<width type="dec">1</width>
			<comm_type>clk_system</comm_type>
		</signal>
	</dec_ip>
	<dec_ip>
		<name>tip_arty_clock_pll_0_00</name>
		<hdl_name>TIP_ARTY_CLOCK_PLL_0_00</hdl_name>
		<imp_dependent/>
		<signal>
			<name>external_clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external</comm_type>
		</signal>
		<signal>
			<name>clk_system</name>
			<port>output</port>
			<width type="dec">1</width>
			<comm_type>clk_system</comm_type>
		</signal>
	</dec_ip>
	<dec_ip>
		<name>tip_arty_sram_01</name>
		<hdl_name>TIP_ARTY_SRAM_01</hdl_name>
		<def_parameter>
			<name>CAPACITY</name>
			<value type="dec">131072</value>
		</def_parameter>
		<def_parameter>
			<name>CELL_SIZE</name>
			<value type="dec">131072</value>
		</def_parameter>
		<def_parameter>
			<name>BW_ADDR</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value type="dec">32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
		</def_parameter>
		<imp_dependent/>
		<signal>
			<name>clk</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>
		<core>
			<sync>clk</sync>
			<init>rstnn</init>
			<name>autoname_29</name>
		</core>
		<interface>
			<name>no_name</name>
			<library_name>axi</library_name>
			<hdl_prefix/>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size type="text">CAPACITY</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value type="text">BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">BW_AXI_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>tip_arty_rtl</name>
		<hdl_name>TIP_ARTY_RTL</hdl_name>
		<signal>
			<name>boot_mode</name>
			<width type="text">`BW_BOOT_MODE</width>
			<port>input</port>
			<comm_type>boot_mode</comm_type>
		</signal>
		<signal>
			<name>clk_system</name>
			<width type="dec">1</width>
			<comm_type>clk_system</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_core</name>
			<width type="dec">1</width>
			<comm_type>clk_core</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_system_external</name>
			<width type="dec">1</width>
			<comm_type>clk_system_external</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_system_debug</name>
			<width type="dec">1</width>
			<comm_type>clk_system_debug</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_local_access</name>
			<width type="dec">1</width>
			<comm_type>clk_local_access</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_process_000</name>
			<width type="dec">1</width>
			<comm_type>clk_process_000</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>clk_noc</name>
			<width type="dec">1</width>
			<comm_type>clk_noc</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_system</name>
			<width type="dec">1</width>
			<comm_type>gclk_system</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_core</name>
			<width type="dec">1</width>
			<comm_type>gclk_core</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_system_external</name>
			<width type="dec">1</width>
			<comm_type>gclk_system_external</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_system_debug</name>
			<width type="dec">1</width>
			<comm_type>gclk_system_debug</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_local_access</name>
			<width type="dec">1</width>
			<comm_type>gclk_local_access</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_process_000</name>
			<width type="dec">1</width>
			<comm_type>gclk_process_000</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>gclk_noc</name>
			<width type="dec">1</width>
			<comm_type>gclk_noc</comm_type>
			<port>output</port>
		</signal>
		<signal>
			<name>tick_1us</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>tick_62d5ms</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>external_rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external_rstnn</comm_type>
		</signal>
		<signal>
			<name>global_rstnn</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>global_rstpp</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn_seqeunce</name>
			<width type="dec">5</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstpp_seqeunce</name>
			<width type="dec">5</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstnn_user</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>rstpp_user</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<signal>
			<name>led</name>
			<width type="dec">1</width>
			<port>output</port>
			<array type="text">1</array>
		</signal>
		<signal>
			<name>i_pll0_clk_system</name>
			<port>input</port>
			<width type="dec">1</width>
			<comm_type>clk_system</comm_type>
		</signal>
		<signal>
			<name>i_system_sram_clk</name>
			<width type="dec">1</width>
			<port>output</port>
			<comm_type>clk_network</comm_type>
		</signal>
		<signal>
			<name>i_system_sram_rstnn</name>
			<width type="dec">1</width>
			<port>output</port>
		</signal>
		<interface>
			<name>olede</name>
			<library_name>olede</library_name>
			<role>sender</role>
			<hdl_prefix>oled_</hdl_prefix>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>pjtag</name>
			<library_name>jtag</library_name>
			<role>receiver</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>uart_readymade</name>
			<library_name>uart</library_name>
			<role>both</role>
			<array type="dec">1</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>printf</name>
			<library_name>uart</library_name>
			<role>both</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>spi_readymade</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<array type="dec">1</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>oled</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>spi_flash</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>i2c_readymade</name>
			<library_name>i2c</library_name>
			<role>sender</role>
			<array type="dec">1</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>i_system_sram_no_name</name>
			<library_name>axi</library_name>
			<hdl_prefix>i_system_sram_</hdl_prefix>
			<role>sender</role>
			<comm_type>memory:all</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value type="text">32</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value type="text">32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>
	</dec_ip>
	<dec_ip>
		<name>tip_arty</name>
		<hdl_name>TIP_ARTY</hdl_name>
		<signal>
			<name>boot_mode</name>
			<width type="text">`BW_BOOT_MODE</width>
			<port>input</port>
			<comm_type>boot_mode</comm_type>
		</signal>
		<signal>
			<name>external_rstnn</name>
			<width type="dec">1</width>
			<port>input</port>
			<comm_type>external_rstnn</comm_type>
		</signal>
		<signal>
			<name>led</name>
			<width type="dec">1</width>
			<port>output</port>
			<array type="text">1</array>
		</signal>
		<signal>
			<name>external_clk</name>
			<width type="dec">1</width>
			<port>input</port>
		</signal>
		<interface>
			<name>olede</name>
			<library_name>olede</library_name>
			<role>sender</role>
			<hdl_prefix>oled_</hdl_prefix>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>pjtag</name>
			<library_name>jtag</library_name>
			<role>receiver</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>uart_readymade</name>
			<library_name>uart</library_name>
			<role>both</role>
			<array type="dec">1</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>printf</name>
			<library_name>uart</library_name>
			<role>both</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>spi_readymade</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<array type="dec">1</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>oled</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>spi_flash</name>
			<library_name>spi</library_name>
			<role>sender</role>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<interface>
			<name>i2c_readymade</name>
			<library_name>i2c</library_name>
			<role>sender</role>
			<array type="dec">1</array>
			<sync>None</sync>
			<init>None</init>
		</interface>
		<top_module/>
	</dec_ip>
</rvx>
