{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637719122390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637719122400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 20:58:42 2021 " "Processing started: Tue Nov 23 20:58:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637719122400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719122400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719122400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637719123062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Found design unit 1: control-arch" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637719136773 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637719136773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637719136811 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136843 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrc control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"ALUsrc\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136843 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Beq control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"Beq\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136844 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bne control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"Bne\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136844 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136844 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136844 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136844 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite control.vhd(19) " "VHDL Process Statement warning at control.vhd(19): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637719136845 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control.vhd(19) " "Inferred latch for \"RegWrite\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136846 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.vhd(19) " "Inferred latch for \"MemtoReg\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136846 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control.vhd(19) " "Inferred latch for \"MemWrite\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136847 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control.vhd(19) " "Inferred latch for \"MemRead\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136847 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bne control.vhd(19) " "Inferred latch for \"Bne\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136847 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Beq control.vhd(19) " "Inferred latch for \"Beq\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136847 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc control.vhd(19) " "Inferred latch for \"ALUsrc\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136847 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst control.vhd(19) " "Inferred latch for \"RegDst\" at control.vhd(19)" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719136848 "|control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegDst\$latch " "Latch RegDst\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE opcode\[0\] " "Ports ENA and PRE on the latch are fed by the same signal opcode\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637719137337 ""}  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637719137337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUsrc\$latch " "Latch ALUsrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[0\] " "Ports ENA and CLR on the latch are fed by the same signal opcode\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637719137337 ""}  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637719137337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegWrite\$latch " "Latch RegWrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637719137337 ""}  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637719137337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemtoReg\$latch " "Latch MemtoReg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637719137337 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[0\] " "Ports ENA and CLR on the latch are fed by the same signal opcode\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637719137337 ""}  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637719137337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Beq GND " "Pin \"Beq\" is stuck at GND" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637719137368 "|control|Beq"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bne GND " "Pin \"Bne\" is stuck at GND" {  } { { "control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637719137368 "|control|Bne"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637719137368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637719137456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637719137795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637719137795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637719137859 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637719137859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637719137859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637719137859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637719137891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 20:58:57 2021 " "Processing ended: Tue Nov 23 20:58:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637719137891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637719137891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637719137891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637719137891 ""}
