
*** Running vivado
    with args -log design_1_util_ds_buf_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_ds_buf_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_util_ds_buf_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 349.051 ; gain = 139.617
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/1e84/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/1e84/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_0_0' (2#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 386.367 ; gain = 176.934
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 386.367 ; gain = 176.934
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 608.566 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 608.566 ; gain = 399.133
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 608.566 ; gain = 399.133
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 608.566 ; gain = 399.133
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 608.566 ; gain = 399.133
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 608.566 ; gain = 399.133
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 639.887 ; gain = 430.453
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 639.887 ; gain = 430.453
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IBUFDS |     1|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 649.520 ; gain = 440.086
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 664.582 ; gain = 392.520
