TimeQuest Timing Analyzer report for AP9
Fri Mar 17 17:08:31 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'
 12. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 15. Slow 1200mV 85C Model Setup: 'PS2_CLK'
 16. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'PS2_CLK'
 19. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'
 22. Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 23. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 24. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 25. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 26. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 47. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 48. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 49. Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 50. Slow 1200mV 0C Model Setup: 'PS2_CLK'
 51. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 52. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 53. Slow 1200mV 0C Model Hold: 'PS2_CLK'
 54. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 55. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 56. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 57. Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 58. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 59. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 60. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 61. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 81. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 82. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 83. Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 84. Fast 1200mV 0C Model Setup: 'PS2_CLK'
 85. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 86. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 87. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 88. Fast 1200mV 0C Model Hold: 'PS2_CLK'
 89. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 90. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 91. Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 92. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 93. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 94. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 95. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Fast 1200mV 0C Model Metastability Report
109. Multicorner Timing Analysis Summary
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Board Trace Model Assignments
115. Input Transition Times
116. Signal Integrity Metrics (Slow 1200mv 0c Model)
117. Signal Integrity Metrics (Slow 1200mv 85c Model)
118. Signal Integrity Metrics (Fast 1200mv 0c Model)
119. Setup Transfers
120. Hold Transfers
121. Recovery Transfers
122. Removal Transfers
123. Report TCCS
124. Report RSKM
125. Unconstrained Paths
126. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; AP9                                                             ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
; clock_divider:U5|reg1Khz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Khz }               ;
; clock_divider:U5|reg1Mhz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Mhz }               ;
; clock_divider:U5|reg25Mhz              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg25Mhz }              ;
; PS2_CLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|dec_keyboard:U2|f3 }     ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|ready_set }  ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|scan_ready } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 8.55 MHz   ; 8.55 MHz        ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 83.33 MHz  ; 83.33 MHz       ; CLOCK_50                           ;                                                               ;
; 150.63 MHz ; 150.63 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 347.71 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 711.24 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 722.02 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+------------------------------------+----------+---------------+
; Clock                              ; Slack    ; End Point TNS ;
+------------------------------------+----------+---------------+
; clock_divider:U5|reg1Mhz           ; -115.974 ; -7039.001     ;
; clock_divider:U5|reg25Mhz          ; -22.415  ; -1125.250     ;
; CLOCK_50                           ; -9.454   ; -3997.351     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -4.247   ; -30.704       ;
; PS2_CLK                            ; -1.876   ; -38.336       ;
; clock_divider:U5|reg1Khz           ; -0.406   ; -0.449        ;
+------------------------------------+----------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.528 ; -4.574        ;
; PS2_CLK                            ; -0.080 ; -0.080        ;
; clock_divider:U5|reg1Khz           ; -0.071 ; -0.197        ;
; clock_divider:U5|reg25Mhz          ; 0.010  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.250  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.405  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.971 ; -3.971        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.158  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                          ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.014 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 4.435 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2146.903     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -555.120      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -115.974 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.878    ;
; -115.771 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.675    ;
; -115.612 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.516    ;
; -115.459 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.363    ;
; -115.430 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 116.386    ;
; -115.380 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.284    ;
; -115.376 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.280    ;
; -115.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 116.238    ;
; -115.211 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 116.115    ;
; -114.985 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.871    ;
; -114.896 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 115.800    ;
; -114.884 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 115.840    ;
; -114.782 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.668    ;
; -114.774 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.058     ; 115.714    ;
; -114.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.058     ; 115.652    ;
; -114.629 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.058     ; 115.569    ;
; -114.623 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.509    ;
; -114.564 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 115.468    ;
; -114.470 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.356    ;
; -114.468 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 115.373    ;
; -114.409 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 115.309    ;
; -114.391 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.277    ;
; -114.387 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.273    ;
; -114.376 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 115.327    ;
; -114.367 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.253    ;
; -114.362 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 115.265    ;
; -114.356 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 115.260    ;
; -114.343 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 115.248    ;
; -114.328 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 115.266    ;
; -114.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 115.196    ;
; -114.273 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 115.176    ;
; -114.265 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 115.170    ;
; -114.235 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 115.136    ;
; -114.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 115.133    ;
; -114.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.108    ;
; -114.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 115.106    ;
; -114.164 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 115.050    ;
; -114.159 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 115.062    ;
; -114.153 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 115.057    ;
; -114.149 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 115.087    ;
; -114.140 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 115.045    ;
; -114.129 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 115.051    ;
; -114.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 115.017    ;
; -114.109 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.096     ; 115.011    ;
; -114.106 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 115.011    ;
; -114.090 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.993    ;
; -114.083 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.987    ;
; -114.070 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.973    ;
; -114.047 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.950    ;
; -114.047 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.947    ;
; -114.046 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 114.968    ;
; -114.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 114.972    ;
; -114.032 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 114.933    ;
; -114.026 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.930    ;
; -114.005 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 114.891    ;
; -114.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.903    ;
; -113.994 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.898    ;
; -113.989 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 114.890    ;
; -113.981 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.886    ;
; -113.970 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.870    ;
; -113.953 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.858    ;
; -113.931 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.834    ;
; -113.911 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.814    ;
; -113.911 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.814    ;
; -113.907 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 114.793    ;
; -113.906 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.096     ; 114.808    ;
; -113.894 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.794    ;
; -113.883 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.783    ;
; -113.880 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.784    ;
; -113.874 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.779    ;
; -113.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 114.774    ;
; -113.870 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.775    ;
; -113.867 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.771    ;
; -113.855 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.758    ;
; -113.852 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 114.738    ;
; -113.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.750    ;
; -113.844 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.747    ;
; -113.841 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.745    ;
; -113.828 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.733    ;
; -113.815 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.715    ;
; -113.811 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 114.768    ;
; -113.811 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.711    ;
; -113.793 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 114.726    ;
; -113.786 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 114.687    ;
; -113.785 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 114.707    ;
; -113.778 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 114.704    ;
; -113.778 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.681    ;
; -113.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 114.659    ;
; -113.769 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.112     ; 114.655    ;
; -113.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.671    ;
; -113.767 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 114.667    ;
; -113.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.667    ;
; -113.762 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.666    ;
; -113.758 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.662    ;
; -113.758 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.661    ;
; -113.752 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 114.655    ;
; -113.749 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.654    ;
; -113.747 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.096     ; 114.649    ;
; -113.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 114.650    ;
; -113.721 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 114.625    ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -22.415 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.170     ;
; -22.415 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.170     ;
; -22.415 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.170     ;
; -22.415 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.170     ;
; -22.371 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.126     ;
; -22.371 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.126     ;
; -22.371 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.126     ;
; -22.371 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.126     ;
; -22.324 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.079     ;
; -22.324 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.079     ;
; -22.324 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.079     ;
; -22.324 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.079     ;
; -22.262 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.017     ;
; -22.262 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.017     ;
; -22.262 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.017     ;
; -22.262 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.243     ; 23.017     ;
; -21.779 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.203     ; 22.574     ;
; -21.735 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.203     ; 22.530     ;
; -21.688 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.203     ; 22.483     ;
; -21.626 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.203     ; 22.421     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.262     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.262     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.260     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.262     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.262     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.262     ;
; -21.476 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.262     ;
; -21.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.259     ;
; -21.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.259     ;
; -21.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.259     ;
; -21.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.259     ;
; -21.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.259     ;
; -21.473 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.273     ;
; -21.473 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.273     ;
; -21.473 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.273     ;
; -21.473 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.273     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.218     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.218     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.216     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.218     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.218     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.218     ;
; -21.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.218     ;
; -21.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.215     ;
; -21.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.215     ;
; -21.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.215     ;
; -21.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.215     ;
; -21.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.215     ;
; -21.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.229     ;
; -21.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.229     ;
; -21.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.229     ;
; -21.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.229     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.171     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.171     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.169     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.171     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.171     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.171     ;
; -21.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.171     ;
; -21.384 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.168     ;
; -21.384 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.168     ;
; -21.384 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.168     ;
; -21.384 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.168     ;
; -21.384 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.168     ;
; -21.382 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.182     ;
; -21.382 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.182     ;
; -21.382 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.182     ;
; -21.382 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.198     ; 22.182     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.109     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.109     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.107     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.109     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.109     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.109     ;
; -21.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.212     ; 22.109     ;
; -21.322 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.214     ; 22.106     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -9.454 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.640     ; 9.342      ;
; -9.454 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.640     ; 9.342      ;
; -9.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.634     ; 9.347      ;
; -9.424 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.628     ; 9.324      ;
; -9.424 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.628     ; 9.324      ;
; -9.423 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.622     ; 9.329      ;
; -9.422 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.300      ;
; -9.422 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.300      ;
; -9.421 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.305      ;
; -9.392 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.282      ;
; -9.392 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.282      ;
; -9.391 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.287      ;
; -9.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.640     ; 9.244      ;
; -9.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.640     ; 9.244      ;
; -9.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.634     ; 9.249      ;
; -9.329 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.725     ; 9.132      ;
; -9.326 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.628     ; 9.226      ;
; -9.326 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.628     ; 9.226      ;
; -9.325 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.622     ; 9.231      ;
; -9.315 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.193      ;
; -9.315 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.193      ;
; -9.314 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.198      ;
; -9.301 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.713     ; 9.116      ;
; -9.300 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.209      ;
; -9.300 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.209      ;
; -9.298 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.613     ; 9.213      ;
; -9.285 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.175      ;
; -9.285 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.175      ;
; -9.284 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.180      ;
; -9.280 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.158      ;
; -9.280 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.158      ;
; -9.279 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.163      ;
; -9.268 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.629     ; 9.167      ;
; -9.268 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.629     ; 9.167      ;
; -9.266 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.623     ; 9.171      ;
; -9.252 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.130      ;
; -9.252 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.130      ;
; -9.250 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.134      ;
; -9.250 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.140      ;
; -9.250 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.140      ;
; -9.249 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.145      ;
; -9.226 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.104      ;
; -9.226 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.104      ;
; -9.225 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.109      ;
; -9.219 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.658     ; 9.089      ;
; -9.219 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.658     ; 9.089      ;
; -9.219 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.109      ;
; -9.219 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.109      ;
; -9.217 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.652     ; 9.093      ;
; -9.217 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.113      ;
; -9.206 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.115      ;
; -9.206 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.115      ;
; -9.206 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.711     ; 9.023      ;
; -9.204 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.613     ; 9.119      ;
; -9.204 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.082      ;
; -9.204 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.082      ;
; -9.203 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.087      ;
; -9.202 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.111      ;
; -9.202 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.111      ;
; -9.200 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.613     ; 9.115      ;
; -9.198 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.725     ; 9.001      ;
; -9.196 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.086      ;
; -9.196 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.086      ;
; -9.195 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.091      ;
; -9.190 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.068      ;
; -9.190 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.650     ; 9.068      ;
; -9.190 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.668     ; 9.050      ;
; -9.190 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.668     ; 9.050      ;
; -9.189 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.640     ; 9.077      ;
; -9.189 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.640     ; 9.077      ;
; -9.189 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.644     ; 9.073      ;
; -9.188 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.634     ; 9.082      ;
; -9.188 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.662     ; 9.054      ;
; -9.176 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.620     ; 9.084      ;
; -9.176 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.620     ; 9.084      ;
; -9.175 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.614     ; 9.089      ;
; -9.174 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.625     ; 9.077      ;
; -9.174 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.625     ; 9.077      ;
; -9.174 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.629     ; 9.073      ;
; -9.174 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.629     ; 9.073      ;
; -9.174 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.064      ;
; -9.174 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.064      ;
; -9.173 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.619     ; 9.082      ;
; -9.173 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.069      ;
; -9.172 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.623     ; 9.077      ;
; -9.168 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.713     ; 8.983      ;
; -9.163 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.725     ; 8.966      ;
; -9.161 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.629     ; 9.060      ;
; -9.161 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.629     ; 9.060      ;
; -9.160 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.050      ;
; -9.160 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.638     ; 9.050      ;
; -9.159 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.628     ; 9.059      ;
; -9.159 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.628     ; 9.059      ;
; -9.159 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.632     ; 9.055      ;
; -9.159 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.623     ; 9.064      ;
; -9.158 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.622     ; 9.064      ;
; -9.144 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.630     ; 9.042      ;
; -9.144 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.630     ; 9.042      ;
; -9.143 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.624     ; 9.047      ;
; -9.142 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.635     ; 9.035      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.247 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 5.280      ;
; -4.165 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 5.198      ;
; -4.157 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 5.190      ;
; -4.061 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 5.094      ;
; -4.037 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 5.070      ;
; -4.019 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 5.052      ;
; -4.010 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 5.056      ;
; -3.968 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 5.014      ;
; -3.925 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 4.958      ;
; -3.920 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.966      ;
; -3.847 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.893      ;
; -3.806 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.852      ;
; -3.790 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.836      ;
; -3.736 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.782      ;
; -3.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.669      ;
; -3.613 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.659      ;
; -3.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.601      ;
; -3.548 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.594      ;
; -3.487 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.533      ;
; -3.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.530      ;
; -3.357 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.403      ;
; -3.301 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.347      ;
; -3.224 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.270      ;
; -3.213 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.259      ;
; -3.210 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.256      ;
; -3.102 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.148      ;
; -3.079 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.125      ;
; -3.052 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 4.085      ;
; -2.995 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.041      ;
; -2.976 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 4.022      ;
; -2.880 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.926      ;
; -2.829 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.862      ;
; -2.776 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.809      ;
; -2.746 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.792      ;
; -2.739 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.772      ;
; -2.710 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.743      ;
; -2.706 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.739      ;
; -2.691 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.724      ;
; -2.656 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.689      ;
; -2.606 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.639      ;
; -2.591 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.624      ;
; -2.579 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.625      ;
; -2.574 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.607      ;
; -2.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.574      ;
; -2.513 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.546      ;
; -2.377 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.423      ;
; -2.377 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.410      ;
; -2.374 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.420      ;
; -2.272 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.305      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.285      ;
; -2.248 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.294      ;
; -2.198 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.231      ;
; -2.167 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.213      ;
; -2.105 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.138      ;
; -2.057 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 3.103      ;
; -2.046 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 3.079      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.703      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 2.665      ;
; -1.550 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.583      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.581      ;
; -1.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.574      ;
; -1.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.517      ;
; -1.483 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.516      ;
; -1.479 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.512      ;
; -1.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.496      ;
; -1.415 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.448      ;
; -1.407 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.440      ;
; -1.388 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.421      ;
; -1.382 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.415      ;
; -1.264 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.297      ;
; -1.184 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.217      ;
; -1.176 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.209      ;
; -1.150 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.183      ;
; -1.149 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.182      ;
; -1.070 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.103      ;
; -1.011 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 2.044      ;
; -0.934 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.058      ; 1.980      ;
; -0.919 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 1.952      ;
; -0.911 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 1.944      ;
; -0.803 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.045      ; 1.836      ;
; -0.385 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.318      ;
; -0.382 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.315      ;
; -0.381 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.314      ;
; -0.379 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.312      ;
; -0.301 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.221      ;
; -0.300 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.220      ;
; -0.297 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.217      ;
; -0.258 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.178      ;
; -0.205 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.125      ;
; -0.196 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.116      ;
; 0.155  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 0.765      ;
; 0.186  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 0.734      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PS2_CLK'                                                                                                                           ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.876 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.128     ; 2.766      ;
; -1.869 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.128     ; 2.759      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.978      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.800 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.975      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.753 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.889      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.882      ;
; -1.742 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.128     ; 2.632      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.675 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.850      ;
; -1.628 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.128     ; 2.518      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.619 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.755      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.547 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.157      ; 2.722      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.505 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.118      ; 2.641      ;
; -1.470 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.025     ; 2.463      ;
; -1.357 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.331      ;
; -1.309 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.283      ;
; -1.295 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.269      ;
; -1.289 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.191      ;
; -1.289 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.191      ;
; -1.289 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.191      ;
; -1.289 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.191      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.468      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.204      ; 2.458      ;
; -1.229 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.203      ;
; -1.163 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.137      ;
; -1.160 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.025     ; 2.153      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.406 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.077     ; 1.327      ;
; -0.246 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.077     ; 1.167      ;
; -0.043 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.077     ; 0.964      ;
; 0.156  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.077     ; 0.765      ;
; 0.467  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.696      ; 2.737      ;
; 0.650  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.696      ; 2.554      ;
; 0.650  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.696      ; 2.554      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.528 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.057      ; 1.977      ;
; -1.527 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.057      ; 1.978      ;
; -1.393 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.057      ; 2.112      ;
; -1.019 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.057      ; 1.986      ;
; -1.019 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.057      ; 1.986      ;
; -0.926 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.057      ; 2.079      ;
; -0.103 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 3.044      ; 3.389      ;
; -0.023 ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 3.044      ; 3.469      ;
; 0.142  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.049      ; 3.639      ;
; 0.352  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.008      ;
; 0.366  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.022      ;
; 0.389  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.049      ; 3.886      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 3.044      ; 3.394      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.411  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.674      ;
; 0.427  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.693      ;
; 0.430  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.435  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.701      ;
; 0.436  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.702      ;
; 0.437  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.703      ;
; 0.437  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.703      ;
; 0.441  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.708      ;
; 0.442  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.467  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.372      ; 1.061      ;
; 0.477  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.372      ; 1.071      ;
; 0.481  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.372      ; 1.075      ;
; 0.491  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.367      ; 1.080      ;
; 0.493  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.372      ; 1.087      ;
; 0.508  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.372      ; 1.102      ;
; 0.517  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; -0.500       ; 3.044      ; 3.509      ;
; 0.556  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.448      ; 1.226      ;
; 0.577  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.448      ; 1.247      ;
; 0.595  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.251      ;
; 0.601  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.257      ;
; 0.611  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a9~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.439      ; 1.272      ;
; 0.613  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.879      ;
; 0.613  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.443      ; 1.278      ;
; 0.626  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.443      ; 1.291      ;
; 0.631  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.897      ;
; 0.631  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.443      ; 1.296      ;
; 0.634  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.290      ;
; 0.637  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.293      ;
; 0.641  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 4.140      ;
; 0.647  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.647  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.648  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.914      ;
; 0.650  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.917      ;
; 0.656  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.922      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a9~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.439      ; 1.321      ;
; 0.660  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.923      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; clock_divider:U5|counter1Mhz[4]                                                                                                                  ; clock_divider:U5|counter1Mhz[4]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; clock_divider:U5|counter1Mhz[1]                                                                                                                  ; clock_divider:U5|counter1Mhz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.924      ;
; 0.662  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.434      ; 1.318      ;
; 0.662  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.925      ;
; 0.663  ; clock_divider:U5|counter1Mhz[3]                                                                                                                  ; clock_divider:U5|counter1Mhz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.930      ;
; 0.664  ; clock_divider:U5|counter1Khz[3]                                                                                                                  ; clock_divider:U5|counter1Khz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.927      ;
; 0.665  ; clock_divider:U5|counter1Khz[9]                                                                                                                  ; clock_divider:U5|counter1Khz[9]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
; 0.665  ; clock_divider:U5|counter1Khz[11]                                                                                                                 ; clock_divider:U5|counter1Khz[11]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.080 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.306      ; 3.664      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.674      ;
; 0.466  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.697      ;
; 0.486  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.717      ;
; 0.486  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.717      ;
; 0.487  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.718      ;
; 0.487  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.718      ;
; 0.488  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.719      ;
; 0.547  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.306      ; 3.791      ;
; 0.610  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.841      ;
; 0.613  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.844      ;
; 0.963  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 1.253      ;
; 0.966  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 1.256      ;
; 0.980  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 1.270      ;
; 1.014  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 1.304      ;
; 1.019  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 1.309      ;
; 1.035  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.265      ;
; 1.035  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.265      ;
; 1.159  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.389      ;
; 1.159  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.389      ;
; 1.182  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.484      ;
; 1.260  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 1.550      ;
; 1.270  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.500      ;
; 1.273  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.503      ;
; 1.279  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.509      ;
; 1.281  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.511      ;
; 1.306  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.608      ;
; 1.394  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.624      ;
; 1.397  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.627      ;
; 1.399  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.067      ; 1.652      ;
; 1.426  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.728      ;
; 1.428  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.730      ;
; 1.514  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.744      ;
; 1.516  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.746      ;
; 1.517  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.747      ;
; 1.519  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.749      ;
; 1.754  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 2.044      ;
; 1.905  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.205      ;
; 1.905  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.205      ;
; 1.905  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.205      ;
; 1.905  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.205      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.907  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.442      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 1.960  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.309      ; 2.455      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.030  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.574      ;
; 2.050  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.104      ; 2.340      ;
; 2.126  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.035      ; 2.347      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.730      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.154  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.698      ;
; 2.250  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.035      ; 2.471      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.256  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.398      ; 2.840      ;
; 2.274  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.818      ;
; 2.274  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.818      ;
; 2.274  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.358      ; 2.818      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.071 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.922      ; 2.547      ;
; -0.063 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.922      ; 2.555      ;
; -0.063 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.922      ; 2.555      ;
; 0.411  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.077      ; 0.674      ;
; 0.606  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.077      ; 0.869      ;
; 0.801  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.077      ; 1.064      ;
; 0.925  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.077      ; 1.188      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.010 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.969      ; 0.695      ;
; 0.011 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.969      ; 0.696      ;
; 0.013 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.969      ; 0.698      ;
; 0.019 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.982      ; 0.717      ;
; 0.177 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.968      ; 0.861      ;
; 0.179 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.982      ; 0.877      ;
; 0.192 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.968      ; 0.876      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE          ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.412 ; vga:U4|TEXT_DRAWER:U3|STATE[0]            ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.674      ;
; 0.477 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.739      ;
; 0.484 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.746      ;
; 0.573 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.837      ;
; 0.659 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.922      ;
; 0.661 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.923      ;
; 0.662 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.924      ;
; 0.664 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.928      ;
; 0.666 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.928      ;
; 0.668 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.932      ;
; 0.670 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.936      ;
; 0.672 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.936      ;
; 0.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.943      ;
; 0.681 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.945      ;
; 0.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.947      ;
; 0.685 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.949      ;
; 0.685 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.947      ;
; 0.685 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.950      ;
; 0.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.951      ;
; 0.689 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.951      ;
; 0.691 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.953      ;
; 0.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.957      ;
; 0.717 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.982      ;
; 0.743 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|DATA[16]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.006      ;
; 0.743 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]         ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.006      ;
; 0.743 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]         ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.006      ;
; 0.744 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|DATA[11]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.007      ;
; 0.746 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.008      ;
; 0.746 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.008      ;
; 0.746 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.008      ;
; 0.747 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|DATA[10]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.010      ;
; 0.806 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.070      ;
; 0.820 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.085      ;
; 0.837 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.099      ;
; 0.843 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.105      ;
; 0.871 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.136      ;
; 0.877 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.137      ;
; 0.881 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|DATA[0]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.141      ;
; 0.881 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]          ; vga:U4|TEXT_DRAWER:U3|DATA[8]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.141      ;
; 0.882 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.142      ;
; 0.882 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.144      ;
; 0.884 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.144      ;
; 0.886 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.151      ;
; 0.891 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.554      ;
; 0.892 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.555      ;
; 0.892 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.555      ;
; 0.894 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.557      ;
; 0.894 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.557      ;
; 0.897 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.560      ;
; 0.897 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.947      ; 1.560      ;
; 0.897 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.162      ;
; 0.906 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.166      ;
; 0.913 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.178      ;
; 0.914 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.174      ;
; 0.928 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.192      ;
; 0.929 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.193      ;
; 0.937 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.074      ; 1.197      ;
; 0.978 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.240      ;
; 0.979 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.241      ;
; 0.980 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.245      ;
; 0.985 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.247      ;
; 0.985 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.249      ;
; 0.985 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.250      ;
; 0.989 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.253      ;
; 0.989 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.253      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.250 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.974      ; 0.940      ;
; 0.250 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.974      ; 0.940      ;
; 0.279 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.974      ; 0.969      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]                                                    ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]                                                    ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[32]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[32]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.408 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.075      ; 0.669      ;
; 0.579 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[3]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.842      ;
; 0.642 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.908      ;
; 0.648 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.913      ;
; 0.650 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.915      ;
; 0.654 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.919      ;
; 0.656 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.919      ;
; 0.657 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.920      ;
; 0.660 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.923      ;
; 0.668 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.990      ; 1.374      ;
; 0.670 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.990      ; 1.376      ;
; 0.671 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[14]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.990      ; 1.377      ;
; 0.671 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.990      ; 1.377      ;
; 0.673 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.936      ;
; 0.674 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.937      ;
; 0.675 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.075      ; 0.936      ;
; 0.678 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.941      ;
; 0.679 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.942      ;
; 0.679 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.973      ; 1.368      ;
; 0.680 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.945      ;
; 0.711 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.974      ;
; 0.735 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.968      ; 1.419      ;
; 0.744 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.007      ;
; 0.744 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[3]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.006      ;
; 0.747 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.010      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.764 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.076      ; 1.026      ;
; 0.820 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.973      ; 1.509      ;
; 0.851 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.114      ;
; 0.880 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.144      ;
; 0.880 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[6]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.144      ;
; 0.884 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.096      ; 1.166      ;
; 0.960 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.225      ;
; 0.961 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.226      ;
; 0.965 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.229      ;
; 0.973 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.236      ;
; 0.974 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.237      ;
; 0.975 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.240      ;
; 0.977 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.242      ;
; 0.980 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.246      ;
; 0.984 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.249      ;
; 0.987 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.250      ;
; 0.989 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.254      ;
; 0.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.255      ;
; 0.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.255      ;
; 0.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.255      ;
; 0.997 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.260      ;
; 1.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.263      ;
; 1.016 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[5]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.972      ; 1.704      ;
; 1.041 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.974      ; 1.731      ;
; 1.043 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.974      ; 1.733      ;
; 1.046 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[15]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.303      ;
; 1.055 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[3]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.984      ; 1.755      ;
; 1.055 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.984      ; 1.755      ;
; 1.061 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.096      ; 1.343      ;
; 1.061 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.995      ; 1.772      ;
; 1.062 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.995      ; 1.773      ;
; 1.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[13]                            ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.091      ; 1.343      ;
; 1.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.089      ; 1.341      ;
; 1.074 ; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[15]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.337      ;
; 1.081 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.346      ;
; 1.082 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.347      ;
; 1.083 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.089      ; 1.358      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.405 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.669      ;
; 0.639 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.903      ;
; 0.681 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.945      ;
; 0.698 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.962      ;
; 0.831 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.095      ;
; 0.835 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.099      ;
; 0.836 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.100      ;
; 0.940 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.091      ; 1.217      ;
; 0.942 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.091      ; 1.219      ;
; 0.943 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.091      ; 1.220      ;
; 0.945 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.091      ; 1.222      ;
; 1.106 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 1.685      ;
; 1.213 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 1.805      ;
; 1.250 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 1.829      ;
; 1.259 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 1.838      ;
; 1.330 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 1.909      ;
; 1.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 1.914      ;
; 1.390 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 1.969      ;
; 1.444 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.023      ;
; 1.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.048      ;
; 1.486 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.065      ;
; 1.525 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.104      ;
; 1.527 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.106      ;
; 1.554 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.133      ;
; 1.581 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.160      ;
; 1.611 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.190      ;
; 1.658 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.237      ;
; 1.702 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.281      ;
; 1.703 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.282      ;
; 1.715 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.294      ;
; 1.742 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.321      ;
; 1.744 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.323      ;
; 1.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.327      ;
; 1.749 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.328      ;
; 1.752 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.331      ;
; 1.753 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.332      ;
; 1.816 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.395      ;
; 1.859 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.438      ;
; 1.861 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.440      ;
; 1.864 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.443      ;
; 1.870 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.449      ;
; 1.893 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 2.485      ;
; 1.902 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.481      ;
; 1.916 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.495      ;
; 1.998 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.577      ;
; 1.998 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.577      ;
; 2.053 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.632      ;
; 2.053 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.632      ;
; 2.054 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.633      ;
; 2.061 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.640      ;
; 2.077 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.656      ;
; 2.085 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.664      ;
; 2.088 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.667      ;
; 2.101 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.680      ;
; 2.119 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.698      ;
; 2.212 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.791      ;
; 2.268 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 2.860      ;
; 2.306 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.885      ;
; 2.340 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 2.932      ;
; 2.370 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.949      ;
; 2.374 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.953      ;
; 2.383 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 2.975      ;
; 2.394 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 2.973      ;
; 2.408 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.000      ;
; 2.425 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.017      ;
; 2.453 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.045      ;
; 2.464 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.056      ;
; 2.467 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.059      ;
; 2.543 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.135      ;
; 2.559 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.151      ;
; 2.559 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.151      ;
; 2.575 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.167      ;
; 2.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.179      ;
; 2.591 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.183      ;
; 2.684 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.363      ; 3.263      ;
; 2.689 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.281      ;
; 2.707 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.299      ;
; 2.754 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.346      ;
; 2.775 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.367      ;
; 2.791 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.383      ;
; 2.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.405      ;
; 2.850 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.442      ;
; 2.854 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.446      ;
; 2.860 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.452      ;
; 3.017 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.609      ;
; 3.046 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.638      ;
; 3.106 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.698      ;
; 3.114 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.706      ;
; 3.210 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.802      ;
; 3.258 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.850      ;
; 3.268 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.376      ; 3.860      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.971 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.922     ; 1.557      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.158 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.349      ; 1.941      ;
; 0.664 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.349      ; 1.935      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.014 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.425      ; 1.857      ;
; 0.519 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.425      ; 1.862      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 4.435 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.696     ; 1.435      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.103  ; 0.291        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.112  ; 0.300        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.112  ; 0.300        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.112  ; 0.300        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.112  ; 0.300        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.114  ; 0.302        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.122  ; 0.310        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.267  ; 0.267        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.282  ; 0.282        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.467  ; 0.687        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.475  ; 0.695        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.477  ; 0.697        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.477  ; 0.697        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.477  ; 0.697        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.477  ; 0.697        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.486  ; 0.706        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.717  ; 0.717        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.717  ; 0.717        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.717  ; 0.717        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                          ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[26]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]        ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                               ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.828 ; 5.980 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 4.832 ; 5.377 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 4.832 ; 5.377 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.111 ; 3.598 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 5.575 ; 5.983 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 5.575 ; 5.983 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.986 ; -1.167 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -2.316 ; -2.848 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -2.316 ; -2.848 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.064 ; -1.501 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -1.431 ; -1.831 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -1.431 ; -1.831 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 12.521 ; 12.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.937 ; 10.871 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.946 ; 10.936 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.983 ; 11.045 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.768 ; 11.698 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 11.205 ; 11.164 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 12.290 ; 12.360 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 11.086 ; 10.934 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 11.600 ; 11.562 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.912 ; 10.751 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 12.521 ; 12.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.864  ; 9.785  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.134  ; 9.108  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.280 ; 10.285 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.383 ; 10.275 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 10.015 ; 9.901  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.548 ; 10.657 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.875  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.910 ; 10.782 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.981  ; 8.909  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.382  ; 8.359  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 9.034  ; 8.988  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.751  ; 8.624  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.494  ; 8.419  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.162  ; 8.048  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.050 ; 9.892  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.146  ; 8.034  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 10.910 ; 10.782 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 10.533 ; 10.223 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.863  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.470 ; 11.322 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.228  ; 8.193  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 8.366  ; 8.245  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.488  ; 8.432  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.405  ; 8.294  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.753  ; 8.676  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.786  ; 8.710  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.371  ; 8.274  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 8.466  ; 8.345  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 11.470 ; 11.322 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.989  ; 9.816  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 8.702  ; 8.692  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 12.389 ; 12.407 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.534 ; 10.447 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.729 ; 10.539 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.935  ; 9.867  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.733 ; 10.665 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 11.664 ; 11.493 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.795  ; 9.802  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.389 ; 12.407 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.787 ; 11.561 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.062 ; 10.010 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.481  ; 9.385  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.067 ; 9.922  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 8.785  ; 8.758  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.518 ; 10.452 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.523 ; 10.513 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.559 ; 10.616 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.312 ; 11.244 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.772 ; 10.731 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 11.815 ; 11.879 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.659 ; 10.512 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 11.152 ; 11.114 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.491 ; 10.334 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 12.090 ; 12.174 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.484  ; 9.407  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 8.785  ; 8.758  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.886  ; 9.889  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.984  ; 9.877  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.631  ; 9.519  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.195 ; 10.302 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.705  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 7.835  ; 7.723  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.637  ; 8.564  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.063  ; 8.036  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 8.687  ; 8.638  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.417  ; 8.290  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.169  ; 8.093  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 7.850  ; 7.736  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.662  ; 9.505  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 7.835  ; 7.723  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 10.488 ; 10.360 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 10.126 ; 9.824  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.689  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 7.912  ; 7.874  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 7.912  ; 7.874  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 8.044  ; 7.924  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.162  ; 8.104  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.081  ; 7.971  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.417  ; 8.340  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.450  ; 8.372  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.049  ; 7.952  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 8.141  ; 8.022  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 11.024 ; 10.879 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.604  ; 9.433  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 8.366  ; 8.352  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 9.115  ; 9.019  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.126 ; 10.038 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.313 ; 10.127 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.552  ; 9.483  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.317 ; 10.248 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 11.211 ; 11.043 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.417  ; 9.420  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.907 ; 11.921 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.329 ; 11.108 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.672  ; 9.618  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.115  ; 9.019  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.679  ; 9.536  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 9.49 MHz   ; 9.49 MHz        ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 88.67 MHz  ; 88.67 MHz       ; CLOCK_50                           ;                                                               ;
; 165.59 MHz ; 165.59 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 383.14 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 788.02 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 801.92 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+------------------------------------+----------+---------------+
; Clock                              ; Slack    ; End Point TNS ;
+------------------------------------+----------+---------------+
; clock_divider:U5|reg1Mhz           ; -104.348 ; -6388.976     ;
; clock_divider:U5|reg25Mhz          ; -20.231  ; -1011.603     ;
; CLOCK_50                           ; -8.632   ; -3568.423     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -3.813   ; -28.099       ;
; PS2_CLK                            ; -1.610   ; -33.311       ;
; clock_divider:U5|reg1Khz           ; -0.269   ; -0.269        ;
+------------------------------------+----------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.406 ; -4.202        ;
; PS2_CLK                            ; -0.094 ; -0.094        ;
; clock_divider:U5|reg1Khz           ; 0.027  ; 0.000         ;
; clock_divider:U5|reg25Mhz          ; 0.122  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.336  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.356  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.461 ; -3.461        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.231  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                           ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.013 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 3.997 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2114.079     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -555.120      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                               ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -104.348 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 105.266    ;
; -104.146 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 105.064    ;
; -104.001 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 104.919    ;
; -103.857 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 104.775    ;
; -103.855 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.037     ; 104.817    ;
; -103.797 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 104.715    ;
; -103.797 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 104.715    ;
; -103.663 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.037     ; 104.625    ;
; -103.635 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 104.553    ;
; -103.605 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 104.503    ;
; -103.403 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 104.301    ;
; -103.360 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 104.278    ;
; -103.333 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.037     ; 104.295    ;
; -103.258 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 104.156    ;
; -103.256 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 104.204    ;
; -103.197 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 104.145    ;
; -103.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 104.062    ;
; -103.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 104.012    ;
; -103.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 104.022    ;
; -103.059 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.970    ;
; -103.054 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.952    ;
; -103.054 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.952    ;
; -103.052 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.970    ;
; -103.029 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.947    ;
; -103.013 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.911    ;
; -102.971 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.888    ;
; -102.948 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.865    ;
; -102.948 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.867    ;
; -102.946 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 103.888    ;
; -102.942 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.857    ;
; -102.901 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.820    ;
; -102.892 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.790    ;
; -102.890 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.805    ;
; -102.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.803    ;
; -102.874 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 103.830    ;
; -102.857 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.768    ;
; -102.827 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.745    ;
; -102.815 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 103.743    ;
; -102.811 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.709    ;
; -102.789 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 103.731    ;
; -102.788 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.705    ;
; -102.784 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 103.700    ;
; -102.769 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.686    ;
; -102.756 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.675    ;
; -102.747 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.665    ;
; -102.746 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.663    ;
; -102.746 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.665    ;
; -102.740 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.655    ;
; -102.732 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 103.660    ;
; -102.729 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 103.671    ;
; -102.714 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.631    ;
; -102.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.623    ;
; -102.688 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.603    ;
; -102.683 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.601    ;
; -102.682 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.600    ;
; -102.666 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.564    ;
; -102.663 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.578    ;
; -102.625 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.536    ;
; -102.624 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.541    ;
; -102.617 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.515    ;
; -102.612 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.531    ;
; -102.601 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.518    ;
; -102.601 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.520    ;
; -102.595 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.510    ;
; -102.586 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.503    ;
; -102.582 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 103.498    ;
; -102.572 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 103.486    ;
; -102.568 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.479    ;
; -102.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.471    ;
; -102.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.471    ;
; -102.545 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.463    ;
; -102.543 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.458    ;
; -102.538 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.456    ;
; -102.538 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.456    ;
; -102.535 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.450    ;
; -102.522 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.420    ;
; -102.513 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 103.441    ;
; -102.512 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.429    ;
; -102.508 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.419    ;
; -102.508 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.419    ;
; -102.492 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 103.428    ;
; -102.480 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.397    ;
; -102.478 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.396    ;
; -102.478 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.396    ;
; -102.462 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.360    ;
; -102.462 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 103.360    ;
; -102.461 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.376    ;
; -102.457 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.374    ;
; -102.457 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 103.376    ;
; -102.451 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.366    ;
; -102.444 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.036     ; 103.407    ;
; -102.441 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.358    ;
; -102.437 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 103.353    ;
; -102.423 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 103.334    ;
; -102.421 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 103.355    ;
; -102.420 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.337    ;
; -102.420 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.337    ;
; -102.400 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 103.318    ;
; -102.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 103.314    ;
; -102.397 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 103.314    ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                   ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -20.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 21.005     ;
; -20.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 21.005     ;
; -20.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 21.005     ;
; -20.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 21.005     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.934     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.934     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.934     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.934     ;
; -20.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.888     ;
; -20.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.888     ;
; -20.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.888     ;
; -20.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.888     ;
; -20.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.870     ;
; -20.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.870     ;
; -20.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.870     ;
; -20.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.225     ; 20.870     ;
; -19.634 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.187     ; 20.446     ;
; -19.563 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.187     ; 20.375     ;
; -19.517 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.187     ; 20.329     ;
; -19.499 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.187     ; 20.311     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.155     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.153     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.153     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.153     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.153     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.156     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.156     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.153     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.156     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.156     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.156     ;
; -19.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.156     ;
; -19.348 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.164     ;
; -19.348 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.164     ;
; -19.348 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.164     ;
; -19.348 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.164     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.084     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.082     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.082     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.082     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.082     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.085     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.085     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.082     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.085     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.085     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.085     ;
; -19.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.085     ;
; -19.277 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.093     ;
; -19.277 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.093     ;
; -19.277 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.093     ;
; -19.277 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.093     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.038     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.036     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.036     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.036     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.036     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.039     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.039     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.036     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.039     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.039     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.039     ;
; -19.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.039     ;
; -19.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.047     ;
; -19.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.047     ;
; -19.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.047     ;
; -19.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.183     ; 20.047     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.020     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.018     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.018     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.018     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.018     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.021     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.194     ; 20.021     ;
; -19.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.197     ; 20.018     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -8.632 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.529     ; 8.623      ;
; -8.632 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.524     ; 8.628      ;
; -8.632 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.529     ; 8.623      ;
; -8.600 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.516     ; 8.604      ;
; -8.600 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.511     ; 8.609      ;
; -8.600 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.516     ; 8.604      ;
; -8.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.539      ;
; -8.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.544      ;
; -8.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.539      ;
; -8.538 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.529     ; 8.529      ;
; -8.538 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.524     ; 8.534      ;
; -8.538 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.529     ; 8.529      ;
; -8.530 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.604     ; 8.446      ;
; -8.526 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.520      ;
; -8.526 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.521     ; 8.525      ;
; -8.526 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.520      ;
; -8.506 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.516     ; 8.510      ;
; -8.506 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.511     ; 8.515      ;
; -8.506 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.516     ; 8.510      ;
; -8.501 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.593     ; 8.428      ;
; -8.431 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.518     ; 8.433      ;
; -8.431 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.513     ; 8.438      ;
; -8.431 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.518     ; 8.433      ;
; -8.422 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.403      ;
; -8.422 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.408      ;
; -8.422 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.403      ;
; -8.410 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 8.422      ;
; -8.410 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 8.422      ;
; -8.408 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.503     ; 8.425      ;
; -8.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.547     ; 8.379      ;
; -8.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.542     ; 8.384      ;
; -8.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.547     ; 8.379      ;
; -8.390 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.384      ;
; -8.390 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.521     ; 8.389      ;
; -8.390 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.384      ;
; -8.386 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.529     ; 8.377      ;
; -8.386 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.524     ; 8.382      ;
; -8.386 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.529     ; 8.377      ;
; -8.385 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.588     ; 8.317      ;
; -8.376 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.357      ;
; -8.376 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.362      ;
; -8.376 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.357      ;
; -8.360 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.514     ; 8.366      ;
; -8.360 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.509     ; 8.371      ;
; -8.360 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.514     ; 8.366      ;
; -8.359 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.340      ;
; -8.359 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.345      ;
; -8.359 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.340      ;
; -8.358 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.339      ;
; -8.358 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.344      ;
; -8.358 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.339      ;
; -8.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.510     ; 8.366      ;
; -8.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.505     ; 8.371      ;
; -8.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.510     ; 8.366      ;
; -8.354 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.516     ; 8.358      ;
; -8.354 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.511     ; 8.363      ;
; -8.354 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.516     ; 8.358      ;
; -8.348 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.604     ; 8.264      ;
; -8.346 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.517     ; 8.349      ;
; -8.346 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.512     ; 8.354      ;
; -8.346 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.517     ; 8.349      ;
; -8.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.338      ;
; -8.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.521     ; 8.343      ;
; -8.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.338      ;
; -8.335 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.316      ;
; -8.335 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.321      ;
; -8.335 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.316      ;
; -8.332 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.557     ; 8.295      ;
; -8.332 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.552     ; 8.300      ;
; -8.332 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.557     ; 8.295      ;
; -8.331 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.604     ; 8.247      ;
; -8.330 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.604     ; 8.246      ;
; -8.327 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.321      ;
; -8.327 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.521     ; 8.326      ;
; -8.327 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.321      ;
; -8.326 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.320      ;
; -8.326 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.521     ; 8.325      ;
; -8.326 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.320      ;
; -8.319 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.593     ; 8.246      ;
; -8.318 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.299      ;
; -8.318 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.534     ; 8.304      ;
; -8.318 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.539     ; 8.299      ;
; -8.317 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.507     ; 8.330      ;
; -8.317 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.507     ; 8.330      ;
; -8.316 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 8.328      ;
; -8.316 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 8.328      ;
; -8.315 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.502     ; 8.333      ;
; -8.314 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.503     ; 8.331      ;
; -8.312 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.547     ; 8.285      ;
; -8.312 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.542     ; 8.290      ;
; -8.312 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.547     ; 8.285      ;
; -8.303 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.604     ; 8.219      ;
; -8.303 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.297      ;
; -8.303 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.521     ; 8.302      ;
; -8.303 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 8.297      ;
; -8.302 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.536     ; 8.286      ;
; -8.302 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.593     ; 8.229      ;
; -8.301 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.506     ; 8.315      ;
; -8.301 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.501     ; 8.320      ;
; -8.301 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.506     ; 8.315      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.745      ;
; -3.811 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.743      ;
; -3.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.689      ;
; -3.700 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.632      ;
; -3.696 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.628      ;
; -3.671 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.618      ;
; -3.665 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.597      ;
; -3.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.570      ;
; -3.586 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 4.518      ;
; -3.585 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.532      ;
; -3.475 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.422      ;
; -3.444 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.391      ;
; -3.424 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.371      ;
; -3.412 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.359      ;
; -3.304 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.251      ;
; -3.299 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.246      ;
; -3.285 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.232      ;
; -3.279 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.226      ;
; -3.275 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.222      ;
; -3.181 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.128      ;
; -3.072 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 4.019      ;
; -3.000 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.947      ;
; -2.991 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.938      ;
; -2.967 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.914      ;
; -2.961 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.908      ;
; -2.839 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.786      ;
; -2.837 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.769      ;
; -2.772 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.719      ;
; -2.724 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.671      ;
; -2.722 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.669      ;
; -2.631 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.578      ;
; -2.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.519      ;
; -2.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.487      ;
; -2.530 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.462      ;
; -2.503 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.435      ;
; -2.492 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.424      ;
; -2.466 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.413      ;
; -2.451 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.383      ;
; -2.426 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.358      ;
; -2.411 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.343      ;
; -2.404 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.351      ;
; -2.374 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.306      ;
; -2.325 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.257      ;
; -2.307 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.239      ;
; -2.286 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.218      ;
; -2.221 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.168      ;
; -2.185 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.132      ;
; -2.139 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 3.086      ;
; -2.130 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.062      ;
; -2.105 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.037      ;
; -2.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 3.028      ;
; -2.002 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.934      ;
; -1.996 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 2.943      ;
; -1.906 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.838      ;
; -1.901 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 2.848      ;
; -1.854 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.786      ;
; -1.574 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.506      ;
; -1.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 2.431      ;
; -1.471 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.403      ;
; -1.410 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.342      ;
; -1.394 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.326      ;
; -1.393 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.325      ;
; -1.389 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.321      ;
; -1.383 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.315      ;
; -1.331 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.263      ;
; -1.329 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.261      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.252      ;
; -1.283 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.215      ;
; -1.280 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.212      ;
; -1.164 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.096      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.054      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 2.040      ;
; -1.051 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.983      ;
; -1.037 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.969      ;
; -1.004 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.936      ;
; -0.944 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.876      ;
; -0.852 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.784      ;
; -0.843 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.775      ;
; -0.829 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 1.776      ;
; -0.724 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.057     ; 1.656      ;
; -0.247 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.055     ; 1.191      ;
; -0.245 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.055     ; 1.189      ;
; -0.244 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.055     ; 1.188      ;
; -0.242 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.055     ; 1.186      ;
; -0.175 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 1.104      ;
; -0.174 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 1.103      ;
; -0.170 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 1.099      ;
; -0.131 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 1.060      ;
; -0.082 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 1.011      ;
; -0.073 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 1.002      ;
; 0.246  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 0.683      ;
; 0.270  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.070     ; 0.659      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                            ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.610 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.118     ; 2.511      ;
; -1.605 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.118     ; 2.506      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.733      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.567 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.732      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.663      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.531 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.658      ;
; -1.499 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.118     ; 2.400      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.448 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.613      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.425 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.552      ;
; -1.392 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.118     ; 2.293      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.332 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.146      ; 2.497      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.108      ; 2.445      ;
; -1.292 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.287      ;
; -1.155 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.131      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.311      ;
; -1.140 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.116      ;
; -1.121 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.097      ;
; -1.093 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.110     ; 2.002      ;
; -1.093 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.110     ; 2.002      ;
; -1.093 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.110     ; 2.002      ;
; -1.093 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.110     ; 2.002      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.087 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.187      ; 2.293      ;
; -1.077 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.053      ;
; -1.021 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.997      ;
; -1.018 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.013      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.269 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.071     ; 1.197      ;
; -0.123 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.071     ; 1.051      ;
; 0.059  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.071     ; 0.869      ;
; 0.245  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.071     ; 0.683      ;
; 0.343  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.366      ; 2.532      ;
; 0.501  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.366      ; 2.374      ;
; 0.501  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.366      ; 2.374      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.406 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.772      ; 1.780      ;
; -1.406 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.772      ; 1.780      ;
; -1.300 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.772      ; 1.886      ;
; -0.864 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.772      ; 1.822      ;
; -0.863 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.772      ; 1.823      ;
; -0.776 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.772      ; 1.910      ;
; -0.083 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 2.759      ; 3.090      ;
; -0.007 ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 2.758      ; 3.165      ;
; 0.091  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 3.270      ;
; 0.309  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 3.488      ;
; 0.352  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.387      ; 0.940      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 2.759      ; 3.028      ;
; 0.364  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.387      ; 0.952      ;
; 0.365  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.368  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.608      ;
; 0.386  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.629      ;
; 0.397  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.398  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.642      ;
; 0.400  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.645      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.645      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.646      ;
; 0.430  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.328      ; 0.959      ;
; 0.440  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.328      ; 0.969      ;
; 0.449  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.328      ; 0.978      ;
; 0.456  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.323      ; 0.980      ;
; 0.483  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.328      ; 1.012      ;
; 0.496  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.328      ; 1.025      ;
; 0.525  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; -0.500       ; 2.758      ; 3.197      ;
; 0.540  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.399      ; 1.140      ;
; 0.540  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 3.717      ;
; 0.550  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.792      ;
; 0.559  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.399      ; 1.159      ;
; 0.569  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.812      ;
; 0.575  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.387      ; 1.163      ;
; 0.575  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.818      ;
; 0.576  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.387      ; 1.164      ;
; 0.583  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 3.762      ;
; 0.586  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a9~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.391      ; 1.179      ;
; 0.587  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.394      ; 1.185      ;
; 0.590  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.592  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.592  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.594  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.394      ; 1.189      ;
; 0.594  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.837      ;
; 0.599  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.394      ; 1.196      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.603  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.843      ;
; 0.603  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.843      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.605  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.606  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
; 0.606  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.846      ;
; 0.607  ; clock_divider:U5|counter1Mhz[4]                                                                                                                  ; clock_divider:U5|counter1Mhz[4]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.850      ;
; 0.607  ; clock_divider:U5|counter1Khz[3]                                                                                                                  ; clock_divider:U5|counter1Khz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607  ; clock_divider:U5|counter1Khz[15]                                                                                                                 ; clock_divider:U5|counter1Khz[15]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.608  ; clock_divider:U5|counter1Khz[9]                                                                                                                  ; clock_divider:U5|counter1Khz[9]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.608  ; clock_divider:U5|counter1Khz[11]                                                                                                                 ; clock_divider:U5|counter1Khz[11]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.608  ; clock_divider:U5|counter1Khz[13]                                                                                                                 ; clock_divider:U5|counter1Khz[13]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.609  ; clock_divider:U5|counter1Mhz[1]                                                                                                                  ; clock_divider:U5|counter1Mhz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.852      ;
; 0.610  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.387      ; 1.198      ;
; 0.610  ; clock_divider:U5|counter1Mhz[3]                                                                                                                  ; clock_divider:U5|counter1Mhz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.853      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.094 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.096      ; 3.406      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.393  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.096      ; 3.393      ;
; 0.398  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.608      ;
; 0.424  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.640      ;
; 0.442  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.658      ;
; 0.443  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.659      ;
; 0.443  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.659      ;
; 0.443  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.659      ;
; 0.444  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.660      ;
; 0.554  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.770      ;
; 0.556  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.772      ;
; 0.879  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.152      ;
; 0.881  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.154      ;
; 0.902  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.175      ;
; 0.922  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.195      ;
; 0.924  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.138      ;
; 0.925  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.139      ;
; 0.926  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.199      ;
; 1.036  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.250      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.251      ;
; 1.049  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.110      ; 1.330      ;
; 1.124  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.397      ;
; 1.132  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.346      ;
; 1.135  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.349      ;
; 1.150  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.364      ;
; 1.151  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.365      ;
; 1.161  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.110      ; 1.442      ;
; 1.244  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.458      ;
; 1.247  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.461      ;
; 1.252  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.064      ; 1.487      ;
; 1.275  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.110      ; 1.556      ;
; 1.275  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.110      ; 1.556      ;
; 1.358  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.572      ;
; 1.358  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.572      ;
; 1.361  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.575      ;
; 1.361  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.575      ;
; 1.558  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 1.831      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.327      ; 2.207      ;
; 1.753  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.106      ; 2.030      ;
; 1.753  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.106      ; 2.030      ;
; 1.753  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.106      ; 2.030      ;
; 1.753  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.106      ; 2.030      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.759  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.287      ; 2.217      ;
; 1.828  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.102      ; 2.101      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.836  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.339      ;
; 1.935  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 2.143      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.937  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.480      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 1.948  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.451      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.040  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.372      ; 2.583      ;
; 2.047  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 2.255      ;
; 2.062  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.565      ;
; 2.062  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.565      ;
; 2.062  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.332      ; 2.565      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.027 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.569      ; 2.277      ;
; 0.060 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.569      ; 2.310      ;
; 0.060 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.569      ; 2.310      ;
; 0.366 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.071      ; 0.608      ;
; 0.557 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.071      ; 0.799      ;
; 0.739 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.071      ; 0.981      ;
; 0.850 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.071      ; 1.092      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.122 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.816      ; 0.639      ;
; 0.123 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.816      ; 0.640      ;
; 0.124 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.816      ; 0.641      ;
; 0.131 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.826      ; 0.658      ;
; 0.269 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.815      ; 0.785      ;
; 0.275 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.825      ; 0.801      ;
; 0.287 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.815      ; 0.803      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE          ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.367 ; vga:U4|TEXT_DRAWER:U3|STATE[0]            ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.608      ;
; 0.429 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.670      ;
; 0.439 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.680      ;
; 0.518 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.760      ;
; 0.600 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.847      ;
; 0.609 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.856      ;
; 0.616 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.859      ;
; 0.618 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.860      ;
; 0.618 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.861      ;
; 0.621 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.863      ;
; 0.623 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.865      ;
; 0.624 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.865      ;
; 0.624 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.867      ;
; 0.625 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.867      ;
; 0.626 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.868      ;
; 0.626 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.628 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.869      ;
; 0.630 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.873      ;
; 0.651 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.894      ;
; 0.658 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|DATA[16]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.899      ;
; 0.659 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]         ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.659 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]         ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.660 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|DATA[11]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.901      ;
; 0.661 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.901      ;
; 0.661 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.901      ;
; 0.662 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|DATA[10]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.903      ;
; 0.662 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.902      ;
; 0.725 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.967      ;
; 0.759 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.002      ;
; 0.774 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.013      ;
; 0.775 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 1.016      ;
; 0.778 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]          ; vga:U4|TEXT_DRAWER:U3|DATA[8]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.017      ;
; 0.780 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|DATA[0]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.019      ;
; 0.780 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.019      ;
; 0.783 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.022      ;
; 0.783 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 1.024      ;
; 0.801 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.040      ;
; 0.802 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 1.042      ;
; 0.804 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.047      ;
; 0.808 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.047      ;
; 0.811 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.054      ;
; 0.816 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.059      ;
; 0.825 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.068      ;
; 0.845 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.087      ;
; 0.853 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.095      ;
; 0.856 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.068      ; 1.095      ;
; 0.884 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.887 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 1.129      ;
; 0.892 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 1.135      ;
; 0.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.138      ;
; 0.897 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.139      ;
; 0.898 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.141      ;
; 0.899 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.142      ;
; 0.903 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 1.145      ;
; 0.904 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.146      ;
; 0.908 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.150      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.336 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.822      ; 0.859      ;
; 0.336 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.822      ; 0.859      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[32]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[32]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]                                                    ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]                                                    ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.358 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.822      ; 0.881      ;
; 0.529 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[3]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.771      ;
; 0.585 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.829      ;
; 0.589 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.836      ;
; 0.595 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.839      ;
; 0.598 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.840      ;
; 0.600 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.842      ;
; 0.602 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.846      ;
; 0.613 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.855      ;
; 0.616 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.858      ;
; 0.619 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.863      ;
; 0.621 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.863      ;
; 0.647 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.889      ;
; 0.658 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[3]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.899      ;
; 0.659 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.901      ;
; 0.662 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.903      ;
; 0.703 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.821      ; 1.225      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.952      ;
; 0.728 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.837      ; 1.266      ;
; 0.729 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.837      ; 1.267      ;
; 0.730 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.837      ; 1.268      ;
; 0.731 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[14]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.837      ; 1.269      ;
; 0.785 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.027      ;
; 0.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.088      ; 1.057      ;
; 0.798 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.817      ; 1.316      ;
; 0.800 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.042      ;
; 0.800 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[6]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.042      ;
; 0.845 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.821      ; 1.367      ;
; 0.871 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.115      ;
; 0.877 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.122      ;
; 0.878 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.120      ;
; 0.883 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.127      ;
; 0.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.130      ;
; 0.888 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.130      ;
; 0.888 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.133      ;
; 0.894 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.136      ;
; 0.897 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.141      ;
; 0.899 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.141      ;
; 0.899 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.141      ;
; 0.901 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.143      ;
; 0.905 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.147      ;
; 0.970 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.214      ;
; 0.970 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.214      ;
; 0.971 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[15]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.064      ; 1.206      ;
; 0.974 ; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[15]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.217      ;
; 0.981 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.225      ;
; 0.984 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.226      ;
; 0.984 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.226      ;
; 0.985 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.088      ; 1.244      ;
; 0.987 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[13]                            ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.084      ; 1.244      ;
; 0.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.242      ;
; 0.995 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.237      ;
; 0.996 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.240      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.356 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.597      ;
; 0.584 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.825      ;
; 0.622 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.863      ;
; 0.639 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.880      ;
; 0.754 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.995      ;
; 0.758 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 0.999      ;
; 0.759 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.070      ; 1.000      ;
; 0.857 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.114      ;
; 0.859 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.116      ;
; 0.859 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.116      ;
; 0.862 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.119      ;
; 1.121 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.554      ;
; 1.222 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.655      ;
; 1.223 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 1.672      ;
; 1.243 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.676      ;
; 1.274 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.707      ;
; 1.326 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.759      ;
; 1.328 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.761      ;
; 1.425 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.858      ;
; 1.435 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.868      ;
; 1.444 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.877      ;
; 1.462 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.895      ;
; 1.477 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.910      ;
; 1.529 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.962      ;
; 1.538 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.971      ;
; 1.549 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 1.982      ;
; 1.613 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.046      ;
; 1.624 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.057      ;
; 1.629 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.062      ;
; 1.650 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.083      ;
; 1.653 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.086      ;
; 1.656 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.089      ;
; 1.658 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.091      ;
; 1.665 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.098      ;
; 1.671 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.104      ;
; 1.685 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.118      ;
; 1.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.181      ;
; 1.762 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.195      ;
; 1.767 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.200      ;
; 1.799 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.232      ;
; 1.806 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.239      ;
; 1.815 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.264      ;
; 1.828 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.261      ;
; 1.857 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.290      ;
; 1.873 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.306      ;
; 1.886 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.319      ;
; 1.962 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.395      ;
; 1.974 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.407      ;
; 1.977 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.410      ;
; 1.987 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.420      ;
; 1.991 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.424      ;
; 1.997 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.430      ;
; 2.001 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.434      ;
; 2.002 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.435      ;
; 2.017 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.450      ;
; 2.111 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.544      ;
; 2.155 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.604      ;
; 2.209 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.642      ;
; 2.214 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.663      ;
; 2.235 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.684      ;
; 2.264 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.713      ;
; 2.267 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.700      ;
; 2.285 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.718      ;
; 2.288 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.737      ;
; 2.294 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.727      ;
; 2.315 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.764      ;
; 2.333 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.782      ;
; 2.337 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.786      ;
; 2.381 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.830      ;
; 2.407 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.856      ;
; 2.415 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.864      ;
; 2.433 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.882      ;
; 2.453 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.902      ;
; 2.474 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.923      ;
; 2.531 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.232      ; 2.964      ;
; 2.540 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.989      ;
; 2.545 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 2.994      ;
; 2.571 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.020      ;
; 2.595 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.044      ;
; 2.600 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.049      ;
; 2.645 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.094      ;
; 2.658 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.107      ;
; 2.676 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.125      ;
; 2.700 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.149      ;
; 2.817 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.266      ;
; 2.857 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.306      ;
; 2.878 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.327      ;
; 2.911 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.360      ;
; 3.036 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.485      ;
; 3.070 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.519      ;
; 3.077 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.248      ; 3.526      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.461 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.569     ; 1.401      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.231 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.245      ; 1.746      ;
; 0.693 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.245      ; 1.784      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.013 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.315      ; 1.712      ;
; 0.475 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.315      ; 1.674      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 3.997 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.366     ; 1.312      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.208  ; 0.394        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.232  ; 0.418        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.386  ; 0.604        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[26]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]        ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.340  ; 0.526        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.310  ; 0.528        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.344 ; 5.619 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 4.289 ; 4.639 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 4.289 ; 4.639 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 2.703 ; 3.008 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 5.192 ; 5.302 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 5.192 ; 5.302 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.909 ; -1.196 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.989 ; -2.322 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.989 ; -2.322 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.821 ; -1.127 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -1.331 ; -1.591 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -1.331 ; -1.591 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 11.297 ; 11.202 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.889  ; 9.721  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.901  ; 9.777  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.942  ; 9.857  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.667 ; 10.467 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.141 ; 9.979  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 11.157 ; 11.043 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.038 ; 9.761  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.514 ; 10.320 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.872  ; 9.608  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.297 ; 11.202 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.892  ; 8.736  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 8.215  ; 8.121  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.293  ; 9.187  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.378  ; 9.178  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.040  ; 8.852  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 9.463  ; 9.437  ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.454  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.913  ; 9.672  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.114  ; 7.969  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 7.559  ; 7.468  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 8.164  ; 8.044  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 7.912  ; 7.713  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 7.662  ; 7.516  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 7.352  ; 7.194  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.158  ; 8.838  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 7.335  ; 7.181  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.913  ; 9.672  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.529  ; 9.072  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.349  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 10.438 ; 10.159 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 7.415  ; 7.309  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 7.544  ; 7.365  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 7.658  ; 7.523  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 7.581  ; 7.407  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 7.911  ; 7.741  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 7.938  ; 7.775  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 7.555  ; 7.379  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 7.634  ; 7.458  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.438 ; 10.159 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.072  ; 8.791  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 7.852  ; 7.767  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.329 ; 11.097 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.563  ; 9.358  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.783  ; 9.425  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.006  ; 8.837  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.760  ; 9.529  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.665 ; 10.275 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.861  ; 8.768  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.329 ; 11.097 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.788 ; 10.336 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.106  ; 8.953  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.602  ; 8.388  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.134  ; 8.886  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 7.883  ; 7.792  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.492  ; 9.330  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.501  ; 9.381  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.541  ; 9.458  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.237 ; 10.043 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.731  ; 9.575  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.707 ; 10.596 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.633  ; 9.367  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.090 ; 9.903  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.473  ; 9.218  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 10.889 ; 10.799 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.532  ; 8.382  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 7.883  ; 7.792  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 8.919  ; 8.816  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.999  ; 8.806  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.676  ; 8.494  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 9.128  ; 9.105  ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.281  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 7.037  ; 6.885  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 7.785  ; 7.642  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 7.253  ; 7.162  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 7.832  ; 7.714  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 7.591  ; 7.397  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 7.351  ; 7.207  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 7.053  ; 6.898  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 8.786  ; 8.475  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 7.037  ; 6.885  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.512  ; 9.276  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.143  ; 8.700  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.176  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 7.112  ; 7.007  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 7.112  ; 7.007  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 7.236  ; 7.060  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 7.346  ; 7.212  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 7.271  ; 7.100  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 7.590  ; 7.422  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 7.616  ; 7.456  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 7.246  ; 7.073  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 7.323  ; 7.151  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.015 ; 9.744  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 8.705  ; 8.430  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 7.531  ; 7.446  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 8.253  ; 8.044  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.174  ; 8.973  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.385  ; 9.038  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 8.640  ; 8.474  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.363  ; 9.137  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.231 ; 9.854  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.500  ; 8.407  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.870 ; 10.642 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.350 ; 9.912  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 8.736  ; 8.585  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.253  ; 8.044  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 8.765  ; 8.522  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -57.102 ; -3340.350     ;
; clock_divider:U5|reg25Mhz          ; -10.399 ; -482.883      ;
; CLOCK_50                           ; -4.832  ; -1840.159     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -1.426  ; -8.767        ;
; PS2_CLK                            ; -0.409  ; -6.427        ;
; clock_divider:U5|reg1Khz           ; 0.313   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -0.812 ; -2.658        ;
; clock_divider:U5|reg1Khz           ; -0.064 ; -0.128        ;
; PS2_CLK                            ; 0.014  ; 0.000         ;
; clock_divider:U5|reg25Mhz          ; 0.063  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.178  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.183  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.915 ; -1.915        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.289  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                            ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.002 ; -0.002        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 2.611  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -1116.604     ;
; PS2_CLK                                ; -3.000 ; -39.974       ;
; clock_divider:U5|reg1Mhz               ; -1.000 ; -432.000      ;
; clock_divider:U5|reg25Mhz              ; -1.000 ; -153.000      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.000 ; -10.000       ;
; clock_divider:U5|reg1Khz               ; -1.000 ; -3.000        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.000 ; -1.000        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.000 ; -1.000        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -57.102 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 58.043     ;
; -57.010 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.951     ;
; -56.938 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.879     ;
; -56.874 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.815     ;
; -56.827 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.008     ; 57.806     ;
; -56.818 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.759     ;
; -56.816 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.757     ;
; -56.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.008     ; 57.777     ;
; -56.748 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.689     ;
; -56.588 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.510     ;
; -56.586 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.527     ;
; -56.556 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.008     ; 57.535     ;
; -56.522 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.023     ; 57.486     ;
; -56.496 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.418     ;
; -56.473 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.023     ; 57.437     ;
; -56.439 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.380     ;
; -56.428 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.023     ; 57.392     ;
; -56.424 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.346     ;
; -56.360 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.282     ;
; -56.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.013     ; 57.282     ;
; -56.306 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.247     ;
; -56.304 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.226     ;
; -56.302 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.224     ;
; -56.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.215     ;
; -56.254 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.027     ; 57.214     ;
; -56.248 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.189     ;
; -56.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.156     ;
; -56.214 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.155     ;
; -56.210 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 57.148     ;
; -56.201 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.123     ;
; -56.188 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.129     ;
; -56.177 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 57.122     ;
; -56.177 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.117     ;
; -56.171 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.112     ;
; -56.164 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.104     ;
; -56.163 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.027     ; 57.123     ;
; -56.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.101     ;
; -56.157 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.097     ;
; -56.156 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.097     ;
; -56.142 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.083     ;
; -56.132 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 57.077     ;
; -56.129 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 57.051     ;
; -56.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.069     ;
; -56.118 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 57.056     ;
; -56.107 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.047     ;
; -56.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.037     ;
; -56.087 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 57.026     ;
; -56.085 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.025     ;
; -56.085 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.025     ;
; -56.084 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.025     ;
; -56.079 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.020     ;
; -56.078 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.019     ;
; -56.072 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 56.994     ;
; -56.072 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.012     ;
; -56.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 57.009     ;
; -56.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.027     ; 57.026     ;
; -56.065 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 56.987     ;
; -56.065 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 57.005     ;
; -56.046 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 56.984     ;
; -56.036 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.977     ;
; -56.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.975     ;
; -56.029 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 56.968     ;
; -56.024 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.965     ;
; -56.022 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.963     ;
; -56.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.961     ;
; -56.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.961     ;
; -56.016 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 56.954     ;
; -56.015 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.955     ;
; -56.013 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.953     ;
; -56.012 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.032     ; 56.967     ;
; -56.009 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 56.931     ;
; -56.008 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 56.953     ;
; -56.007 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 56.929     ;
; -56.007 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.948     ;
; -56.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.940     ;
; -55.996 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.937     ;
; -55.995 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 56.934     ;
; -55.993 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.933     ;
; -55.993 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.933     ;
; -55.982 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 56.920     ;
; -55.972 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.008     ; 56.951     ;
; -55.964 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.905     ;
; -55.964 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.905     ;
; -55.962 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.903     ;
; -55.960 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.901     ;
; -55.959 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.027     ; 56.919     ;
; -55.954 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.894     ;
; -55.952 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.893     ;
; -55.949 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.889     ;
; -55.943 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.884     ;
; -55.943 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.883     ;
; -55.942 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.883     ;
; -55.939 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 56.861     ;
; -55.937 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 56.876     ;
; -55.936 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.876     ;
; -55.932 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 56.873     ;
; -55.929 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 56.869     ;
; -55.926 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 56.864     ;
; -55.925 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.065     ; 56.847     ;
; -55.924 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.049     ; 56.862     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                   ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -10.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.217     ;
; -10.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.217     ;
; -10.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.217     ;
; -10.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.217     ;
; -10.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.168     ; 11.202     ;
; -10.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.168     ; 11.202     ;
; -10.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.168     ; 11.202     ;
; -10.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.168     ; 11.202     ;
; -10.378 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.196     ;
; -10.378 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.196     ;
; -10.378 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.196     ;
; -10.378 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.196     ;
; -10.306 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.124     ;
; -10.306 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.124     ;
; -10.306 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.124     ;
; -10.306 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.169     ; 11.124     ;
; -10.047 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.132     ; 10.902     ;
; -10.031 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.131     ; 10.887     ;
; -10.026 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.132     ; 10.881     ;
; -9.954  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.132     ; 10.809     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.909  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.754     ;
; -9.907  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.766     ;
; -9.907  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.766     ;
; -9.907  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.766     ;
; -9.907  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.766     ;
; -9.905  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.750     ;
; -9.905  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.750     ;
; -9.905  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.750     ;
; -9.905  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.750     ;
; -9.905  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.750     ;
; -9.902  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.749     ;
; -9.902  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.749     ;
; -9.902  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.749     ;
; -9.902  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.749     ;
; -9.902  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.749     ;
; -9.902  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.749     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.893  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.739     ;
; -9.891  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.127     ; 10.751     ;
; -9.891  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.127     ; 10.751     ;
; -9.891  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.127     ; 10.751     ;
; -9.891  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.127     ; 10.751     ;
; -9.889  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.735     ;
; -9.889  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.735     ;
; -9.889  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.735     ;
; -9.889  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.735     ;
; -9.889  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.141     ; 10.735     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.888  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.733     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.745     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.745     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.745     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.745     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.139     ; 10.734     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.139     ; 10.734     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.139     ; 10.734     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.139     ; 10.734     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.139     ; 10.734     ;
; -9.886  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.139     ; 10.734     ;
; -9.884  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.729     ;
; -9.884  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.729     ;
; -9.884  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.729     ;
; -9.884  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.729     ;
; -9.884  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.729     ;
; -9.881  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.728     ;
; -9.881  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.728     ;
; -9.881  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.728     ;
; -9.881  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.728     ;
; -9.881  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.728     ;
; -9.881  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.140     ; 10.728     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.816  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.661     ;
; -9.814  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.673     ;
; -9.814  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.673     ;
; -9.814  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.673     ;
; -9.814  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.128     ; 10.673     ;
; -9.812  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.657     ;
; -9.812  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.657     ;
; -9.812  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.142     ; 10.657     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -4.832 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.491     ; 4.840      ;
; -4.832 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.491     ; 4.840      ;
; -4.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.488     ; 4.841      ;
; -4.807 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.829      ;
; -4.807 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.829      ;
; -4.805 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.830      ;
; -4.788 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.491     ; 4.796      ;
; -4.788 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.491     ; 4.796      ;
; -4.786 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.488     ; 4.797      ;
; -4.763 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.785      ;
; -4.763 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.785      ;
; -4.761 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.786      ;
; -4.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.535     ; 4.705      ;
; -4.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.742      ;
; -4.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.742      ;
; -4.739 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.495     ; 4.743      ;
; -4.730 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.535     ; 4.694      ;
; -4.726 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.535     ; 4.690      ;
; -4.724 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 4.715      ;
; -4.724 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 4.715      ;
; -4.722 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.505     ; 4.716      ;
; -4.719 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.720      ;
; -4.719 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.720      ;
; -4.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 4.691      ;
; -4.717 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.495     ; 4.721      ;
; -4.716 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.731      ;
; -4.716 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.731      ;
; -4.714 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.732      ;
; -4.707 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 4.680      ;
; -4.704 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.705      ;
; -4.704 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.705      ;
; -4.703 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 4.676      ;
; -4.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.491     ; 4.710      ;
; -4.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.491     ; 4.710      ;
; -4.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.495     ; 4.706      ;
; -4.700 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.488     ; 4.711      ;
; -4.696 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.721      ;
; -4.696 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.721      ;
; -4.694 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.471     ; 4.722      ;
; -4.694 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.709      ;
; -4.694 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.709      ;
; -4.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.480     ; 4.712      ;
; -4.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.480     ; 4.712      ;
; -4.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.710      ;
; -4.691 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.713      ;
; -4.688 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.689      ;
; -4.688 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.689      ;
; -4.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.495     ; 4.690      ;
; -4.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.704      ;
; -4.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.704      ;
; -4.684 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.478     ; 4.705      ;
; -4.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 4.671      ;
; -4.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.508     ; 4.671      ;
; -4.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.694      ;
; -4.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.694      ;
; -4.678 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.505     ; 4.672      ;
; -4.677 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.699      ;
; -4.677 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.699      ;
; -4.677 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.695      ;
; -4.675 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.700      ;
; -4.675 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.693      ;
; -4.675 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.693      ;
; -4.674 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.535     ; 4.638      ;
; -4.673 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.478     ; 4.694      ;
; -4.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.689      ;
; -4.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.689      ;
; -4.669 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.478     ; 4.690      ;
; -4.668 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.520     ; 4.647      ;
; -4.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.678      ;
; -4.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.678      ;
; -4.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.679      ;
; -4.657 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.520     ; 4.636      ;
; -4.653 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.520     ; 4.632      ;
; -4.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.653      ;
; -4.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.498     ; 4.653      ;
; -4.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.677      ;
; -4.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.474     ; 4.677      ;
; -4.651 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 4.624      ;
; -4.650 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.495     ; 4.654      ;
; -4.650 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.471     ; 4.678      ;
; -4.649 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.480     ; 4.668      ;
; -4.649 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.480     ; 4.668      ;
; -4.648 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.535     ; 4.612      ;
; -4.647 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.477     ; 4.669      ;
; -4.633 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.472     ; 4.660      ;
; -4.633 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.472     ; 4.660      ;
; -4.633 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.515     ; 4.617      ;
; -4.633 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.515     ; 4.617      ;
; -4.631 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.469     ; 4.661      ;
; -4.631 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.512     ; 4.618      ;
; -4.627 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.642      ;
; -4.627 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.484     ; 4.642      ;
; -4.625 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.643      ;
; -4.625 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.526     ; 4.598      ;
; -4.624 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.535     ; 4.588      ;
; -4.623 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.479     ; 4.643      ;
; -4.623 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.479     ; 4.643      ;
; -4.621 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.476     ; 4.644      ;
; -4.619 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.637      ;
; -4.619 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.481     ; 4.637      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.426 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.589      ;
; -1.397 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.573      ;
; -1.393 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.556      ;
; -1.389 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.552      ;
; -1.384 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.547      ;
; -1.333 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.509      ;
; -1.327 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.490      ;
; -1.325 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.488      ;
; -1.291 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.467      ;
; -1.289 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.452      ;
; -1.239 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.415      ;
; -1.238 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.414      ;
; -1.226 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.402      ;
; -1.209 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.385      ;
; -1.146 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.322      ;
; -1.137 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.313      ;
; -1.136 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.312      ;
; -1.132 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.308      ;
; -1.111 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.287      ;
; -1.076 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.252      ;
; -1.044 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.220      ;
; -1.022 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.198      ;
; -0.993 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.169      ;
; -0.965 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.141      ;
; -0.958 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.134      ;
; -0.915 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.091      ;
; -0.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.068      ;
; -0.860 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 2.023      ;
; -0.854 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.030      ;
; -0.841 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 2.017      ;
; -0.796 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.972      ;
; -0.743 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.906      ;
; -0.736 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.899      ;
; -0.733 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.909      ;
; -0.717 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.880      ;
; -0.708 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.884      ;
; -0.705 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.868      ;
; -0.683 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.846      ;
; -0.678 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.841      ;
; -0.676 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.839      ;
; -0.629 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.792      ;
; -0.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.786      ;
; -0.607 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.770      ;
; -0.596 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.772      ;
; -0.593 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.756      ;
; -0.586 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.749      ;
; -0.526 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.689      ;
; -0.522 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.698      ;
; -0.509 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.685      ;
; -0.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.647      ;
; -0.479 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.655      ;
; -0.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.632      ;
; -0.424 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.587      ;
; -0.421 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.597      ;
; -0.415 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.578      ;
; -0.383 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.546      ;
; -0.198 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.361      ;
; -0.188 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.364      ;
; -0.135 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.298      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.296      ;
; -0.102 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.265      ;
; -0.100 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.263      ;
; -0.099 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.262      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.259      ;
; -0.078 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.241      ;
; -0.073 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.236      ;
; -0.070 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.233      ;
; -0.064 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.227      ;
; -0.015 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.178      ;
; 0.023  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.140      ;
; 0.060  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.103      ;
; 0.069  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.094      ;
; 0.071  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.092      ;
; 0.080  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.083      ;
; 0.087  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.076      ;
; 0.122  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 1.041      ;
; 0.154  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.199      ; 1.022      ;
; 0.177  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 0.986      ;
; 0.182  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 0.981      ;
; 0.224  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.186      ; 0.939      ;
; 0.288  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.027     ; 0.672      ;
; 0.291  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.027     ; 0.669      ;
; 0.292  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.027     ; 0.668      ;
; 0.294  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.027     ; 0.666      ;
; 0.375  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.572      ;
; 0.376  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.571      ;
; 0.379  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.568      ;
; 0.381  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.566      ;
; 0.408  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.539      ;
; 0.417  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.530      ;
; 0.588  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.359      ;
; 0.597  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.350      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.409 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.074     ; 1.342      ;
; -0.404 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.074     ; 1.337      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.355 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.425      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.350 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.420      ;
; -0.334 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.074     ; 1.267      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.345      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.293 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.344      ;
; -0.286 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.074     ; 1.219      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.280 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.350      ;
; -0.242 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.011     ; 1.238      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.238 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.289      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.232 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.063      ; 1.302      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.181 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.044      ; 1.232      ;
; -0.154 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 1.139      ;
; -0.150 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 1.135      ;
; -0.136 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 1.121      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.067      ; 1.199      ;
; -0.114 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.059     ; 1.062      ;
; -0.114 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.059     ; 1.062      ;
; -0.114 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.059     ; 1.062      ;
; -0.114 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.059     ; 1.062      ;
; -0.111 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 1.096      ;
; -0.106 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.500        ; 1.457      ; 2.155      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.096 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.086      ; 1.189      ;
; -0.076 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 1.061      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.313 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.631      ;
; 0.386 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.558      ;
; 0.487 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.457      ;
; 0.585 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.359      ;
; 0.603 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.523      ; 1.417      ;
; 0.720 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.523      ; 1.300      ;
; 0.720 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.523      ; 1.300      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.812 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.565      ; 0.972      ;
; -0.811 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.565      ; 0.973      ;
; -0.734 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.565      ; 1.050      ;
; -0.368 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.565      ; 0.916      ;
; -0.367 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.565      ; 0.917      ;
; -0.326 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.565      ; 0.958      ;
; -0.218 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 1.554      ; 1.555      ;
; -0.083 ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 1.553      ; 1.689      ;
; 0.140  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.467      ;
; 0.145  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.472      ;
; 0.174  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.554      ; 1.947      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.192  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.192  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.192  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.194  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.319      ;
; 0.194  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.319      ;
; 0.194  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.319      ;
; 0.197  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.185      ; 0.486      ;
; 0.199  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.202  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.185      ; 0.491      ;
; 0.203  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.185      ; 0.492      ;
; 0.205  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.330      ;
; 0.207  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.185      ; 0.496      ;
; 0.209  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.183      ; 0.496      ;
; 0.215  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.185      ; 0.504      ;
; 0.239  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.232      ; 0.575      ;
; 0.250  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.232      ; 0.586      ;
; 0.262  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.387      ;
; 0.262  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.589      ;
; 0.264  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a9~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.227      ; 0.595      ;
; 0.265  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.592      ;
; 0.267  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.230      ; 0.601      ;
; 0.268  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.269  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.230      ; 0.603      ;
; 0.272  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.230      ; 0.606      ;
; 0.278  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.605      ;
; 0.279  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.606      ;
; 0.280  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.405      ;
; 0.281  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a9~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.227      ; 0.612      ;
; 0.288  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.615      ;
; 0.293  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.294  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.554      ; 2.067      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.223      ; 0.622      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.296  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.298  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.218      ; 0.620      ;
; 0.298  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; clock_divider:U5|counter1Mhz[4]                                                                                                                  ; clock_divider:U5|counter1Mhz[4]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; clock_divider:U5|counter1Mhz[1]                                                                                                                  ; clock_divider:U5|counter1Mhz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; clock_divider:U5|counter1Mhz[3]                                                                                                                  ; clock_divider:U5|counter1Mhz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.424      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.304  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.426      ;
; 0.305  ; clock_divider:U5|counter1Khz[3]                                                                                                                  ; clock_divider:U5|counter1Khz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; clock_divider:U5|counter1Khz[9]                                                                                                                  ; clock_divider:U5|counter1Khz[9]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; clock_divider:U5|counter1Khz[15]                                                                                                                 ; clock_divider:U5|counter1Khz[15]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.306  ; clock_divider:U5|counter1Khz[11]                                                                                                                 ; clock_divider:U5|counter1Khz[11]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.038      ; 0.428      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.064 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.645      ; 1.175      ;
; -0.032 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.645      ; 1.207      ;
; -0.032 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.645      ; 1.207      ;
; 0.187  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.314      ;
; 0.269  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.396      ;
; 0.352  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.479      ;
; 0.411  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.538      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 1.524      ; 1.747      ;
; 0.201 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.315      ;
; 0.219 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.325      ;
; 0.219 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.325      ;
; 0.219 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.325      ;
; 0.220 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.326      ;
; 0.221 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.327      ;
; 0.279 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.385      ;
; 0.281 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.387      ;
; 0.420 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.555      ;
; 0.423 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.558      ;
; 0.432 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.567      ;
; 0.441 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.576      ;
; 0.443 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.578      ;
; 0.507 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.613      ;
; 0.507 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.613      ;
; 0.550 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.685      ;
; 0.560 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.666      ;
; 0.560 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.666      ;
; 0.584 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.059      ; 0.727      ;
; 0.598 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.704      ;
; 0.615 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.721      ;
; 0.615 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.721      ;
; 0.617 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.723      ;
; 0.630 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.059      ; 0.773      ;
; 0.661 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.767      ;
; 0.663 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.769      ;
; 0.668 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.020      ; 0.772      ;
; 0.695 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.059      ; 0.838      ;
; 0.696 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.059      ; 0.839      ;
; 0.725 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.831      ;
; 0.728 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.834      ;
; 0.731 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.837      ;
; 0.731 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.837      ;
; 0.790 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 0.925      ;
; 0.799 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 1.524      ; 2.032      ;
; 0.874 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.055      ; 1.013      ;
; 0.874 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.055      ; 1.013      ;
; 0.874 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.055      ; 1.013      ;
; 0.874 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.055      ; 1.013      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.156      ; 1.127      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.914 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.135      ; 1.133      ;
; 0.937 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.051      ; 1.072      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 0.983 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.229      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.283      ;
; 1.028 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.005      ; 1.117      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.275      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.070 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.183      ; 1.337      ;
; 1.082 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.005      ; 1.171      ;
; 1.097 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.343      ;
; 1.097 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.343      ;
; 1.097 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.162      ; 1.343      ;
+-------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.063 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.637      ; 0.314      ;
; 0.064 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.637      ; 0.315      ;
; 0.065 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.637      ; 0.316      ;
; 0.068 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.643      ; 0.325      ;
; 0.131 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.642      ; 0.387      ;
; 0.132 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.636      ; 0.382      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.636      ; 0.387      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE          ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; vga:U4|TEXT_DRAWER:U3|STATE[0]            ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.314      ;
; 0.218 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.344      ;
; 0.225 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.351      ;
; 0.260 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.387      ;
; 0.289 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.416      ;
; 0.290 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.418      ;
; 0.296 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.424      ;
; 0.299 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.427      ;
; 0.303 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.432      ;
; 0.305 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.433      ;
; 0.306 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.433      ;
; 0.309 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.436      ;
; 0.310 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.437      ;
; 0.310 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.437      ;
; 0.310 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.437      ;
; 0.312 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.440      ;
; 0.313 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.441      ;
; 0.314 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.440      ;
; 0.316 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.444      ;
; 0.327 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.455      ;
; 0.332 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|DATA[16]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.457      ;
; 0.332 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|DATA[11]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]         ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.458      ;
; 0.333 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]         ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.458      ;
; 0.334 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.459      ;
; 0.335 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|DATA[10]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.461      ;
; 0.362 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.489      ;
; 0.366 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.494      ;
; 0.373 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.499      ;
; 0.375 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.501      ;
; 0.393 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.518      ;
; 0.397 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.525      ;
; 0.397 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.525      ;
; 0.398 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.522      ;
; 0.400 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|DATA[0]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.524      ;
; 0.400 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.524      ;
; 0.401 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.525      ;
; 0.402 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]          ; vga:U4|TEXT_DRAWER:U3|DATA[8]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.526      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.534      ;
; 0.408 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.536      ;
; 0.409 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.533      ;
; 0.413 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.040      ; 0.537      ;
; 0.419 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.546      ;
; 0.420 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.547      ;
; 0.428 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.038      ; 0.550      ;
; 0.443 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.569      ;
; 0.448 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.574      ;
; 0.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.580      ;
; 0.454 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.582      ;
; 0.455 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.583      ;
; 0.457 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.589      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.178 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.643      ; 0.435      ;
; 0.179 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]                                                    ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]                                                    ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.643      ; 0.436      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[32]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[32]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.643      ; 0.447      ;
; 0.259 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[3]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.385      ;
; 0.292 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.423      ;
; 0.299 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.425      ;
; 0.307 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.433      ;
; 0.309 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.435      ;
; 0.311 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.435      ;
; 0.323 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.449      ;
; 0.332 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[3]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.458      ;
; 0.333 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.459      ;
; 0.334 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.461      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.460      ;
; 0.368 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.641      ; 0.623      ;
; 0.372 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.659      ; 0.645      ;
; 0.373 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.659      ; 0.646      ;
; 0.374 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.659      ; 0.647      ;
; 0.374 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[14]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.659      ; 0.647      ;
; 0.385 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.509      ;
; 0.391 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.518      ;
; 0.391 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[6]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.518      ;
; 0.393 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.061      ; 0.538      ;
; 0.407 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.640      ; 0.661      ;
; 0.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.547      ;
; 0.427 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.641      ; 0.682      ;
; 0.441 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.567      ;
; 0.448 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.572      ;
; 0.449 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.573      ;
; 0.452 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.585      ;
; 0.461 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.586      ;
; 0.464 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.588      ;
; 0.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.590      ;
; 0.468 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.061      ; 0.613      ;
; 0.472 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[13]                            ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.057      ; 0.613      ;
; 0.473 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.053      ; 0.610      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[14]                            ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.051      ; 0.614      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[15]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.606      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.053      ; 0.616      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.053      ; 0.616      ;
; 0.483 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[15]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.035      ; 0.602      ;
; 0.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.048      ; 0.615      ;
; 0.492 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]                                                   ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.620      ;
; 0.496 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.623      ;
; 0.504 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.630      ;
; 0.507 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.633      ;
; 0.511 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.635      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.183 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.307      ;
; 0.290 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.414      ;
; 0.313 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.437      ;
; 0.317 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.780      ;
; 0.320 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.444      ;
; 0.371 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.834      ;
; 0.375 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.838      ;
; 0.377 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 0.853      ;
; 0.390 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.514      ;
; 0.393 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.517      ;
; 0.394 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.518      ;
; 0.417 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.880      ;
; 0.418 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.881      ;
; 0.424 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.053      ; 0.561      ;
; 0.426 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.053      ; 0.563      ;
; 0.427 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.053      ; 0.564      ;
; 0.429 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.053      ; 0.566      ;
; 0.443 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.906      ;
; 0.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.932      ;
; 0.492 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.955      ;
; 0.493 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.956      ;
; 0.521 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.984      ;
; 0.523 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.986      ;
; 0.524 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.987      ;
; 0.534 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 0.997      ;
; 0.569 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.032      ;
; 0.572 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.035      ;
; 0.578 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.041      ;
; 0.600 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.063      ;
; 0.604 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.067      ;
; 0.615 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.078      ;
; 0.624 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.087      ;
; 0.632 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.095      ;
; 0.635 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.098      ;
; 0.635 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.098      ;
; 0.636 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.099      ;
; 0.637 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.100      ;
; 0.655 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.118      ;
; 0.658 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.121      ;
; 0.659 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.122      ;
; 0.687 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.163      ;
; 0.687 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.150      ;
; 0.692 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.155      ;
; 0.712 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.175      ;
; 0.717 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.180      ;
; 0.735 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.198      ;
; 0.743 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.206      ;
; 0.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.211      ;
; 0.752 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.215      ;
; 0.770 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.233      ;
; 0.778 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.241      ;
; 0.779 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.242      ;
; 0.781 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.244      ;
; 0.786 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.249      ;
; 0.789 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.252      ;
; 0.831 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.294      ;
; 0.871 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.347      ;
; 0.888 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.364      ;
; 0.891 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.354      ;
; 0.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.368      ;
; 0.894 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.357      ;
; 0.900 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.363      ;
; 0.906 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.369      ;
; 0.919 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.395      ;
; 0.926 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.402      ;
; 0.966 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.442      ;
; 0.974 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.450      ;
; 0.977 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.453      ;
; 0.985 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.461      ;
; 0.988 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.464      ;
; 0.991 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.467      ;
; 0.999 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.475      ;
; 1.005 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.481      ;
; 1.017 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.493      ;
; 1.038 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.514      ;
; 1.048 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.524      ;
; 1.059 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.349      ; 1.522      ;
; 1.071 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.547      ;
; 1.072 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.548      ;
; 1.105 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.581      ;
; 1.112 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.588      ;
; 1.131 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.607      ;
; 1.158 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.634      ;
; 1.170 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.646      ;
; 1.196 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.672      ;
; 1.245 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.721      ;
; 1.255 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.731      ;
; 1.271 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.747      ;
; 1.318 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.794      ;
; 1.373 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.849      ;
; 1.382 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.362      ; 1.858      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -1.915 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -1.645     ; 0.767      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.289 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 0.646      ; 0.969      ;
; 0.850 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 0.646      ; 0.908      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.002 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 0.684      ; 0.871      ;
; 0.552  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 0.684      ; 0.925      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 2.611 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -1.523     ; 0.682      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -0.401 ; -0.217       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -0.381 ; -0.197       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; -0.201 ; -0.201       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; -0.200 ; -0.200       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; -0.199 ; -0.199       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; -0.199 ; -0.199       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; -0.199 ; -0.199       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; -0.199 ; -0.199       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.973  ; 1.189        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.973  ; 1.189        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.973  ; 1.189        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.973  ; 1.189        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.973  ; 1.189        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.975  ; 1.191        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.987  ; 1.203        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.994  ; 1.210        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 1.195  ; 1.195        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 1.195  ; 1.195        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 1.195  ; 1.195        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[26]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]        ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 3.111 ; 3.407 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 2.570 ; 3.347 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 2.570 ; 3.347 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 1.611 ; 2.533 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 2.623 ; 3.513 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 2.623 ; 3.513 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.527 ; -0.888 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.337 ; -2.101 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.337 ; -2.101 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.632 ; -1.453 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.561 ; -1.222 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.561 ; -1.222 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 6.801 ; 7.146 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.789 ; 6.054 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.787 ; 6.067 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.784 ; 6.095 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 6.180 ; 6.503 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.895 ; 6.185 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 6.465 ; 6.861 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.809 ; 6.046 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 6.077 ; 6.391 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.701 ; 5.939 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.801 ; 7.146 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.202 ; 5.392 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 4.856 ; 4.997 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.452 ; 5.693 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.462 ; 5.672 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.293 ; 5.472 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.790 ; 6.013 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.663 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 5.869 ; 6.066 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 4.880 ; 4.980 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 4.600 ; 4.664 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 4.912 ; 5.032 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 4.760 ; 4.817 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 4.630 ; 4.687 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.461 ; 4.482 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.369 ; 5.510 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.454 ; 4.476 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.869 ; 6.066 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.563 ; 5.645 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.774 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 6.140 ; 6.381 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 4.472 ; 4.526 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 4.523 ; 4.565 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 4.598 ; 4.669 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 4.544 ; 4.589 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 4.728 ; 4.802 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.741 ; 4.826 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 4.524 ; 4.572 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 4.595 ; 4.639 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 6.140 ; 6.381 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.361 ; 5.489 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 4.729 ; 4.823 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 6.578 ; 6.930 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.642 ; 5.853 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.691 ; 5.875 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.364 ; 5.539 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.705 ; 5.926 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 6.138 ; 6.395 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.267 ; 5.454 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.578 ; 6.930 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.201 ; 6.446 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.403 ; 5.585 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 5.117 ; 5.245 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.426 ; 5.575 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.674 ; 4.809 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.571 ; 5.825 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.567 ; 5.836 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.564 ; 5.863 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.944 ; 6.254 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.671 ; 5.949 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 6.218 ; 6.599 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.589 ; 5.817 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.846 ; 6.147 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.484 ; 5.713 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.577 ; 6.911 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.005 ; 5.188 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 4.674 ; 4.809 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.247 ; 5.478 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.255 ; 5.457 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.094 ; 5.266 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.607 ; 5.823 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.578 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.289 ; 4.308 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 4.699 ; 4.793 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 4.431 ; 4.490 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 4.729 ; 4.842 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 4.583 ; 4.636 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 4.459 ; 4.512 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.296 ; 4.314 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.167 ; 5.300 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.289 ; 4.308 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.648 ; 5.834 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.358 ; 5.434 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.682 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.306 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 4.306 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 4.355 ; 4.392 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 4.427 ; 4.493 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 4.374 ; 4.416 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 4.553 ; 4.622 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.566 ; 4.645 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 4.356 ; 4.399 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 4.426 ; 4.465 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.908 ; 6.136 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.161 ; 5.282 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 4.552 ; 4.641 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.926 ; 5.047 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.429 ; 5.630 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.476 ; 5.650 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.163 ; 5.329 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.489 ; 5.699 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.905 ; 6.150 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.069 ; 5.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.328 ; 6.663 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.965 ; 6.198 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.199 ; 5.372 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.926 ; 5.047 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.222 ; 5.363 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-----------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                   ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                        ; -115.974   ; -1.528 ; -3.971   ; -0.002  ; -3.000              ;
;  CLOCK_50                               ; -9.454     ; -1.528 ; N/A      ; N/A     ; -3.000              ;
;  PS2_CLK                                ; -1.876     ; -0.094 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:U5|reg1Khz               ; -0.406     ; -0.071 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg1Mhz               ; -115.974   ; 0.178  ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg25Mhz              ; -22.415    ; 0.010  ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -4.247     ; 0.183  ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A        ; N/A    ; 0.158    ; -0.002  ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A        ; N/A    ; -3.971   ; 2.611   ; -1.285              ;
; Design-wide TNS                         ; -12231.091 ; -4.851 ; -3.971   ; -0.002  ; -2950.458           ;
;  CLOCK_50                               ; -3997.351  ; -4.574 ; N/A      ; N/A     ; -2146.903           ;
;  PS2_CLK                                ; -38.336    ; -0.094 ; N/A      ; N/A     ; -39.974             ;
;  clock_divider:U5|reg1Khz               ; -0.449     ; -0.197 ; N/A      ; N/A     ; -3.855              ;
;  clock_divider:U5|reg1Mhz               ; -7039.001  ; 0.000  ; N/A      ; N/A     ; -555.120            ;
;  clock_divider:U5|reg25Mhz              ; -1125.250  ; 0.000  ; N/A      ; N/A     ; -196.605            ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -30.704    ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A        ; N/A    ; 0.000    ; -0.002  ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A        ; N/A    ; -3.971   ; 0.000   ; -1.285              ;
+-----------------------------------------+------------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.828 ; 5.980 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 4.832 ; 5.377 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 4.832 ; 5.377 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.111 ; 3.598 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 5.575 ; 5.983 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 5.575 ; 5.983 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.527 ; -0.888 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.337 ; -2.101 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.337 ; -2.101 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.632 ; -1.127 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.561 ; -1.222 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.561 ; -1.222 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 12.521 ; 12.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.937 ; 10.871 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.946 ; 10.936 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.983 ; 11.045 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.768 ; 11.698 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 11.205 ; 11.164 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 12.290 ; 12.360 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 11.086 ; 10.934 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 11.600 ; 11.562 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.912 ; 10.751 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 12.521 ; 12.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.864  ; 9.785  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.134  ; 9.108  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.280 ; 10.285 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.383 ; 10.275 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 10.015 ; 9.901  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.548 ; 10.657 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.875  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.910 ; 10.782 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.981  ; 8.909  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.382  ; 8.359  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 9.034  ; 8.988  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.751  ; 8.624  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.494  ; 8.419  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.162  ; 8.048  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.050 ; 9.892  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.146  ; 8.034  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 10.910 ; 10.782 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 10.533 ; 10.223 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.863  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.470 ; 11.322 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.228  ; 8.193  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 8.366  ; 8.245  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.488  ; 8.432  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.405  ; 8.294  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.753  ; 8.676  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.786  ; 8.710  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.371  ; 8.274  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 8.466  ; 8.345  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 11.470 ; 11.322 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.989  ; 9.816  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 8.702  ; 8.692  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 12.389 ; 12.407 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.534 ; 10.447 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.729 ; 10.539 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.935  ; 9.867  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.733 ; 10.665 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 11.664 ; 11.493 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.795  ; 9.802  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.389 ; 12.407 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.787 ; 11.561 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.062 ; 10.010 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.481  ; 9.385  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.067 ; 9.922  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.674 ; 4.809 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.571 ; 5.825 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.567 ; 5.836 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.564 ; 5.863 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.944 ; 6.254 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.671 ; 5.949 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 6.218 ; 6.599 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.589 ; 5.817 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.846 ; 6.147 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.484 ; 5.713 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.577 ; 6.911 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.005 ; 5.188 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 4.674 ; 4.809 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.247 ; 5.478 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.255 ; 5.457 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.094 ; 5.266 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.607 ; 5.823 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.578 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.289 ; 4.308 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 4.699 ; 4.793 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 4.431 ; 4.490 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 4.729 ; 4.842 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 4.583 ; 4.636 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 4.459 ; 4.512 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.296 ; 4.314 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.167 ; 5.300 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.289 ; 4.308 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.648 ; 5.834 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.358 ; 5.434 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.682 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.306 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 4.306 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 4.355 ; 4.392 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 4.427 ; 4.493 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 4.374 ; 4.416 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 4.553 ; 4.622 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.566 ; 4.645 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 4.356 ; 4.399 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 4.426 ; 4.465 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.908 ; 6.136 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.161 ; 5.282 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 4.552 ; 4.641 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.926 ; 5.047 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.429 ; 5.630 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.476 ; 5.650 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.163 ; 5.329 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.489 ; 5.699 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.905 ; 6.150 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.069 ; 5.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.328 ; 6.663 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.965 ; 6.198 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.199 ; 5.372 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.926 ; 5.047 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.222 ; 5.363 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 23155    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3767         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 615      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 23155    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3767         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 615      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 211   ; 211  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 17 17:07:46 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Mhz clock_divider:U5|reg1Mhz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|dec_keyboard:U2|f3 ps2_keyboard:U3|dec_keyboard:U2|f3
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Khz clock_divider:U5|reg1Khz
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|scan_ready ps2_keyboard:U3|keyboard:U1|scan_ready
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|ready_set ps2_keyboard:U3|keyboard:U1|ready_set
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg25Mhz clock_divider:U5|reg25Mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -115.974
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -115.974     -7039.001 clock_divider:U5|reg1Mhz 
    Info (332119):   -22.415     -1125.250 clock_divider:U5|reg25Mhz 
    Info (332119):    -9.454     -3997.351 CLOCK_50 
    Info (332119):    -4.247       -30.704 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.876       -38.336 PS2_CLK 
    Info (332119):    -0.406        -0.449 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.528
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.528        -4.574 CLOCK_50 
    Info (332119):    -0.080        -0.080 PS2_CLK 
    Info (332119):    -0.071        -0.197 clock_divider:U5|reg1Khz 
    Info (332119):     0.010         0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.250         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.405         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -3.971
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.971        -3.971 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.158         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.014         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     4.435         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2146.903 CLOCK_50 
    Info (332119):    -3.000       -32.555 PS2_CLK 
    Info (332119):    -1.285      -555.120 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285      -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285       -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285        -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -104.348
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -104.348     -6388.976 clock_divider:U5|reg1Mhz 
    Info (332119):   -20.231     -1011.603 clock_divider:U5|reg25Mhz 
    Info (332119):    -8.632     -3568.423 CLOCK_50 
    Info (332119):    -3.813       -28.099 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.610       -33.311 PS2_CLK 
    Info (332119):    -0.269        -0.269 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.406
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.406        -4.202 CLOCK_50 
    Info (332119):    -0.094        -0.094 PS2_CLK 
    Info (332119):     0.027         0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.122         0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.336         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.356         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -3.461
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.461        -3.461 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.231         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.013         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     3.997         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2114.079 CLOCK_50 
    Info (332119):    -3.000       -32.555 PS2_CLK 
    Info (332119):    -1.285      -555.120 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285      -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285       -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285        -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -57.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -57.102     -3340.350 clock_divider:U5|reg1Mhz 
    Info (332119):   -10.399      -482.883 clock_divider:U5|reg25Mhz 
    Info (332119):    -4.832     -1840.159 CLOCK_50 
    Info (332119):    -1.426        -8.767 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -0.409        -6.427 PS2_CLK 
    Info (332119):     0.313         0.000 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -0.812
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.812        -2.658 CLOCK_50 
    Info (332119):    -0.064        -0.128 clock_divider:U5|reg1Khz 
    Info (332119):     0.014         0.000 PS2_CLK 
    Info (332119):     0.063         0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.178         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.183         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -1.915
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.915        -1.915 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.289         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.002        -0.002 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     2.611         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1116.604 CLOCK_50 
    Info (332119):    -3.000       -39.974 PS2_CLK 
    Info (332119):    -1.000      -432.000 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.000      -153.000 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.000       -10.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.000        -3.000 clock_divider:U5|reg1Khz 
    Info (332119):    -1.000        -1.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.000        -1.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 473 megabytes
    Info: Processing ended: Fri Mar 17 17:08:31 2017
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:44


