#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec  7 20:58:59 2019
# Process ID: 21248
# Current directory: C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier
# Command line: vivado.exe -mode tcl -source script.tcl
# Log file: C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado.log
# Journal file: C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier\vivado.jou
#-----------------------------------------------------------
source script.tcl
# create_project -quiet vivado_project ./vivado_project -part xc7z020clg484-1
# add_files -norecurse {./src/systolic.vhd ./src/counter.vhd ./src/pe.vhd ./src/util_package.vhd}
# update_compile_order -fileset sources_1
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
# add_files -fileset sim_1 -norecurse {./sim/pipe.sv ./sim/testbench.sv ./sim/A.mem ./sim/B.mem}
# update_compile_order -fileset sim_1
# launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dut_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/A.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/B.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/A.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/B.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dut_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/sim/pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/sim/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj dut_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/src/util_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/src/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/src/pe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pe'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/src/systolic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'systolic'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 5c4b7585737c4ea3a874182d7faacf0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dut_tb_behav xil_defaultlib.dut_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c4b7585737c4ea3a874182d7faacf0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dut_tb_behav xil_defaultlib.dut_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.util_package
Compiling module xil_defaultlib.pipe(pipes=1)
Compiling module xil_defaultlib.pipe(pipes=2)
Compiling module xil_defaultlib.pipe(pipes=3)
Compiling architecture behavioral of entity xil_defaultlib.pe [pe_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.systolic [systolic_default]
Compiling module xil_defaultlib.pipe(D_W=1,pipes=1)
Compiling module xil_defaultlib.pipe(D_W=1,pipes=2)
Compiling module xil_defaultlib.pipe(D_W=1,pipes=3)
Compiling module xil_defaultlib.pipe(D_W=1,pipes=4)
Compiling module xil_defaultlib.pipe(D_W=1,pipes=5)
Compiling module xil_defaultlib.pipe(D_W=1,pipes=6)
Compiling module xil_defaultlib.pipe(D_W=1,pipes=7)
Compiling module xil_defaultlib.dut_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dut_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab -notrace
couldn't read file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  7 20:59:25 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 384.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dut_tb_behav -key {Behavioral:sim_1:Functional:dut_tb} -tclbatch {dut_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source dut_tb.tcl
## current_wave_config
Out at PE[0][0] is 80 at 115.00 ns
Out at PE[0][1] is 185 at 125.00 ns
Out at PE[1][0] is 101 at 125.00 ns
Out at PE[0][2] is 195 at 135.00 ns
Out at PE[1][1] is 246 at 135.00 ns
Out at PE[2][0] is 100 at 135.00 ns
Out at PE[0][3] is 208 at 145.00 ns
Out at PE[1][2] is 194 at 145.00 ns
Out at PE[2][1] is 219 at 145.00 ns
Out at PE[3][0] is 111 at 145.00 ns
Out at PE[1][3] is 254 at 155.00 ns
Out at PE[2][2] is 242 at 155.00 ns
Out at PE[3][1] is 253 at 155.00 ns
Out at PE[2][3] is 238 at 165.00 ns
Out at PE[3][2] is 194 at 165.00 ns
Out at PE[3][3] is 240 at 175.00 ns
Out at PE[0][0] is 171 at 195.00 ns
Out at PE[0][1] is 117 at 205.00 ns
Out at PE[1][0] is 155 at 205.00 ns
Out at PE[0][2] is 215 at 215.00 ns
Out at PE[1][1] is 172 at 215.00 ns
Out at PE[2][0] is 205 at 215.00 ns
Out at PE[0][3] is 135 at 225.00 ns
Out at PE[1][2] is 226 at 225.00 ns
Out at PE[2][1] is 157 at 225.00 ns
Out at PE[3][0] is 151 at 225.00 ns
Out at PE[1][3] is 219 at 235.00 ns
Out at PE[2][2] is 269 at 235.00 ns
Out at PE[3][1] is 197 at 235.00 ns
Out at PE[2][3] is 181 at 245.00 ns
Out at PE[3][2] is 270 at 245.00 ns
Out at PE[3][3] is 248 at 255.00 ns
Out at PE[0][0] is 74 at 275.00 ns
Out at PE[0][1] is 149 at 285.00 ns
Out at PE[1][0] is 71 at 285.00 ns
Out at PE[0][2] is 148 at 295.00 ns
Out at PE[1][1] is 166 at 295.00 ns
Out at PE[2][0] is 108 at 295.00 ns
Out at PE[0][3] is 146 at 305.00 ns
Out at PE[1][2] is 135 at 305.00 ns
Out at PE[2][1] is 243 at 305.00 ns
Out at PE[3][0] is 82 at 305.00 ns
Out at PE[1][3] is 149 at 315.00 ns
Out at PE[2][2] is 171 at 315.00 ns
Out at PE[3][1] is 257 at 315.00 ns
Out at PE[2][3] is 241 at 325.00 ns
Out at PE[3][2] is 267 at 325.00 ns
Out at PE[3][3] is 274 at 335.00 ns
Out at PE[0][0] is 121 at 355.00 ns
Out at PE[0][1] is 136 at 365.00 ns
Out at PE[1][0] is 148 at 365.00 ns
Out at PE[0][2] is 170 at 375.00 ns
Out at PE[1][1] is 150 at 375.00 ns
Out at PE[2][0] is 170 at 375.00 ns
Out at PE[0][3] is 134 at 385.00 ns
Out at PE[1][2] is 193 at 385.00 ns
Out at PE[2][1] is 148 at 385.00 ns
Out at PE[3][0] is 227 at 385.00 ns
Out at PE[1][3] is 149 at 395.00 ns
Out at PE[2][2] is 255 at 395.00 ns
Out at PE[3][1] is 210 at 395.00 ns
Out at PE[2][3] is 190 at 405.00 ns
Out at PE[3][2] is 290 at 405.00 ns
Out at PE[3][3] is 230 at 415.00 ns
$finish called at time : 425 ns : File "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/sim/testbench.sv" Line 268
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dut_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 390.344 ; gain = 30.816
# close_sim
INFO: [Simtcl 6-16] Simulation closed
# exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 20:59:31 2019...
