/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [46:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [5:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_53z;
  wire [18:0] celloutsig_0_54z;
  wire [13:0] celloutsig_0_55z;
  reg [17:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [11:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  reg [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_1z ? celloutsig_0_23z[4] : celloutsig_0_19z;
  assign celloutsig_0_3z = celloutsig_0_2z[9] ? in_data[35] : celloutsig_0_1z;
  assign celloutsig_0_33z = celloutsig_0_20z[1] ? celloutsig_0_21z[6] : in_data[24];
  assign celloutsig_0_37z = celloutsig_0_13z ? celloutsig_0_31z[18] : celloutsig_0_34z;
  assign celloutsig_0_45z = celloutsig_0_10z[0] ? celloutsig_0_6z : celloutsig_0_7z[3];
  assign celloutsig_0_47z = celloutsig_0_37z ? celloutsig_0_1z : celloutsig_0_26z;
  assign celloutsig_0_73z = celloutsig_0_18z[5] ? celloutsig_0_55z[7] : celloutsig_0_21z[7];
  assign celloutsig_1_0z = in_data[149] ? in_data[188] : in_data[174];
  assign celloutsig_1_3z = in_data[159] ? celloutsig_1_2z[16] : celloutsig_1_0z;
  assign celloutsig_1_11z = celloutsig_1_1z[8] ? in_data[133] : celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_2z[10] ? in_data[121] : celloutsig_1_17z;
  assign celloutsig_0_11z = celloutsig_0_5z[15] ? celloutsig_0_10z[3] : celloutsig_0_8z;
  assign celloutsig_0_13z = celloutsig_0_2z[10] ? celloutsig_0_6z : celloutsig_0_9z;
  assign celloutsig_0_1z = in_data[55] ? in_data[1] : celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_9z ? celloutsig_0_4z : celloutsig_0_10z[3];
  assign celloutsig_0_15z = celloutsig_0_2z[5] ? celloutsig_0_13z : celloutsig_0_4z;
  assign celloutsig_0_17z = celloutsig_0_2z[10] ? celloutsig_0_12z : celloutsig_0_16z;
  assign celloutsig_0_19z = celloutsig_0_1z ? celloutsig_0_13z : celloutsig_0_7z[7];
  assign celloutsig_0_26z = celloutsig_0_7z[7] ? celloutsig_0_17z : celloutsig_0_8z;
  assign celloutsig_0_29z = celloutsig_0_20z[2] ? celloutsig_0_23z[1] : celloutsig_0_5z[15];
  assign celloutsig_0_0z = ~((in_data[88] | in_data[39]) & in_data[73]);
  assign celloutsig_0_32z = ~((in_data[26] | celloutsig_0_25z) & celloutsig_0_9z);
  assign celloutsig_0_34z = ~((celloutsig_0_16z | celloutsig_0_13z) & celloutsig_0_22z);
  assign celloutsig_0_38z = ~((celloutsig_0_22z | celloutsig_0_21z[5]) & celloutsig_0_30z);
  assign celloutsig_0_41z = ~((celloutsig_0_33z | celloutsig_0_8z) & in_data[92]);
  assign celloutsig_0_42z = ~((celloutsig_0_32z | celloutsig_0_24z) & celloutsig_0_11z);
  assign celloutsig_0_4z = ~((in_data[35] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_51z = ~((celloutsig_0_7z[4] | celloutsig_0_17z) & celloutsig_0_16z);
  assign celloutsig_0_60z = ~((celloutsig_0_32z | celloutsig_0_29z) & celloutsig_0_31z[21]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_5z[1]) & celloutsig_0_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | in_data[173]) & celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[3] | celloutsig_1_5z[10]) & in_data[157]);
  assign celloutsig_1_9z = ~((celloutsig_1_4z[2] | in_data[147]) & celloutsig_1_6z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z | in_data[37]) & celloutsig_0_5z[6]);
  assign celloutsig_1_17z = ~((celloutsig_1_9z | celloutsig_1_10z[2]) & celloutsig_1_8z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z[2] | celloutsig_1_11z) & celloutsig_1_9z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z[3] | celloutsig_0_8z) & celloutsig_0_3z);
  assign celloutsig_0_16z = ~((celloutsig_0_5z[17] | celloutsig_0_10z[3]) & in_data[51]);
  assign celloutsig_0_22z = ~((celloutsig_0_15z | celloutsig_0_14z) & celloutsig_0_15z);
  assign celloutsig_0_24z = ~((celloutsig_0_23z[3] | celloutsig_0_17z) & celloutsig_0_1z);
  assign celloutsig_0_25z = ~((celloutsig_0_3z | celloutsig_0_13z) & celloutsig_0_22z);
  assign celloutsig_0_31z = ~ in_data[77:31];
  assign celloutsig_0_53z = ~ celloutsig_0_35z[2:0];
  assign celloutsig_0_54z = ~ { celloutsig_0_31z[36:19], celloutsig_0_47z };
  assign celloutsig_0_55z = ~ celloutsig_0_54z[16:3];
  assign celloutsig_1_4z = ~ { in_data[101:100], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_20z = ~ { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_21z = ~ { celloutsig_0_2z[6:0], celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_23z = ~ { in_data[95:90], celloutsig_0_16z };
  assign celloutsig_0_2z = ~ { in_data[39:30], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_35z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_35z = { celloutsig_0_7z[7:3], celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[74:57];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[153:138], celloutsig_1_0z };
  assign { celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_7z[1], celloutsig_0_7z[8:4] } = ~ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[77:74], celloutsig_0_0z };
  assign { celloutsig_0_10z[6], celloutsig_0_10z[3], celloutsig_0_10z[4], celloutsig_0_10z[5], celloutsig_0_10z[0] } = ~ { celloutsig_0_7z[3], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_65z[11], celloutsig_0_65z[5:3], celloutsig_0_65z[6], celloutsig_0_65z[0], celloutsig_0_65z[8], celloutsig_0_65z[10:9], celloutsig_0_65z[1], celloutsig_0_65z[7] } = ~ { celloutsig_0_60z, celloutsig_0_53z, celloutsig_0_51z, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_9z };
  assign { celloutsig_1_1z[2], celloutsig_1_1z[8:3] } = ~ { celloutsig_1_0z, in_data[170:165] };
  assign { celloutsig_0_18z[7], celloutsig_0_18z[4], celloutsig_0_18z[5], celloutsig_0_18z[6], celloutsig_0_18z[1:0] } = ~ { celloutsig_0_10z[6], celloutsig_0_10z[3], celloutsig_0_10z[4], celloutsig_0_10z[5], celloutsig_0_4z, celloutsig_0_1z };
  assign { celloutsig_1_5z[2], celloutsig_1_5z[8:5], celloutsig_1_5z[10:9] } = ~ { celloutsig_1_1z[2], celloutsig_1_1z[8:3] };
  assign { celloutsig_1_10z[2], celloutsig_1_10z[7:3] } = ~ { celloutsig_1_1z[2], celloutsig_1_1z[7:3] };
  assign { out_data[32], out_data[34], out_data[47], out_data[41:39], out_data[42], out_data[36], out_data[44], out_data[46:45], out_data[37], out_data[43], out_data[35] } = ~ { celloutsig_0_41z, celloutsig_0_22z, celloutsig_0_65z[11], celloutsig_0_65z[5:3], celloutsig_0_65z[6], celloutsig_0_65z[0], celloutsig_0_65z[8], celloutsig_0_65z[10:9], celloutsig_0_65z[1], celloutsig_0_65z[7], celloutsig_0_1z };
  assign celloutsig_0_10z[2:1] = { celloutsig_0_10z[3], celloutsig_0_10z[4] };
  assign celloutsig_0_18z[3:2] = { celloutsig_0_18z[4], celloutsig_0_18z[5] };
  assign celloutsig_0_65z[2] = celloutsig_0_65z[6];
  assign celloutsig_0_7z[2] = celloutsig_0_7z[3];
  assign celloutsig_1_10z[1:0] = { celloutsig_1_10z[2], celloutsig_1_10z[2] };
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign { celloutsig_1_5z[4:3], celloutsig_1_5z[1:0] } = { celloutsig_1_5z[10:9], celloutsig_1_5z[2], celloutsig_1_5z[2] };
  assign { out_data[128], out_data[96], out_data[38], out_data[33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[42], out_data[34], celloutsig_0_73z };
endmodule
