Analysis & Synthesis report for findPrimeNumbers
Tue Dec  1 17:20:33 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |findPrimeNumbers|bloco_controle_find_prime_numbers:BC|estadoAtual
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_pup3:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |findPrimeNumbers
 15. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO
 16. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegAteN
 17. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|incrementador:IncI
 18. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxI
 19. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegI
 20. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegNotPrimo
 21. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|incrementador:IncDivisor
 22. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxDivisor
 23. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegDivisor
 24. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|subtrator:SubDividendo
 25. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxDividendo
 26. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegDividendo
 27. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM
 28. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorMenorIgual:CompIAten
 30. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorMaiorIgual:CompDividendoDivisor
 31. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorMenor:CompDivisorI
 32. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorIgual:CompDivisorIgualI
 33. Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegOutput
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|comparadorIgual:CompDivisorIgualI"
 36. Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxDivisor"
 37. Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|registrador:RegNotPrimo"
 38. Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxI"
 39. Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  1 17:20:33 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; findPrimeNumbers                            ;
; Top-level Entity Name              ; findPrimeNumbers                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 111                                         ;
;     Total combinational functions  ; 87                                          ;
;     Dedicated logic registers      ; 69                                          ;
; Total registers                    ; 69                                          ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                            ; findPrimeNumbers   ; findPrimeNumbers   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; registrador.vhd                        ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/registrador.vhd                                          ;         ;
; incrementador.vhd                      ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/incrementador.vhd                                        ;         ;
; comparadorMenor.vhd                    ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/comparadorMenor.vhd                                      ;         ;
; comparadorIgual.vhd                    ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/comparadorIgual.vhd                                      ;         ;
; comparadorMenorIgual.vhd               ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/comparadorMenorIgual.vhd                                 ;         ;
; multiplexador2.vhd                     ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/multiplexador2.vhd                                       ;         ;
; findPrimeNumbers.vhd                   ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd                                     ;         ;
; comparadorMaiorIgual.vhd               ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/comparadorMaiorIgual.vhd                                 ;         ;
; subtrator.vhd                          ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/subtrator.vhd                                            ;         ;
; bloco_operativo_find_prime_numbers.vhd ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd                   ;         ;
; memoriaRam.vhd                         ; yes             ; User Wizard-Generated File   ; /home/bruno/findPrimeNumbers/memoriaRam.vhd                                           ;         ;
; bloco_controle_find_prime_numbers.vhd  ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/bloco_controle_find_prime_numbers.vhd                    ;         ;
; Pkg_find_prime_numbers_BC_Estado.vhd   ; yes             ; User VHDL File               ; /home/bruno/findPrimeNumbers/Pkg_find_prime_numbers_BC_Estado.vhd                     ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                         ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                             ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                             ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                           ; yes             ; Megafunction                 ; /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_pup3.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/bruno/findPrimeNumbers/db/altsyncram_pup3.tdf                                   ;         ;
+----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 111       ;
;                                             ;           ;
; Total combinational functions               ; 87        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 15        ;
;     -- 3 input functions                    ; 40        ;
;     -- <=2 input functions                  ; 32        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 45        ;
;     -- arithmetic mode                      ; 42        ;
;                                             ;           ;
; Total registers                             ; 69        ;
;     -- Dedicated logic registers            ; 69        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
; Total memory bits                           ; 256       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 70        ;
; Total fan-out                               ; 630       ;
; Average fan-out                             ; 2.45      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name                        ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |findPrimeNumbers                                 ; 87 (1)              ; 69 (0)                    ; 256         ; 0            ; 0       ; 0         ; 50   ; 0            ; |findPrimeNumbers                                                                                                                     ; findPrimeNumbers                   ; work         ;
;    |bloco_controle_find_prime_numbers:BC|         ; 25 (25)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_controle_find_prime_numbers:BC                                                                                ; bloco_controle_find_prime_numbers  ; work         ;
;    |bloco_operativo_find_prime_numbers:BO|        ; 61 (0)              ; 41 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO                                                                               ; bloco_operativo_find_prime_numbers ; work         ;
;       |comparadorIgual:CompDivisorIgualI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|comparadorIgual:CompDivisorIgualI                                             ; comparadorIgual                    ; work         ;
;       |comparadorMaiorIgual:CompDividendoDivisor| ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|comparadorMaiorIgual:CompDividendoDivisor                                     ; comparadorMaiorIgual               ; work         ;
;       |comparadorMenor:CompDivisorI|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|comparadorMenor:CompDivisorI                                                  ; comparadorMenor                    ; work         ;
;       |comparadorMenorIgual:CompIAten|            ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|comparadorMenorIgual:CompIAten                                                ; comparadorMenorIgual               ; work         ;
;       |memoriaRAM:RAM|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM                                                                ; memoriaRAM                         ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component                                ; altsyncram                         ; work         ;
;             |altsyncram_pup3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_pup3:auto_generated ; altsyncram_pup3                    ; work         ;
;       |registrador:RegAteN|                       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|registrador:RegAteN                                                           ; registrador                        ; work         ;
;       |registrador:RegDividendo|                  ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|registrador:RegDividendo                                                      ; registrador                        ; work         ;
;       |registrador:RegDivisor|                    ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|registrador:RegDivisor                                                        ; registrador                        ; work         ;
;       |registrador:RegI|                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|registrador:RegI                                                              ; registrador                        ; work         ;
;       |registrador:RegNotPrimo|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|registrador:RegNotPrimo                                                       ; registrador                        ; work         ;
;       |registrador:RegOutput|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|registrador:RegOutput                                                         ; registrador                        ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_pup3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 1            ; --           ; --           ; 256  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |findPrimeNumbers|bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM ; memoriaRam.vhd  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |findPrimeNumbers|bloco_controle_find_prime_numbers:BC|estadoAtual                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+------------------+------------------+------------------+-------------------+------------------+------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+------------------+
; Name              ; estadoAtual.SL29 ; estadoAtual.SL28 ; estadoAtual.SL27 ; estadoAtual.SL26a ; estadoAtual.SL26 ; estadoAtual.SL25 ; estadoAtual.SL24a ; estadoAtual.SL24 ; estadoAtual.SL23 ; estadoAtual.SL22 ; estadoAtual.SL20 ; estadoAtual.SL19 ; estadoAtual.SL18 ; estadoAtual.SL16 ; estadoAtual.SL15 ; estadoAtual.SL14 ; estadoAtual.SL13 ; estadoAtual.SL12 ; estadoAtual.SL11 ; estadoAtual.SL10 ; estadoAtual.SL09 ; estadoAtual.SL08 ; estadoAtual.SL07 ; estadoAtual.SL06 ; estadoAtual.SL05 ; estadoAtual.SL03a ; estadoAtual.SL03 ; estadoAtual.SL01 ;
+-------------------+------------------+------------------+------------------+-------------------+------------------+------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+------------------+
; estadoAtual.SL01  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ;
; estadoAtual.SL03  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 1                ;
; estadoAtual.SL03a ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 1                ;
; estadoAtual.SL05  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL06  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL07  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL08  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL09  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL10  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL11  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL12  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL13  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL14  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL15  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL16  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL18  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL19  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL20  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL22  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL23  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL24  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL24a ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL25  ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL26  ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL26a ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL27  ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL28  ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
; estadoAtual.SL29  ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ;
+-------------------+------------------+------------------+------------------+-------------------+------------------+------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 69    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 69    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |findPrimeNumbers|bloco_controle_find_prime_numbers:BC|Selector18 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |findPrimeNumbers|bloco_controle_find_prime_numbers:BC|Selector10 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |findPrimeNumbers|bloco_controle_find_prime_numbers:BC|Selector15 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |findPrimeNumbers|bloco_controle_find_prime_numbers:BC|Selector27 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_pup3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |findPrimeNumbers ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; dataWidth      ; 8     ; Signed Integer                                          ;
; addressWidth   ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                            ;
; addresswidth   ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegAteN ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|incrementador:IncI ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                               ;
; issigned       ; true  ; Enumerated                                                                   ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxI ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegI ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegNotPrimo ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|incrementador:IncDivisor ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
; issigned       ; true  ; Enumerated                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxDivisor ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegDivisor ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|subtrator:SubDividendo ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                   ;
; issigned       ; false ; Enumerated                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxDividendo ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegDividendo ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                                           ;
; addresswidth   ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_pup3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorMenorIgual:CompIAten ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                           ;
; issigned       ; false ; Enumerated                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorMaiorIgual:CompDividendoDivisor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                      ;
; issigned       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorMenor:CompDivisorI ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
; issigned       ; false ; Enumerated                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|comparadorIgual:CompDivisorIgualI ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                              ;
; issigned       ; false ; Enumerated                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bloco_operativo_find_prime_numbers:BO|registrador:RegOutput ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 1                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|comparadorIgual:CompDivisorIgualI" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; inp1 ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxDivisor" ;
+------------+-------+----------+-------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                     ;
+------------+-------+----------+-------------------------------------------------------------+
; inp0[7..2] ; Input ; Info     ; Stuck at GND                                                ;
; inp0[1]    ; Input ; Info     ; Stuck at VCC                                                ;
; inp0[0]    ; Input ; Info     ; Stuck at GND                                                ;
+------------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|registrador:RegNotPrimo" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; datain ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxI" ;
+------------+-------+----------+-------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                               ;
+------------+-------+----------+-------------------------------------------------------+
; inp0[7..2] ; Input ; Info     ; Stuck at GND                                          ;
; inp0[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; inp0[0]    ; Input ; Info     ; Stuck at GND                                          ;
+------------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operativo_find_prime_numbers:BO"                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; testi         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testdividendo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testdivisor   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testaten      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testnotprimo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 69                          ;
;     CLR               ; 29                          ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SLD       ; 24                          ;
; cycloneiii_lcell_comb ; 88                          ;
;     arith             ; 42                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 28                          ;
;     normal            ; 46                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 15                          ;
; cycloneiii_ram_block  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Dec  1 17:20:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off findPrimeNumbers -c findPrimeNumbers
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-behavioural File: /home/bruno/findPrimeNumbers/registrador.vhd Line: 19
    Info (12023): Found entity 1: registrador File: /home/bruno/findPrimeNumbers/registrador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file incrementador.vhd
    Info (12022): Found design unit 1: incrementador-behavioural File: /home/bruno/findPrimeNumbers/incrementador.vhd Line: 16
    Info (12023): Found entity 1: incrementador File: /home/bruno/findPrimeNumbers/incrementador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparadorMenor.vhd
    Info (12022): Found design unit 1: comparadorMenor-behavioural File: /home/bruno/findPrimeNumbers/comparadorMenor.vhd Line: 16
    Info (12023): Found entity 1: comparadorMenor File: /home/bruno/findPrimeNumbers/comparadorMenor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparadorIgual.vhd
    Info (12022): Found design unit 1: comparadorIgual-behavioural File: /home/bruno/findPrimeNumbers/comparadorIgual.vhd Line: 16
    Info (12023): Found entity 1: comparadorIgual File: /home/bruno/findPrimeNumbers/comparadorIgual.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparadorMenorIgual.vhd
    Info (12022): Found design unit 1: comparadorMenorIgual-behavioural File: /home/bruno/findPrimeNumbers/comparadorMenorIgual.vhd Line: 17
    Info (12023): Found entity 1: comparadorMenorIgual File: /home/bruno/findPrimeNumbers/comparadorMenorIgual.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador2.vhd
    Info (12022): Found design unit 1: multiplexador2-behavioural File: /home/bruno/findPrimeNumbers/multiplexador2.vhd Line: 16
    Info (12023): Found entity 1: multiplexador2 File: /home/bruno/findPrimeNumbers/multiplexador2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file findPrimeNumbers.vhd
    Info (12022): Found design unit 1: findPrimeNumbers-structural File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 216
    Info (12023): Found entity 1: findPrimeNumbers File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 193
Info (12021): Found 2 design units, including 1 entities, in source file comparadorMaiorIgual.vhd
    Info (12022): Found design unit 1: comparadorMaiorIgual-behavioural File: /home/bruno/findPrimeNumbers/comparadorMaiorIgual.vhd Line: 16
    Info (12023): Found entity 1: comparadorMaiorIgual File: /home/bruno/findPrimeNumbers/comparadorMaiorIgual.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file subtrator.vhd
    Info (12022): Found design unit 1: subtrator-behavioural File: /home/bruno/findPrimeNumbers/subtrator.vhd Line: 16
    Info (12023): Found entity 1: subtrator File: /home/bruno/findPrimeNumbers/subtrator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bloco_operativo_find_prime_numbers.vhd
    Info (12022): Found design unit 1: bloco_operativo_find_prime_numbers-structuralDatapath File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 28
    Info (12023): Found entity 1: bloco_operativo_find_prime_numbers File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaRam.vhd
    Info (12022): Found design unit 1: memoriaram-SYN File: /home/bruno/findPrimeNumbers/memoriaRam.vhd Line: 58
    Info (12023): Found entity 1: memoriaRAM File: /home/bruno/findPrimeNumbers/memoriaRam.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file bloco_controle_find_prime_numbers.vhd
    Info (12022): Found design unit 1: bloco_controle_find_prime_numbers-behaviouralFSM File: /home/bruno/findPrimeNumbers/bloco_controle_find_prime_numbers.vhd Line: 24
    Info (12023): Found entity 1: bloco_controle_find_prime_numbers File: /home/bruno/findPrimeNumbers/bloco_controle_find_prime_numbers.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file Pkg_find_prime_numbers_BC_Estado.vhd
    Info (12022): Found design unit 1: Pkg_find_prime_numbers_BC_Estado File: /home/bruno/findPrimeNumbers/Pkg_find_prime_numbers_BC_Estado.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench_mux2x1.vhd
    Info (12022): Found design unit 1: testbench_mux2x1-arch File: /home/bruno/findPrimeNumbers/testbench_mux2x1.vhd Line: 12
    Info (12023): Found entity 1: testbench_mux2x1 File: /home/bruno/findPrimeNumbers/testbench_mux2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_comparadorMenor.vhd
    Info (12022): Found design unit 1: testbench_comparadorMenor-arch File: /home/bruno/findPrimeNumbers/testbench_comparadorMenor.vhd Line: 12
    Info (12023): Found entity 1: testbench_comparadorMenor File: /home/bruno/findPrimeNumbers/testbench_comparadorMenor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_comparadorIgual.vhd
    Info (12022): Found design unit 1: testbench_comparadorIgual-arch File: /home/bruno/findPrimeNumbers/testbench_comparadorIgual.vhd Line: 12
    Info (12023): Found entity 1: testbench_comparadorIgual File: /home/bruno/findPrimeNumbers/testbench_comparadorIgual.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_comparadorMenorIgual.vhd
    Info (12022): Found design unit 1: testbench_comparadorMenorIgual-arch File: /home/bruno/findPrimeNumbers/testbench_comparadorMenorIgual.vhd Line: 12
    Info (12023): Found entity 1: testbench_comparadorMenorIgual File: /home/bruno/findPrimeNumbers/testbench_comparadorMenorIgual.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_comparadorMaiorIgual.vhd
    Info (12022): Found design unit 1: testbench_comparadorMaiorIgual-arch File: /home/bruno/findPrimeNumbers/testbench_comparadorMaiorIgual.vhd Line: 12
    Info (12023): Found entity 1: testbench_comparadorMaiorIgual File: /home/bruno/findPrimeNumbers/testbench_comparadorMaiorIgual.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_registrador.vhd
    Info (12022): Found design unit 1: testbench_registrador-arch File: /home/bruno/findPrimeNumbers/testbench_registrador.vhd Line: 12
    Info (12023): Found entity 1: testbench_registrador File: /home/bruno/findPrimeNumbers/testbench_registrador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_incrementador.vhd
    Info (12022): Found design unit 1: testbench_incrementador-arch File: /home/bruno/findPrimeNumbers/testbench_incrementador.vhd Line: 12
    Info (12023): Found entity 1: testbench_incrementador File: /home/bruno/findPrimeNumbers/testbench_incrementador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_subtrator.vhd
    Info (12022): Found design unit 1: testbench_subtrator-arch File: /home/bruno/findPrimeNumbers/testbench_subtrator.vhd Line: 12
    Info (12023): Found entity 1: testbench_subtrator File: /home/bruno/findPrimeNumbers/testbench_subtrator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_memoriaRAM.vhd
    Info (12022): Found design unit 1: testbench_memoriaRAM-arch File: /home/bruno/findPrimeNumbers/testbench_memoriaRAM.vhd Line: 13
    Info (12023): Found entity 1: testbench_memoriaRAM File: /home/bruno/findPrimeNumbers/testbench_memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_BC.vhd
    Info (12022): Found design unit 1: testbench_BC-arch File: /home/bruno/findPrimeNumbers/testbench_BC.vhd Line: 14
    Info (12023): Found entity 1: testbench_BC File: /home/bruno/findPrimeNumbers/testbench_BC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbench_BO.vhd
    Info (12022): Found design unit 1: testbench_BO-arch File: /home/bruno/findPrimeNumbers/testbench_BO.vhd Line: 14
    Info (12023): Found entity 1: testbench_BO File: /home/bruno/findPrimeNumbers/testbench_BO.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbench_findPrimeNumbers.vhd
    Info (12022): Found design unit 1: testbench_findPrimeNumbers-arch File: /home/bruno/findPrimeNumbers/testbench_findPrimeNumbers.vhd Line: 15
    Info (12023): Found entity 1: testbench_findPrimeNumbers File: /home/bruno/findPrimeNumbers/testbench_findPrimeNumbers.vhd Line: 7
Info (12127): Elaborating entity "findPrimeNumbers" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at findPrimeNumbers.vhd(264): object "testI" assigned a value but never read File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at findPrimeNumbers.vhd(264): object "testDividendo" assigned a value but never read File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at findPrimeNumbers.vhd(264): object "testDivisor" assigned a value but never read File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at findPrimeNumbers.vhd(264): object "testAteN" assigned a value but never read File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at findPrimeNumbers.vhd(266): object "testNotPrimo" assigned a value but never read File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 266
Info (12128): Elaborating entity "bloco_operativo_find_prime_numbers" for hierarchy "bloco_operativo_find_prime_numbers:BO" File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 270
Info (12128): Elaborating entity "registrador" for hierarchy "bloco_operativo_find_prime_numbers:BO|registrador:RegAteN" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 143
Info (12128): Elaborating entity "incrementador" for hierarchy "bloco_operativo_find_prime_numbers:BO|incrementador:IncI" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 151
Info (12128): Elaborating entity "multiplexador2" for hierarchy "bloco_operativo_find_prime_numbers:BO|multiplexador2:MuxI" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 155
Info (12128): Elaborating entity "registrador" for hierarchy "bloco_operativo_find_prime_numbers:BO|registrador:RegNotPrimo" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 168
Info (12128): Elaborating entity "subtrator" for hierarchy "bloco_operativo_find_prime_numbers:BO|subtrator:SubDividendo" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 193
Info (12128): Elaborating entity "memoriaRAM" for hierarchy "bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 210
Info (12128): Elaborating entity "altsyncram" for hierarchy "bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component" File: /home/bruno/findPrimeNumbers/memoriaRam.vhd Line: 65
Info (12130): Elaborated megafunction instantiation "bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component" File: /home/bruno/findPrimeNumbers/memoriaRam.vhd Line: 65
Info (12133): Instantiated megafunction "bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: /home/bruno/findPrimeNumbers/memoriaRam.vhd Line: 65
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pup3.tdf
    Info (12023): Found entity 1: altsyncram_pup3 File: /home/bruno/findPrimeNumbers/db/altsyncram_pup3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pup3" for hierarchy "bloco_operativo_find_prime_numbers:BO|memoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_pup3:auto_generated" File: /home/bruno/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "comparadorMenorIgual" for hierarchy "bloco_operativo_find_prime_numbers:BO|comparadorMenorIgual:CompIAten" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 217
Info (12128): Elaborating entity "comparadorMaiorIgual" for hierarchy "bloco_operativo_find_prime_numbers:BO|comparadorMaiorIgual:CompDividendoDivisor" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 222
Info (12128): Elaborating entity "comparadorMenor" for hierarchy "bloco_operativo_find_prime_numbers:BO|comparadorMenor:CompDivisorI" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 226
Info (12128): Elaborating entity "comparadorIgual" for hierarchy "bloco_operativo_find_prime_numbers:BO|comparadorIgual:CompDivisorIgualI" File: /home/bruno/findPrimeNumbers/bloco_operativo_find_prime_numbers.vhd Line: 230
Info (12128): Elaborating entity "bloco_controle_find_prime_numbers" for hierarchy "bloco_controle_find_prime_numbers:BC" File: /home/bruno/findPrimeNumbers/findPrimeNumbers.vhd Line: 276
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 112 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1025 megabytes
    Info: Processing ended: Tue Dec  1 17:20:33 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:18


