0.6
2018.2
Jun 14 2018
20:07:38
/home/rym/Documents/P4-NetFPGA-live/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/ipstatic/axis_data_fifo_v1_1_18/hdl/axis_data_fifo_v1_1_vl_rfs.v,1587037215,verilog,,,/home/rym/Documents/P4-NetFPGA-live/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/axis_infrastructure_v1_1_0.vh,axis_data_fifo_v1_1_18_axis_data_fifo,,,../../../../../../test/project;../../../../simple_sume_switch.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl;../../../../simple_sume_switch.srcs/sources_1/bd/control_sub/ipshared/ec67/hdl;../../../../simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/lib_pkg_v1_0;../../../../simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/lib_srl_fifo_v1_0;../../../../simple_sume_switch.srcs/sources_1/ip/clk_wiz_ip;../../../../simple_sume_switch.srcs/sources_1/ip/input_arbiter_ip/hdl;../../../../simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/rankcalc_wrr_calc_0_t.HDL,SIMULATION=1,,,,
/home/rym/Documents/P4-NetFPGA-live/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/axis_infrastructure_v1_1_0.vh,1587037213,verilog,,,,,,,,,,,,
