

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sun Nov 24 19:51:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       64|       64|        35|         15|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 15, D = 35, States = { 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 12 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 46 13 
12 --> 38 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 12 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 11 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [MNIST/src/convolution.cpp:18]   --->   Operation 47 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 48 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%kernel_2_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_2_2"   --->   Operation 49 'read' 'kernel_2_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%kernel_2_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_2_1"   --->   Operation 50 'read' 'kernel_2_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%kernel_2_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_2_0"   --->   Operation 51 'read' 'kernel_2_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%kernel_1_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_1_2"   --->   Operation 52 'read' 'kernel_1_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%kernel_1_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_1_1"   --->   Operation 53 'read' 'kernel_1_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%kernel_1_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_1_0"   --->   Operation 54 'read' 'kernel_1_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%kernel_0_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_0_2"   --->   Operation 55 'read' 'kernel_0_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%kernel_0_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_0_1"   --->   Operation 56 'read' 'kernel_0_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%kernel_0_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_0_0"   --->   Operation 57 'read' 'kernel_0_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 58 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%gmem1_0_0_addr = getelementptr i8 %gmem1_0_0, i64 %kernel_0_0_read"   --->   Operation 59 'getelementptr' 'gmem1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem1_0_1_addr = getelementptr i8 %gmem1_0_1, i64 %kernel_0_1_read"   --->   Operation 60 'getelementptr' 'gmem1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem1_0_2_addr = getelementptr i8 %gmem1_0_2, i64 %kernel_0_2_read"   --->   Operation 61 'getelementptr' 'gmem1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem1_1_0_addr = getelementptr i8 %gmem1_1_0, i64 %kernel_1_0_read"   --->   Operation 62 'getelementptr' 'gmem1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%gmem1_1_1_addr = getelementptr i8 %gmem1_1_1, i64 %kernel_1_1_read"   --->   Operation 63 'getelementptr' 'gmem1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem1_1_2_addr = getelementptr i8 %gmem1_1_2, i64 %kernel_1_2_read"   --->   Operation 64 'getelementptr' 'gmem1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem1_2_0_addr = getelementptr i8 %gmem1_2_0, i64 %kernel_2_0_read"   --->   Operation 65 'getelementptr' 'gmem1_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem1_2_1_addr = getelementptr i8 %gmem1_2_1, i64 %kernel_2_1_read"   --->   Operation 66 'getelementptr' 'gmem1_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem1_2_2_addr = getelementptr i8 %gmem1_2_2, i64 %kernel_2_2_read"   --->   Operation 67 'getelementptr' 'gmem1_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln18 = store i2 0, i2 %i" [MNIST/src/convolution.cpp:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [8/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 69 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 70 [8/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 70 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [8/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 71 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 72 [8/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 72 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 73 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 74 [8/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 74 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 75 [8/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 75 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 76 [8/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 76 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [8/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 77 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [7/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 78 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 79 [7/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 79 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [7/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 80 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [7/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 81 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 82 [7/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 82 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 83 [7/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 83 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 84 [7/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 84 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 85 [7/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 85 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [7/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 86 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 87 [6/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 87 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [6/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 88 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [6/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 89 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [6/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 90 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 91 [6/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 91 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [6/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 92 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 93 [6/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 93 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [6/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 94 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [6/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 95 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 96 [5/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 96 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [5/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 97 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [5/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 98 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [5/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 99 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 100 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [5/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 101 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [5/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 102 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 103 [5/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 103 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 104 [5/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 104 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 105 [4/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 105 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [4/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 106 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [4/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 107 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 108 [4/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 108 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [4/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 109 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 110 [4/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 110 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 111 [4/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 111 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 112 [4/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 112 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 113 [4/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 113 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 114 [3/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 114 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 115 [3/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 115 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 116 [3/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 116 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 117 [3/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 117 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [3/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 118 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [3/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 119 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [3/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 120 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [3/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 121 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 122 [3/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 122 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 123 [2/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 123 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 124 [2/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 124 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 125 [2/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 125 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [2/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 126 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 127 [2/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 127 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [2/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 128 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [2/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 129 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [2/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 130 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [2/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 131 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 132 [1/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 132 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 133 [1/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 133 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [1/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 134 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [1/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 135 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [1/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 136 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 137 [1/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 137 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [1/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 138 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [1/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 139 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 140 [1/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 140 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [MNIST/src/convolution.cpp:4]   --->   Operation 141 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 784, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_0_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_0_0"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_0_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_15, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_0_1"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_0_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_7, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_0_2"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_1_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_8, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_1_0"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_1_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_9, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_1_1"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_1_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_10, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_1_2"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_2_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_11, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_2_0"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_2_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_12, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_2_1"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_2_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_13, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_2_2"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 676, void @empty_14, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_30, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_27, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_0, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_1, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_25, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_2, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_0, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_23, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_1, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_22, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_2, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_21, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_0, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_20, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_1, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_19, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_2, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_17, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (7.30ns)   --->   "%gmem1_0_0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_0_0_addr"   --->   Operation 187 'read' 'gmem1_0_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [1/1] (7.30ns)   --->   "%gmem1_0_1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_0_1_addr"   --->   Operation 188 'read' 'gmem1_0_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 189 [1/1] (7.30ns)   --->   "%gmem1_0_2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_0_2_addr"   --->   Operation 189 'read' 'gmem1_0_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 190 [1/1] (7.30ns)   --->   "%gmem1_1_0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_1_0_addr"   --->   Operation 190 'read' 'gmem1_1_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 191 [1/1] (7.30ns)   --->   "%gmem1_1_1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_1_1_addr"   --->   Operation 191 'read' 'gmem1_1_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 192 [1/1] (7.30ns)   --->   "%gmem1_1_2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_1_2_addr"   --->   Operation 192 'read' 'gmem1_1_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 193 [1/1] (7.30ns)   --->   "%gmem1_2_0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_2_0_addr"   --->   Operation 193 'read' 'gmem1_2_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 194 [1/1] (7.30ns)   --->   "%gmem1_2_1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_2_1_addr"   --->   Operation 194 'read' 'gmem1_2_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 195 [1/1] (7.30ns)   --->   "%gmem1_2_2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_2_2_addr"   --->   Operation 195 'read' 'gmem1_2_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 196 [1/1] (0.46ns)   --->   "%br_ln18 = br void %VITIS_LOOP_20_2" [MNIST/src/convolution.cpp:18]   --->   Operation 196 'br' 'br_ln18' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.VITIS_LOOP_20_2.split, i1 1, void %entry"   --->   Operation 197 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 198 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.62ns)   --->   "%icmp_ln18 = icmp_eq  i2 %i_1, i2 3" [MNIST/src/convolution.cpp:18]   --->   Operation 199 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.62ns)   --->   "%indvars_iv_next = add i2 %i_1, i2 1"   --->   Operation 200 'add' 'indvars_iv_next' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %new.body.VITIS_LOOP_20_2, void %for.end96" [MNIST/src/convolution.cpp:18]   --->   Operation 201 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %output_r_read" [MNIST/src/convolution.cpp:18]   --->   Operation 202 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %first_iter_0, void %VITIS_LOOP_20_2.split, void %for.first.iter.VITIS_LOOP_20_2" [MNIST/src/convolution.cpp:18]   --->   Operation 203 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %i_1" [MNIST/src/convolution.cpp:18]   --->   Operation 204 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0"   --->   Operation 205 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl"   --->   Operation 206 'zext' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i64 %zext_ln18, i64 %input_r_read" [MNIST/src/convolution.cpp:18]   --->   Operation 207 'add' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 208 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%empty_34 = add i64 %tmp, i64 %p_shl_cast" [MNIST/src/convolution.cpp:18]   --->   Operation 208 'add' 'empty_34' <Predicate = (!icmp_ln18)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %empty_34" [MNIST/src/convolution.cpp:25]   --->   Operation 209 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.62ns)   --->   "%icmp_ln18_1 = icmp_eq  i2 %indvars_iv_next, i2 3" [MNIST/src/convolution.cpp:18]   --->   Operation 210 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %new.latch.VITIS_LOOP_20_2.split, void %last.iter.VITIS_LOOP_20_2.split" [MNIST/src/convolution.cpp:18]   --->   Operation 211 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.46ns)   --->   "%store_ln18 = store i2 %indvars_iv_next, i2 %i" [MNIST/src/convolution.cpp:18]   --->   Operation 212 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_20_2" [MNIST/src/convolution.cpp:18]   --->   Operation 213 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 12 <SV = 36> <Delay = 7.30>
ST_12 : Operation 214 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem2_addr, i32 9" [MNIST/src/convolution.cpp:18]   --->   Operation 214 'writereq' 'empty' <Predicate = (!icmp_ln18 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_20_2.split" [MNIST/src/convolution.cpp:18]   --->   Operation 215 'br' 'br_ln18' <Predicate = (!icmp_ln18 & first_iter_0)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i8 %add_ln33_1, i8 %add_ln33" [MNIST/src/convolution.cpp:33]   --->   Operation 216 'add' 'add_ln33_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 217 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln31" [MNIST/src/convolution.cpp:33]   --->   Operation 217 'add' 'add_ln33_5' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 218 [1/1] (0.87ns)   --->   "%add_ln33_6 = add i8 %add_ln33_5, i8 %add_ln33_3" [MNIST/src/convolution.cpp:33]   --->   Operation 218 'add' 'add_ln33_6' <Predicate = (!icmp_ln18)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_1 = add i8 %add_ln33_6, i8 %add_ln33_2" [MNIST/src/convolution.cpp:33]   --->   Operation 219 'add' 'sum_1' <Predicate = (!icmp_ln18)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln31_1 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:31]   --->   Operation 220 'mul' 'mul_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_12 = add i8 %mul_ln32_1, i8 %mul_ln33_1" [MNIST/src/convolution.cpp:33]   --->   Operation 221 'add' 'add_ln33_12' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 222 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_13 = add i8 %add_ln33_12, i8 %mul_ln31_1" [MNIST/src/convolution.cpp:33]   --->   Operation 222 'add' 'add_ln33_13' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_21)   --->   "%mul_ln31_2 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:31]   --->   Operation 223 'mul' 'mul_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_20)   --->   "%mul_ln33_2 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_14" [MNIST/src/convolution.cpp:33]   --->   Operation 224 'mul' 'mul_ln33_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_20 = add i8 %mul_ln32_2, i8 %mul_ln33_2" [MNIST/src/convolution.cpp:33]   --->   Operation 225 'add' 'add_ln33_20' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 226 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 226 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 227 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 227 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 228 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 228 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 229 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 229 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 230 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 230 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 231 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 231 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 232 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 232 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 233 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 233 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 234 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 234 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 235 [1/1] (7.30ns)   --->   "%gmem0_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 235 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 236 [3/3] (1.08ns) (grouped into DSP with root node add_ln33)   --->   "%sum = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read" [MNIST/src/convolution.cpp:25]   --->   Operation 236 'mul' 'sum' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 237 [1/1] (7.30ns)   --->   "%gmem0_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 237 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 238 [2/3] (1.08ns) (grouped into DSP with root node add_ln33)   --->   "%sum = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read" [MNIST/src/convolution.cpp:25]   --->   Operation 238 'mul' 'sum' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 239 [1/1] (1.69ns)   --->   "%mul_ln26 = mul i8 %gmem1_0_1_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:26]   --->   Operation 239 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_8)   --->   "%sum_2 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:25]   --->   Operation 240 'mul' 'sum_2' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 241 [1/1] (7.30ns)   --->   "%gmem0_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 241 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%sum = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read" [MNIST/src/convolution.cpp:25]   --->   Operation 242 'mul' 'sum' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 243 [1/1] (1.69ns)   --->   "%mul_ln27 = mul i8 %gmem1_0_2_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:27]   --->   Operation 243 'mul' 'mul_ln27' <Predicate = (!icmp_ln18)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln26, i8 %sum" [MNIST/src/convolution.cpp:33]   --->   Operation 244 'add' 'add_ln33' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 245 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_8)   --->   "%sum_2 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:25]   --->   Operation 245 'mul' 'sum_2' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 246 [1/1] (7.30ns)   --->   "%gmem0_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 246 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 247 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln26, i8 %sum" [MNIST/src/convolution.cpp:33]   --->   Operation 247 'add' 'add_ln33' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_8)   --->   "%sum_2 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:25]   --->   Operation 248 'mul' 'sum_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 249 [1/1] (1.69ns)   --->   "%mul_ln26_1 = mul i8 %gmem1_0_1_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:26]   --->   Operation 249 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_8 = add i8 %mul_ln26_1, i8 %sum_2" [MNIST/src/convolution.cpp:33]   --->   Operation 250 'add' 'add_ln33_8' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 251 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_16)   --->   "%sum_4 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:25]   --->   Operation 251 'mul' 'sum_4' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 252 [1/1] (7.30ns)   --->   "%gmem0_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 252 'read' 'gmem0_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 253 [1/1] (1.69ns)   --->   "%mul_ln27_1 = mul i8 %gmem1_0_2_addr_read, i8 %gmem0_addr_read_3" [MNIST/src/convolution.cpp:27]   --->   Operation 253 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_8 = add i8 %mul_ln26_1, i8 %sum_2" [MNIST/src/convolution.cpp:33]   --->   Operation 254 'add' 'add_ln33_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 255 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_16)   --->   "%sum_4 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:25]   --->   Operation 255 'mul' 'sum_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 256 [1/1] (7.30ns)   --->   "%gmem0_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 256 'read' 'gmem0_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 257 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln28 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_5" [MNIST/src/convolution.cpp:28]   --->   Operation 257 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_16)   --->   "%sum_4 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:25]   --->   Operation 258 'mul' 'sum_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 259 [1/1] (1.69ns)   --->   "%mul_ln26_2 = mul i8 %gmem1_0_1_addr_read, i8 %gmem0_addr_read_3" [MNIST/src/convolution.cpp:26]   --->   Operation 259 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_16 = add i8 %mul_ln26_2, i8 %sum_4" [MNIST/src/convolution.cpp:33]   --->   Operation 260 'add' 'add_ln33_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 261 [1/1] (7.30ns)   --->   "%gmem0_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 261 'read' 'gmem0_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 262 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln28 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_5" [MNIST/src/convolution.cpp:28]   --->   Operation 262 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 263 [1/1] (1.69ns)   --->   "%mul_ln29 = mul i8 %gmem1_1_1_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:29]   --->   Operation 263 'mul' 'mul_ln29' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_9)   --->   "%mul_ln28_1 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:28]   --->   Operation 264 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 265 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_16 = add i8 %mul_ln26_2, i8 %sum_4" [MNIST/src/convolution.cpp:33]   --->   Operation 265 'add' 'add_ln33_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 266 [1/1] (7.30ns)   --->   "%gmem0_addr_read_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 266 'read' 'gmem0_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln28 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_5" [MNIST/src/convolution.cpp:28]   --->   Operation 267 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 268 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln30 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:30]   --->   Operation 268 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 269 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln27, i8 %mul_ln28" [MNIST/src/convolution.cpp:33]   --->   Operation 269 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 270 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_9)   --->   "%mul_ln28_1 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:28]   --->   Operation 270 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 271 [1/1] (1.69ns)   --->   "%mul_ln29_1 = mul i8 %gmem1_1_1_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:29]   --->   Operation 271 'mul' 'mul_ln29_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_17)   --->   "%mul_ln28_2 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:28]   --->   Operation 272 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 273 [1/1] (7.30ns)   --->   "%gmem0_addr_read_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 273 'read' 'gmem0_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 274 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln30 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:30]   --->   Operation 274 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 275 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln27, i8 %mul_ln28" [MNIST/src/convolution.cpp:33]   --->   Operation 275 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_9)   --->   "%mul_ln28_1 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:28]   --->   Operation 276 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 277 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln30_1 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:30]   --->   Operation 277 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 278 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_9 = add i8 %mul_ln27_1, i8 %mul_ln28_1" [MNIST/src/convolution.cpp:33]   --->   Operation 278 'add' 'add_ln33_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 279 [1/1] (1.69ns)   --->   "%mul_ln27_2 = mul i8 %gmem1_0_2_addr_read, i8 %gmem0_addr_read_4" [MNIST/src/convolution.cpp:27]   --->   Operation 279 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_17)   --->   "%mul_ln28_2 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:28]   --->   Operation 280 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 281 [1/1] (7.30ns)   --->   "%gmem0_addr_read_10 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 281 'read' 'gmem0_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln30 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:30]   --->   Operation 282 'mul' 'mul_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 283 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %mul_ln29, i8 %mul_ln30" [MNIST/src/convolution.cpp:33]   --->   Operation 283 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 284 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln30_1 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:30]   --->   Operation 284 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 285 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_9 = add i8 %mul_ln27_1, i8 %mul_ln28_1" [MNIST/src/convolution.cpp:33]   --->   Operation 285 'add' 'add_ln33_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_17)   --->   "%mul_ln28_2 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:28]   --->   Operation 286 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 287 [1/1] (1.69ns)   --->   "%mul_ln29_2 = mul i8 %gmem1_1_1_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:29]   --->   Operation 287 'mul' 'mul_ln29_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 288 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_19)   --->   "%mul_ln30_2 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_9" [MNIST/src/convolution.cpp:30]   --->   Operation 288 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 289 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_17 = add i8 %mul_ln27_2, i8 %mul_ln28_2" [MNIST/src/convolution.cpp:33]   --->   Operation 289 'add' 'add_ln33_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 30> <Delay = 7.30>
ST_32 : Operation 290 [1/1] (7.30ns)   --->   "%gmem0_addr_read_11 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 290 'read' 'gmem0_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 291 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %mul_ln29, i8 %mul_ln30" [MNIST/src/convolution.cpp:33]   --->   Operation 291 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln30_1 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:30]   --->   Operation 292 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 293 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_11 = add i8 %mul_ln29_1, i8 %mul_ln30_1" [MNIST/src/convolution.cpp:33]   --->   Operation 293 'add' 'add_ln33_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 294 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_19)   --->   "%mul_ln30_2 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_9" [MNIST/src/convolution.cpp:30]   --->   Operation 294 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 295 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_17 = add i8 %mul_ln27_2, i8 %mul_ln28_2" [MNIST/src/convolution.cpp:33]   --->   Operation 295 'add' 'add_ln33_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 31> <Delay = 7.30>
ST_33 : Operation 296 [1/1] (7.30ns)   --->   "%gmem0_addr_read_12 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 296 'read' 'gmem0_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 297 [1/1] (1.69ns)   --->   "%mul_ln32 = mul i8 %gmem1_2_1_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:32]   --->   Operation 297 'mul' 'mul_ln32' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_11 = add i8 %mul_ln29_1, i8 %mul_ln30_1" [MNIST/src/convolution.cpp:33]   --->   Operation 298 'add' 'add_ln33_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_19)   --->   "%mul_ln30_2 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_9" [MNIST/src/convolution.cpp:30]   --->   Operation 299 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 300 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_19 = add i8 %mul_ln29_2, i8 %mul_ln30_2" [MNIST/src/convolution.cpp:33]   --->   Operation 300 'add' 'add_ln33_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 32> <Delay = 7.30>
ST_34 : Operation 301 [1/1] (7.30ns)   --->   "%gmem0_addr_read_13 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 301 'read' 'gmem0_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 302 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:33]   --->   Operation 302 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 303 [1/1] (1.69ns)   --->   "%mul_ln32_1 = mul i8 %gmem1_2_1_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:32]   --->   Operation 303 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_19 = add i8 %mul_ln29_2, i8 %mul_ln30_2" [MNIST/src/convolution.cpp:33]   --->   Operation 304 'add' 'add_ln33_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 33> <Delay = 7.30>
ST_35 : Operation 305 [1/1] (7.30ns)   --->   "%gmem0_addr_read_14 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 305 'read' 'gmem0_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 306 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln31 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_10" [MNIST/src/convolution.cpp:31]   --->   Operation 306 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 307 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:33]   --->   Operation 307 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 308 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_1 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:33]   --->   Operation 308 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 309 [1/1] (1.69ns)   --->   "%mul_ln32_2 = mul i8 %gmem1_2_1_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:32]   --->   Operation 309 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 1.08>
ST_36 : Operation 310 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln31 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_10" [MNIST/src/convolution.cpp:31]   --->   Operation 310 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 311 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:33]   --->   Operation 311 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 312 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln32, i8 %mul_ln33" [MNIST/src/convolution.cpp:33]   --->   Operation 312 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 313 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln31_1 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:31]   --->   Operation 313 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 314 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_1 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:33]   --->   Operation 314 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 315 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_20)   --->   "%mul_ln33_2 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_14" [MNIST/src/convolution.cpp:33]   --->   Operation 315 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 35> <Delay = 1.66>
ST_37 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln31 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_10" [MNIST/src/convolution.cpp:31]   --->   Operation 316 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 317 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln32, i8 %mul_ln33" [MNIST/src/convolution.cpp:33]   --->   Operation 317 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 318 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln31" [MNIST/src/convolution.cpp:33]   --->   Operation 318 'add' 'add_ln33_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 319 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln31_1 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:31]   --->   Operation 319 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_1 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:33]   --->   Operation 320 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 321 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_12 = add i8 %mul_ln32_1, i8 %mul_ln33_1" [MNIST/src/convolution.cpp:33]   --->   Operation 321 'add' 'add_ln33_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 322 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_21)   --->   "%mul_ln31_2 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:31]   --->   Operation 322 'mul' 'mul_ln31_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 323 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_20)   --->   "%mul_ln33_2 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_14" [MNIST/src/convolution.cpp:33]   --->   Operation 323 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_10 = add i8 %add_ln33_9, i8 %add_ln33_8" [MNIST/src/convolution.cpp:33]   --->   Operation 324 'add' 'add_ln33_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 325 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_13 = add i8 %add_ln33_12, i8 %mul_ln31_1" [MNIST/src/convolution.cpp:33]   --->   Operation 325 'add' 'add_ln33_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 326 [1/1] (0.87ns)   --->   "%add_ln33_14 = add i8 %add_ln33_13, i8 %add_ln33_11" [MNIST/src/convolution.cpp:33]   --->   Operation 326 'add' 'add_ln33_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_3 = add i8 %add_ln33_14, i8 %add_ln33_10" [MNIST/src/convolution.cpp:33]   --->   Operation 327 'add' 'sum_3' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_21)   --->   "%mul_ln31_2 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:31]   --->   Operation 328 'mul' 'mul_ln31_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 329 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_20 = add i8 %mul_ln32_2, i8 %mul_ln33_2" [MNIST/src/convolution.cpp:33]   --->   Operation 329 'add' 'add_ln33_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 330 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_21 = add i8 %add_ln33_20, i8 %mul_ln31_2" [MNIST/src/convolution.cpp:33]   --->   Operation 330 'add' 'add_ln33_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 331 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %sum_1, i1 1" [MNIST/src/convolution.cpp:18]   --->   Operation 331 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_18 = add i8 %add_ln33_17, i8 %add_ln33_16" [MNIST/src/convolution.cpp:33]   --->   Operation 332 'add' 'add_ln33_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 333 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_21 = add i8 %add_ln33_20, i8 %mul_ln31_2" [MNIST/src/convolution.cpp:33]   --->   Operation 333 'add' 'add_ln33_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 334 [1/1] (0.87ns)   --->   "%add_ln33_22 = add i8 %add_ln33_21, i8 %add_ln33_19" [MNIST/src/convolution.cpp:33]   --->   Operation 334 'add' 'add_ln33_22' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 335 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_5 = add i8 %add_ln33_22, i8 %add_ln33_18" [MNIST/src/convolution.cpp:33]   --->   Operation 335 'add' 'sum_5' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 336 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %sum_3, i1 1" [MNIST/src/convolution.cpp:18]   --->   Operation 336 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 337 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [MNIST/src/convolution.cpp:19]   --->   Operation 337 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 338 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [MNIST/src/convolution.cpp:18]   --->   Operation 338 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [MNIST/src/convolution.cpp:18]   --->   Operation 339 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 340 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %sum_5, i1 1" [MNIST/src/convolution.cpp:18]   --->   Operation 340 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 341 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 341 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 342 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 342 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 343 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 343 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 344 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 344 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 345 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 345 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln18 = br void %new.latch.VITIS_LOOP_20_2.split" [MNIST/src/convolution.cpp:18]   --->   Operation 346 'br' 'br_ln18' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 46 <SV = 11> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [MNIST/src/convolution.cpp:39]   --->   Operation 347 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111111111111111111111111111111111111111111110]
output_r_read          (read             ) [ 00111111111111111111111111111111111111111111110]
kernel_2_2_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_2_1_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_2_0_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_1_2_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_1_1_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_1_0_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_0_2_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_0_1_read        (read             ) [ 00000000000000000000000000000000000000000000000]
kernel_0_0_read        (read             ) [ 00000000000000000000000000000000000000000000000]
input_r_read           (read             ) [ 00111111111111111111111111111111111111111111110]
gmem1_0_0_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_0_1_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_0_2_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_1_0_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_1_1_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_1_2_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_2_0_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_2_1_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
gmem1_2_2_addr         (getelementptr    ) [ 00111111111000000000000000000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000000000000000000000000000]
gmem1_0_0_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_0_1_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_0_2_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_1_0_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_1_1_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_1_2_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_2_0_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_2_1_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem1_2_2_load_req     (readreq          ) [ 00000000000000000000000000000000000000000000000]
spectopmodule_ln4      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000]
gmem1_0_0_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_0_1_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_0_2_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_1_0_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_1_1_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_1_2_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_2_0_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_2_1_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
gmem1_2_2_addr_read    (read             ) [ 00000000000111111111111111111111111111111111110]
br_ln18                (br               ) [ 00000000001111111111111111111111111111111111110]
first_iter_0           (phi              ) [ 00000000000111111111111111111111111111111111110]
i_1                    (load             ) [ 00000000000000000000000000000000000000000000000]
icmp_ln18              (icmp             ) [ 00000000000111111111111111111111111111111111110]
indvars_iv_next        (add              ) [ 00000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 00000000000000000000000000000000000000000000000]
gmem2_addr             (getelementptr    ) [ 00000000000111111111111111111111111111111111110]
br_ln18                (br               ) [ 00000000000000000000000000000000000000000000000]
zext_ln18              (zext             ) [ 00000000000000000000000000000000000000000000000]
p_shl                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
p_shl_cast             (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp                    (add              ) [ 00000000000000000000000000000000000000000000000]
empty_34               (add              ) [ 00000000000000000000000000000000000000000000000]
gmem0_addr             (getelementptr    ) [ 00000000000111111111111111111111111100000000000]
icmp_ln18_1            (icmp             ) [ 00000000000111111111111111111111111111111111110]
br_ln18                (br               ) [ 00000000000000000000000000000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 00000000001111111111111111111111111111111111110]
empty                  (writereq         ) [ 00000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 00000000000000000000000000000000000000000000000]
add_ln33_2             (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln33_5             (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln33_6             (add              ) [ 00000000000000000000000000000000000000000000000]
sum_1                  (add              ) [ 00000000000000000000000100000000000000100000000]
mul_ln31_1             (mul              ) [ 00000000000000000000000100000000000000100000000]
add_ln33_12            (add              ) [ 00000000000000000000000100000000000000100000000]
mul_ln33_2             (mul              ) [ 00000000000000000000000100000000000000100000000]
empty_35               (readreq          ) [ 00000000000000000000000000000000000000000000000]
gmem0_addr_read        (read             ) [ 00000000000000000000011110000000000000000000000]
gmem0_addr_read_1      (read             ) [ 00000000000000000000001111000000000000000000000]
gmem0_addr_read_2      (read             ) [ 00000000000100000000000111110000000000000000000]
mul_ln26               (mul              ) [ 00000000000000000000000111000000000000000000000]
gmem0_addr_read_3      (read             ) [ 00000000000100000000000011110000000000000000000]
sum                    (mul              ) [ 00000000000000000000000011000000000000000000000]
mul_ln27               (mul              ) [ 00000000000111100000000011111110000000000000000]
gmem0_addr_read_4      (read             ) [ 00000000000111100000000001111110000000000000000]
add_ln33               (add              ) [ 00000000000111111111111001111111111111000000000]
sum_2                  (mul              ) [ 00000000000000000000000001100000000000000000000]
mul_ln26_1             (mul              ) [ 00000000000000000000000001100000000000000000000]
gmem0_addr_read_5      (read             ) [ 00000000000111000000000000011100000000000000000]
mul_ln27_1             (mul              ) [ 00000000000111110000000000011111000000000000000]
add_ln33_8             (add              ) [ 00000000000111111111111100011111111111100000000]
gmem0_addr_read_6      (read             ) [ 00000000000011100000000000001110000000000000000]
sum_4                  (mul              ) [ 00000000000010000000000000001000000000000000000]
mul_ln26_2             (mul              ) [ 00000000000010000000000000001000000000000000000]
gmem0_addr_read_7      (read             ) [ 00000000000001110000000000000111000000000000000]
mul_ln29               (mul              ) [ 00000000000001111000000000000111100000000000000]
add_ln33_16            (add              ) [ 00000000000011111111111110000111111111110000000]
gmem0_addr_read_8      (read             ) [ 00000000000000111000000000000011100000000000000]
mul_ln28               (mul              ) [ 00000000000000100000000000000010000000000000000]
mul_ln29_1             (mul              ) [ 00000000000000111100000000000011110000000000000]
gmem0_addr_read_9      (read             ) [ 00000000000000011100000000000001110000000000000]
add_ln33_1             (add              ) [ 00000000000010011111111000000001111111000000000]
mul_ln28_1             (mul              ) [ 00000000000000010000000000000001000000000000000]
mul_ln27_2             (mul              ) [ 00000000000000011000000000000001100000000000000]
gmem0_addr_read_10     (read             ) [ 00000000000000001111110000000000111111000000000]
mul_ln30               (mul              ) [ 00000000000000001000000000000000100000000000000]
add_ln33_9             (add              ) [ 00000000000010001111111100000000111111100000000]
mul_ln28_2             (mul              ) [ 00000000000000001000000000000000100000000000000]
mul_ln29_2             (mul              ) [ 00000000000000001110000000000000111000000000000]
gmem0_addr_read_11     (read             ) [ 00000000000010000111111000000000011111000000000]
add_ln33_3             (add              ) [ 00000000000010000111111000000000011111000000000]
mul_ln30_1             (mul              ) [ 00000000000000000100000000000000010000000000000]
add_ln33_17            (add              ) [ 00000000000010000111111110000000011111110000000]
gmem0_addr_read_12     (read             ) [ 00000000000010000011111100000000001111100000000]
mul_ln32               (mul              ) [ 00000000000000000011110000000000001111000000000]
add_ln33_11            (add              ) [ 00000000000010000011111100000000001111100000000]
mul_ln30_2             (mul              ) [ 00000000000000000010000000000000001000000000000]
gmem0_addr_read_13     (read             ) [ 00000000000000000001110000000000000111000000000]
mul_ln32_1             (mul              ) [ 00000000000010000001111000000000000111000000000]
add_ln33_19            (add              ) [ 00000000000010000001111110000000000111110000000]
gmem0_addr_read_14     (read             ) [ 00000000000010000000111000000000000011000000000]
mul_ln32_2             (mul              ) [ 00000000000010000000111100000000000011100000000]
mul_ln33               (mul              ) [ 00000000000000000000010000000000000001000000000]
mul_ln31               (mul              ) [ 00000000000010000000001000000000000000000000000]
add_ln33_4             (add              ) [ 00000000000010000000001000000000000000000000000]
mul_ln33_1             (mul              ) [ 00000000000010000000001000000000000000000000000]
add_ln33_10            (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln33_13            (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln33_14            (add              ) [ 00000000000000000000000000000000000000000000000]
sum_3                  (add              ) [ 00000000000000000000000010000000000000010000000]
mul_ln31_2             (mul              ) [ 00000000000000000000000010000000000000010000000]
add_ln33_20            (add              ) [ 00000000000000000000000010000000000000010000000]
write_ln18             (write            ) [ 00000000000000000000000000000000000000000000000]
add_ln33_18            (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln33_21            (add              ) [ 00000000000000000000000000000000000000000000000]
add_ln33_22            (add              ) [ 00000000000000000000000000000000000000000000000]
sum_5                  (add              ) [ 00000000000000000000000001000000000000001000000]
write_ln18             (write            ) [ 00000000000000000000000000000000000000000000000]
specpipeline_ln19      (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
specloopname_ln18      (specloopname     ) [ 00000000000000000000000000000000000000000000000]
write_ln18             (write            ) [ 00000000000000000000000000000000000000000000000]
empty_36               (writeresp        ) [ 00000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 00000000000000000000000000000000000000000000000]
ret_ln39               (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_0_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_0_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem1_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_1_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_1_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem1_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_1_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem1_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_2_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem1_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_2_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem1_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_2_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_0_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_0_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_1_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_2_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_2_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_2_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_r">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_r_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_2_2_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_2_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_2_1_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_1_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="kernel_2_0_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_0_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_1_2_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_2_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_1_1_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_1_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kernel_1_0_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_0_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="kernel_0_2_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_2_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="kernel_0_1_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_1_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_0_0_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_0_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="input_r_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_readreq_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_0_0_load_req/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_readreq_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="1"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_0_1_load_req/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_readreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="1"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_0_2_load_req/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_readreq_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="1"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_1_0_load_req/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_readreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_1_1_load_req/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_readreq_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_1_2_load_req/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_readreq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="1"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_2_0_load_req/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_readreq_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="1"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_2_1_load_req/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_readreq_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_2_2_load_req/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="gmem1_0_0_addr_read_read_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="9"/>
<pin id="302" dir="1" index="2" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_0_0_addr_read/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="gmem1_0_1_addr_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="9"/>
<pin id="307" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_0_1_addr_read/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gmem1_0_2_addr_read_read_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="9"/>
<pin id="312" dir="1" index="2" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_0_2_addr_read/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="gmem1_1_0_addr_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="9"/>
<pin id="317" dir="1" index="2" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_1_0_addr_read/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="gmem1_1_1_addr_read_read_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="9"/>
<pin id="322" dir="1" index="2" bw="8" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_1_1_addr_read/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="gmem1_1_2_addr_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="9"/>
<pin id="327" dir="1" index="2" bw="8" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_1_2_addr_read/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem1_2_0_addr_read_read_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="9"/>
<pin id="332" dir="1" index="2" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_2_0_addr_read/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="gmem1_2_1_addr_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="9"/>
<pin id="337" dir="1" index="2" bw="8" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_2_1_addr_read/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="gmem1_2_2_addr_read_read_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="9"/>
<pin id="342" dir="1" index="2" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_2_2_addr_read/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_writeresp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="26"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/12 empty_36/41 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_readreq_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_35/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="9"/>
<pin id="361" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/21 gmem0_addr_read_1/22 gmem0_addr_read_2/23 gmem0_addr_read_3/24 gmem0_addr_read_4/25 gmem0_addr_read_5/26 gmem0_addr_read_6/27 gmem0_addr_read_7/28 gmem0_addr_read_8/29 gmem0_addr_read_9/30 gmem0_addr_read_10/31 gmem0_addr_read_11/32 gmem0_addr_read_12/33 gmem0_addr_read_13/34 gmem0_addr_read_14/35 "/>
</bind>
</comp>

<comp id="363" class="1004" name="write_ln18_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="27"/>
<pin id="366" dir="0" index="2" bw="8" slack="1"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/38 "/>
</bind>
</comp>

<comp id="371" class="1004" name="write_ln18_write_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="28"/>
<pin id="374" dir="0" index="2" bw="8" slack="1"/>
<pin id="375" dir="0" index="3" bw="1" slack="0"/>
<pin id="376" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/39 "/>
</bind>
</comp>

<comp id="379" class="1004" name="write_ln18_write_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="29"/>
<pin id="382" dir="0" index="2" bw="8" slack="1"/>
<pin id="383" dir="0" index="3" bw="1" slack="0"/>
<pin id="384" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/40 "/>
</bind>
</comp>

<comp id="388" class="1005" name="first_iter_0_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="first_iter_0_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/11 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read gmem0_addr_read_4 gmem0_addr_read_9 "/>
</bind>
</comp>

<comp id="405" class="1005" name="reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_1 gmem0_addr_read_5 gmem0_addr_read_8 gmem0_addr_read_13 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_2 gmem0_addr_read_6 gmem0_addr_read_10 "/>
</bind>
</comp>

<comp id="413" class="1005" name="reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_3 gmem0_addr_read_7 gmem0_addr_read_11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="gmem1_0_0_addr_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_0_0_addr/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="gmem1_0_1_addr_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_0_1_addr/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="gmem1_0_2_addr_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_0_2_addr/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="gmem1_1_0_addr_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_1_0_addr/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="gmem1_1_1_addr_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_1_1_addr/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="gmem1_1_2_addr_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_1_2_addr/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="gmem1_2_0_addr_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_2_0_addr/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="gmem1_2_1_addr_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_2_1_addr/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="gmem1_2_2_addr_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_2_2_addr/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln18_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_1_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="10"/>
<pin id="478" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln18_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="indvars_iv_next_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="gmem2_addr_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="10"/>
<pin id="494" dir="1" index="2" bw="8" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln18_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_shl_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_shl_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="10"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="empty_34_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="gmem0_addr_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln18_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="30"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln18_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="10"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln33_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="8"/>
<pin id="542" dir="0" index="1" bw="8" slack="13"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln33_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="6"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sum_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mul_ln26_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="12"/>
<pin id="556" dir="0" index="1" bw="8" slack="1"/>
<pin id="557" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/23 "/>
</bind>
</comp>

<comp id="559" class="1004" name="mul_ln27_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="13"/>
<pin id="561" dir="0" index="1" bw="8" slack="1"/>
<pin id="562" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/24 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mul_ln26_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="14"/>
<pin id="566" dir="0" index="1" bw="8" slack="2"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/25 "/>
</bind>
</comp>

<comp id="569" class="1004" name="mul_ln27_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="15"/>
<pin id="571" dir="0" index="1" bw="8" slack="2"/>
<pin id="572" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_1/26 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mul_ln26_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="16"/>
<pin id="576" dir="0" index="1" bw="8" slack="3"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_2/27 "/>
</bind>
</comp>

<comp id="579" class="1004" name="mul_ln29_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="17"/>
<pin id="581" dir="0" index="1" bw="8" slack="1"/>
<pin id="582" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/28 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mul_ln29_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="18"/>
<pin id="586" dir="0" index="1" bw="8" slack="1"/>
<pin id="587" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_1/29 "/>
</bind>
</comp>

<comp id="589" class="1004" name="mul_ln27_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="19"/>
<pin id="591" dir="0" index="1" bw="8" slack="5"/>
<pin id="592" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_2/30 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mul_ln29_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="20"/>
<pin id="596" dir="0" index="1" bw="8" slack="2"/>
<pin id="597" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_2/31 "/>
</bind>
</comp>

<comp id="599" class="1004" name="mul_ln32_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="22"/>
<pin id="601" dir="0" index="1" bw="8" slack="1"/>
<pin id="602" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/33 "/>
</bind>
</comp>

<comp id="604" class="1004" name="mul_ln32_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="23"/>
<pin id="606" dir="0" index="1" bw="8" slack="1"/>
<pin id="607" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32_1/34 "/>
</bind>
</comp>

<comp id="608" class="1004" name="mul_ln32_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="24"/>
<pin id="610" dir="0" index="1" bw="8" slack="1"/>
<pin id="611" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32_2/35 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln33_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="8"/>
<pin id="615" dir="0" index="1" bw="8" slack="13"/>
<pin id="616" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_10/38 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln33_14_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="6"/>
<pin id="620" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_14/38 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sum_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3/38 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln33_18_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="8"/>
<pin id="629" dir="0" index="1" bw="8" slack="12"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_18/39 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln33_22_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="6"/>
<pin id="634" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_22/39 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sum_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_5/39 "/>
</bind>
</comp>

<comp id="641" class="1007" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="4"/>
<pin id="644" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="645" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31_1/36 add_ln33_13/12 "/>
</bind>
</comp>

<comp id="648" class="1007" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="3"/>
<pin id="650" dir="0" index="1" bw="8" slack="1"/>
<pin id="651" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="652" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_2/36 add_ln33_20/12 "/>
</bind>
</comp>

<comp id="653" class="1007" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="0" index="1" bw="8" slack="1"/>
<pin id="656" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="657" dir="1" index="3" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum/22 add_ln33/24 "/>
</bind>
</comp>

<comp id="659" class="1007" name="grp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="0" index="1" bw="8" slack="1"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="1" index="3" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum_2/23 add_ln33_8/25 "/>
</bind>
</comp>

<comp id="666" class="1007" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="0" index="1" bw="8" slack="2"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="1" index="3" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum_4/25 add_ln33_16/27 "/>
</bind>
</comp>

<comp id="673" class="1007" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="5"/>
<pin id="675" dir="0" index="1" bw="8" slack="1"/>
<pin id="676" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="677" dir="1" index="3" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/27 add_ln33_1/29 "/>
</bind>
</comp>

<comp id="679" class="1007" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="4"/>
<pin id="681" dir="0" index="1" bw="8" slack="1"/>
<pin id="682" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="683" dir="1" index="3" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28_1/28 add_ln33_9/30 "/>
</bind>
</comp>

<comp id="685" class="1007" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="3"/>
<pin id="687" dir="0" index="1" bw="8" slack="1"/>
<pin id="688" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="689" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30/29 add_ln33_3/31 "/>
</bind>
</comp>

<comp id="691" class="1007" name="grp_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="0" index="1" bw="8" slack="1"/>
<pin id="694" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="695" dir="1" index="3" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28_2/29 add_ln33_17/31 "/>
</bind>
</comp>

<comp id="697" class="1007" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="3"/>
<pin id="699" dir="0" index="1" bw="8" slack="1"/>
<pin id="700" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="701" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30_1/30 add_ln33_11/32 "/>
</bind>
</comp>

<comp id="703" class="1007" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="2"/>
<pin id="705" dir="0" index="1" bw="8" slack="1"/>
<pin id="706" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="707" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30_2/31 add_ln33_19/33 "/>
</bind>
</comp>

<comp id="709" class="1007" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="3"/>
<pin id="711" dir="0" index="1" bw="8" slack="1"/>
<pin id="712" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/34 add_ln33_4/36 "/>
</bind>
</comp>

<comp id="714" class="1007" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="0" index="1" bw="8" slack="4"/>
<pin id="717" dir="0" index="2" bw="8" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31/35 add_ln33_5/37 "/>
</bind>
</comp>

<comp id="722" class="1007" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="3"/>
<pin id="724" dir="0" index="1" bw="8" slack="1"/>
<pin id="725" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_1/35 add_ln33_12/37 "/>
</bind>
</comp>

<comp id="729" class="1007" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="0" index="1" bw="8" slack="4"/>
<pin id="732" dir="0" index="2" bw="8" slack="0"/>
<pin id="733" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31_2/37 add_ln33_21/38 "/>
</bind>
</comp>

<comp id="736" class="1005" name="i_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="0"/>
<pin id="738" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="743" class="1005" name="output_r_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="10"/>
<pin id="745" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="input_r_read_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="10"/>
<pin id="750" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="gmem1_0_0_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="1"/>
<pin id="755" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_0_0_addr "/>
</bind>
</comp>

<comp id="759" class="1005" name="gmem1_0_1_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_0_1_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="gmem1_0_2_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_0_2_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="gmem1_1_0_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_1_0_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="gmem1_1_1_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="1"/>
<pin id="779" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_1_1_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="gmem1_1_2_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_1_2_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="gmem1_2_0_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_2_0_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="gmem1_2_1_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_2_1_addr "/>
</bind>
</comp>

<comp id="801" class="1005" name="gmem1_2_2_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_2_2_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="gmem1_0_0_addr_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="11"/>
<pin id="809" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="gmem1_0_0_addr_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="gmem1_0_1_addr_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="12"/>
<pin id="816" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="gmem1_0_1_addr_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="gmem1_0_2_addr_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="13"/>
<pin id="823" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="gmem1_0_2_addr_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="gmem1_1_0_addr_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="16"/>
<pin id="830" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="gmem1_1_0_addr_read "/>
</bind>
</comp>

<comp id="835" class="1005" name="gmem1_1_1_addr_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="17"/>
<pin id="837" dir="1" index="1" bw="8" slack="17"/>
</pin_list>
<bind>
<opset="gmem1_1_1_addr_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="gmem1_1_2_addr_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="18"/>
<pin id="844" dir="1" index="1" bw="8" slack="18"/>
</pin_list>
<bind>
<opset="gmem1_1_2_addr_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="gmem1_2_0_addr_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="24"/>
<pin id="851" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="gmem1_2_0_addr_read "/>
</bind>
</comp>

<comp id="856" class="1005" name="gmem1_2_1_addr_read_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="22"/>
<pin id="858" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="gmem1_2_1_addr_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="gmem1_2_2_addr_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="23"/>
<pin id="865" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="gmem1_2_2_addr_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln18_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="874" class="1005" name="gmem2_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="26"/>
<pin id="876" dir="1" index="1" bw="8" slack="26"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="882" class="1005" name="gmem0_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="888" class="1005" name="icmp_ln18_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="30"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sum_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln33_12_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="1"/>
<pin id="899" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_12 "/>
</bind>
</comp>

<comp id="902" class="1005" name="mul_ln26_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="907" class="1005" name="mul_ln27_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="5"/>
<pin id="909" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="912" class="1005" name="add_ln33_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="13"/>
<pin id="914" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="917" class="1005" name="mul_ln26_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="mul_ln27_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="4"/>
<pin id="924" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln27_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln33_8_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="13"/>
<pin id="929" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="add_ln33_8 "/>
</bind>
</comp>

<comp id="932" class="1005" name="mul_ln26_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mul_ln29_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="3"/>
<pin id="939" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="942" class="1005" name="add_ln33_16_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="12"/>
<pin id="944" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="add_ln33_16 "/>
</bind>
</comp>

<comp id="947" class="1005" name="mul_ln29_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="3"/>
<pin id="949" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln29_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln33_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="8"/>
<pin id="954" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="mul_ln27_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="add_ln33_9_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="8"/>
<pin id="964" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="add_ln33_9 "/>
</bind>
</comp>

<comp id="967" class="1005" name="mul_ln29_2_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="2"/>
<pin id="969" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln29_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add_ln33_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="6"/>
<pin id="974" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="add_ln33_3 "/>
</bind>
</comp>

<comp id="977" class="1005" name="add_ln33_17_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="8"/>
<pin id="979" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="add_ln33_17 "/>
</bind>
</comp>

<comp id="982" class="1005" name="gmem0_addr_read_12_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_12 "/>
</bind>
</comp>

<comp id="989" class="1005" name="mul_ln32_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="3"/>
<pin id="991" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln33_11_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="6"/>
<pin id="996" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="add_ln33_11 "/>
</bind>
</comp>

<comp id="999" class="1005" name="mul_ln32_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="3"/>
<pin id="1001" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln32_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="add_ln33_19_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="6"/>
<pin id="1006" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="add_ln33_19 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="gmem0_addr_read_14_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="1"/>
<pin id="1011" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_14 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="mul_ln32_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="3"/>
<pin id="1016" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln32_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln33_4_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="1"/>
<pin id="1021" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_4 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="sum_3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="1"/>
<pin id="1026" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln33_20_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_20 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sum_5_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="132" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="132" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="132" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="132" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="132" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="132" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="132" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="132" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="132" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="144" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="146" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="148" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="150" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="152" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="136" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="377"><net_src comp="152" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="136" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="385"><net_src comp="152" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="136" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="387"><net_src comp="164" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="391"><net_src comp="136" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="134" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="404"><net_src comp="358" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="358" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="358" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="358" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="2" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="224" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="4" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="218" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="212" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="8" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="206" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="200" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="194" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="14" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="188" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="16" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="182" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="176" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="138" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="476" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="140" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="20" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="476" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="142" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="476" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="496" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="508" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="0" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="485" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="138" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="485" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="405" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="409" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="409" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="413" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="413" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="409" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="413" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="401" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="405" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="413" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="612"><net_src comp="405" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="625"><net_src comp="617" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="613" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="413" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="647"><net_src comp="641" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="658"><net_src comp="401" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="405" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="564" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="409" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="574" pin="2"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="405" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="409" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="413" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="413" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="405" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="401" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="719"><net_src comp="409" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="721"><net_src comp="714" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="727"><net_src comp="405" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="734"><net_src comp="648" pin="3"/><net_sink comp="729" pin=2"/></net>

<net id="735"><net_src comp="729" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="739"><net_src comp="166" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="746"><net_src comp="170" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="751"><net_src comp="230" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="756"><net_src comp="417" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="762"><net_src comp="423" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="768"><net_src comp="429" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="774"><net_src comp="435" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="780"><net_src comp="441" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="786"><net_src comp="447" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="792"><net_src comp="453" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="798"><net_src comp="459" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="804"><net_src comp="465" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="810"><net_src comp="299" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="817"><net_src comp="304" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="824"><net_src comp="309" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="831"><net_src comp="314" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="838"><net_src comp="319" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="845"><net_src comp="324" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="852"><net_src comp="329" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="859"><net_src comp="334" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="866"><net_src comp="339" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="873"><net_src comp="479" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="491" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="885"><net_src comp="523" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="891"><net_src comp="529" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="548" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="900"><net_src comp="722" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="905"><net_src comp="554" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="910"><net_src comp="559" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="915"><net_src comp="653" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="920"><net_src comp="564" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="925"><net_src comp="569" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="930"><net_src comp="659" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="935"><net_src comp="574" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="940"><net_src comp="579" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="945"><net_src comp="666" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="950"><net_src comp="584" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="955"><net_src comp="673" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="960"><net_src comp="589" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="965"><net_src comp="679" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="970"><net_src comp="594" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="975"><net_src comp="685" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="980"><net_src comp="691" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="985"><net_src comp="358" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="992"><net_src comp="599" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="997"><net_src comp="697" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1002"><net_src comp="604" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1007"><net_src comp="703" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1012"><net_src comp="358" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1017"><net_src comp="608" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1022"><net_src comp="709" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1027"><net_src comp="621" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1032"><net_src comp="648" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1037"><net_src comp="635" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="379" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {12 38 39 40 41 42 43 44 45 }
 - Input state : 
	Port: convolution : gmem0 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
	Port: convolution : gmem1_0_0 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_0_1 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_0_2 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_1_0 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_1_1 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_1_2 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_2_0 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_2_1 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : gmem1_2_2 | {2 3 4 5 6 7 8 9 10 }
	Port: convolution : input_r | {1 }
	Port: convolution : kernel_0_0 | {1 }
	Port: convolution : kernel_0_1 | {1 }
	Port: convolution : kernel_0_2 | {1 }
	Port: convolution : kernel_1_0 | {1 }
	Port: convolution : kernel_1_1 | {1 }
	Port: convolution : kernel_1_2 | {1 }
	Port: convolution : kernel_2_0 | {1 }
	Port: convolution : kernel_2_1 | {1 }
	Port: convolution : kernel_2_2 | {1 }
	Port: convolution : output_r | {1 }
  - Chain level:
	State 1
		store_ln18 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln18 : 1
		indvars_iv_next : 1
		br_ln18 : 2
		br_ln18 : 1
		zext_ln18 : 1
		p_shl : 1
		p_shl_cast : 2
		tmp : 2
		empty_34 : 3
		gmem0_addr : 4
		icmp_ln18_1 : 2
		br_ln18 : 3
		store_ln18 : 2
	State 12
		add_ln33_6 : 1
		sum_1 : 2
		add_ln33_13 : 1
		add_ln33_20 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		add_ln33 : 1
	State 25
		add_ln33_8 : 1
	State 26
	State 27
		add_ln33_16 : 1
	State 28
	State 29
		add_ln33_1 : 1
	State 30
		add_ln33_9 : 1
	State 31
		add_ln33_3 : 1
		add_ln33_17 : 1
	State 32
		add_ln33_11 : 1
	State 33
		add_ln33_19 : 1
	State 34
	State 35
	State 36
		add_ln33_4 : 1
	State 37
		add_ln33_5 : 1
		add_ln33_12 : 1
	State 38
		add_ln33_14 : 1
		sum_3 : 2
		add_ln33_21 : 1
	State 39
		add_ln33_22 : 1
		sum_5 : 2
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         mul_ln26_fu_554         |    0    |    0    |    40   |
|          |         mul_ln27_fu_559         |    0    |    0    |    40   |
|          |        mul_ln26_1_fu_564        |    0    |    0    |    40   |
|          |        mul_ln27_1_fu_569        |    0    |    0    |    40   |
|          |        mul_ln26_2_fu_574        |    0    |    0    |    40   |
|    mul   |         mul_ln29_fu_579         |    0    |    0    |    40   |
|          |        mul_ln29_1_fu_584        |    0    |    0    |    40   |
|          |        mul_ln27_2_fu_589        |    0    |    0    |    40   |
|          |        mul_ln29_2_fu_594        |    0    |    0    |    40   |
|          |         mul_ln32_fu_599         |    0    |    0    |    40   |
|          |        mul_ln32_1_fu_604        |    0    |    0    |    40   |
|          |        mul_ln32_2_fu_608        |    0    |    0    |    40   |
|----------|---------------------------------|---------|---------|---------|
|          |      indvars_iv_next_fu_485     |    0    |    0    |    9    |
|          |            tmp_fu_512           |    0    |    0    |    64   |
|          |         empty_34_fu_517         |    0    |    0    |    64   |
|          |        add_ln33_2_fu_540        |    0    |    0    |    19   |
|          |        add_ln33_6_fu_544        |    0    |    0    |    15   |
|    add   |           sum_1_fu_548          |    0    |    0    |    19   |
|          |        add_ln33_10_fu_613       |    0    |    0    |    19   |
|          |        add_ln33_14_fu_617       |    0    |    0    |    15   |
|          |           sum_3_fu_621          |    0    |    0    |    19   |
|          |        add_ln33_18_fu_627       |    0    |    0    |    19   |
|          |        add_ln33_22_fu_631       |    0    |    0    |    15   |
|          |           sum_5_fu_635          |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln18_fu_479        |    0    |    0    |    9    |
|          |        icmp_ln18_1_fu_529       |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_641           |    1    |    0    |    0    |
|          |            grp_fu_648           |    1    |    0    |    0    |
|          |            grp_fu_653           |    1    |    0    |    0    |
|          |            grp_fu_659           |    1    |    0    |    0    |
|          |            grp_fu_666           |    1    |    0    |    0    |
|          |            grp_fu_673           |    1    |    0    |    0    |
|          |            grp_fu_679           |    1    |    0    |    0    |
|  muladd  |            grp_fu_685           |    1    |    0    |    0    |
|          |            grp_fu_691           |    1    |    0    |    0    |
|          |            grp_fu_697           |    1    |    0    |    0    |
|          |            grp_fu_703           |    1    |    0    |    0    |
|          |            grp_fu_709           |    1    |    0    |    0    |
|          |            grp_fu_714           |    1    |    0    |    0    |
|          |            grp_fu_722           |    1    |    0    |    0    |
|          |            grp_fu_729           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    output_r_read_read_fu_170    |    0    |    0    |    0    |
|          |   kernel_2_2_read_read_fu_176   |    0    |    0    |    0    |
|          |   kernel_2_1_read_read_fu_182   |    0    |    0    |    0    |
|          |   kernel_2_0_read_read_fu_188   |    0    |    0    |    0    |
|          |   kernel_1_2_read_read_fu_194   |    0    |    0    |    0    |
|          |   kernel_1_1_read_read_fu_200   |    0    |    0    |    0    |
|          |   kernel_1_0_read_read_fu_206   |    0    |    0    |    0    |
|          |   kernel_0_2_read_read_fu_212   |    0    |    0    |    0    |
|          |   kernel_0_1_read_read_fu_218   |    0    |    0    |    0    |
|          |   kernel_0_0_read_read_fu_224   |    0    |    0    |    0    |
|   read   |     input_r_read_read_fu_230    |    0    |    0    |    0    |
|          | gmem1_0_0_addr_read_read_fu_299 |    0    |    0    |    0    |
|          | gmem1_0_1_addr_read_read_fu_304 |    0    |    0    |    0    |
|          | gmem1_0_2_addr_read_read_fu_309 |    0    |    0    |    0    |
|          | gmem1_1_0_addr_read_read_fu_314 |    0    |    0    |    0    |
|          | gmem1_1_1_addr_read_read_fu_319 |    0    |    0    |    0    |
|          | gmem1_1_2_addr_read_read_fu_324 |    0    |    0    |    0    |
|          | gmem1_2_0_addr_read_read_fu_329 |    0    |    0    |    0    |
|          | gmem1_2_1_addr_read_read_fu_334 |    0    |    0    |    0    |
|          | gmem1_2_2_addr_read_read_fu_339 |    0    |    0    |    0    |
|          |         grp_read_fu_358         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_236       |    0    |    0    |    0    |
|          |        grp_readreq_fu_243       |    0    |    0    |    0    |
|          |        grp_readreq_fu_250       |    0    |    0    |    0    |
|          |        grp_readreq_fu_257       |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_264       |    0    |    0    |    0    |
|          |        grp_readreq_fu_271       |    0    |    0    |    0    |
|          |        grp_readreq_fu_278       |    0    |    0    |    0    |
|          |        grp_readreq_fu_285       |    0    |    0    |    0    |
|          |        grp_readreq_fu_292       |    0    |    0    |    0    |
|          |        grp_readreq_fu_351       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_344      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln18_write_fu_363     |    0    |    0    |    0    |
|   write  |     write_ln18_write_fu_371     |    0    |    0    |    0    |
|          |     write_ln18_write_fu_379     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln18_fu_496        |    0    |    0    |    0    |
|          |        p_shl_cast_fu_508        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           p_shl_fu_500          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    15   |    0    |   794   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln33_11_reg_994    |    8   |
|    add_ln33_12_reg_897    |    8   |
|    add_ln33_16_reg_942    |    8   |
|    add_ln33_17_reg_977    |    8   |
|    add_ln33_19_reg_1004   |    8   |
|     add_ln33_1_reg_952    |    8   |
|    add_ln33_20_reg_1029   |    8   |
|     add_ln33_3_reg_972    |    8   |
|    add_ln33_4_reg_1019    |    8   |
|     add_ln33_8_reg_927    |    8   |
|     add_ln33_9_reg_962    |    8   |
|      add_ln33_reg_912     |    8   |
|    first_iter_0_reg_388   |    1   |
| gmem0_addr_read_12_reg_982|    8   |
|gmem0_addr_read_14_reg_1009|    8   |
|     gmem0_addr_reg_882    |    8   |
|gmem1_0_0_addr_read_reg_807|    8   |
|   gmem1_0_0_addr_reg_753  |    8   |
|gmem1_0_1_addr_read_reg_814|    8   |
|   gmem1_0_1_addr_reg_759  |    8   |
|gmem1_0_2_addr_read_reg_821|    8   |
|   gmem1_0_2_addr_reg_765  |    8   |
|gmem1_1_0_addr_read_reg_828|    8   |
|   gmem1_1_0_addr_reg_771  |    8   |
|gmem1_1_1_addr_read_reg_835|    8   |
|   gmem1_1_1_addr_reg_777  |    8   |
|gmem1_1_2_addr_read_reg_842|    8   |
|   gmem1_1_2_addr_reg_783  |    8   |
|gmem1_2_0_addr_read_reg_849|    8   |
|   gmem1_2_0_addr_reg_789  |    8   |
|gmem1_2_1_addr_read_reg_856|    8   |
|   gmem1_2_1_addr_reg_795  |    8   |
|gmem1_2_2_addr_read_reg_863|    8   |
|   gmem1_2_2_addr_reg_801  |    8   |
|     gmem2_addr_reg_874    |    8   |
|         i_reg_736         |    2   |
|    icmp_ln18_1_reg_888    |    1   |
|     icmp_ln18_reg_870     |    1   |
|    input_r_read_reg_748   |   64   |
|     mul_ln26_1_reg_917    |    8   |
|     mul_ln26_2_reg_932    |    8   |
|      mul_ln26_reg_902     |    8   |
|     mul_ln27_1_reg_922    |    8   |
|     mul_ln27_2_reg_957    |    8   |
|      mul_ln27_reg_907     |    8   |
|     mul_ln29_1_reg_947    |    8   |
|     mul_ln29_2_reg_967    |    8   |
|      mul_ln29_reg_937     |    8   |
|     mul_ln32_1_reg_999    |    8   |
|    mul_ln32_2_reg_1014    |    8   |
|      mul_ln32_reg_989     |    8   |
|   output_r_read_reg_743   |   64   |
|          reg_401          |    8   |
|          reg_405          |    8   |
|          reg_409          |    8   |
|          reg_413          |    8   |
|       sum_1_reg_892       |    8   |
|       sum_3_reg_1024      |    8   |
|       sum_5_reg_1034      |    8   |
+---------------------------+--------+
|           Total           |   557  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_344 |  p0  |   2  |   1  |    2   |
| first_iter_0_reg_388 |  p0  |   2  |   1  |    2   ||    9    |
|      grp_fu_641      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_648      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_653      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_659      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_666      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_673      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_679      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_685      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_691      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_697      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_703      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_709      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_714      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_722      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_729      |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   252  || 7.86214 ||   149   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |   794  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   149  |
|  Register |    -   |    -   |   557  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    7   |   557  |   943  |
+-----------+--------+--------+--------+--------+
