INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
WARNING: [VRFC 10-8426] non-net output port 'o_Source_Mem_Addr' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:30]
WARNING: [VRFC 10-8426] non-net output port 'o_Source_Mem_Din' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:31]
WARNING: [VRFC 10-8426] non-net output port 'o_Source_Mem_We' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:32]
WARNING: [VRFC 10-8426] non-net output port 'o_Result_Mem_Addr' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:35]
WARNING: [VRFC 10-8426] non-net output port 'o_Result_Mem_Din' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:36]
WARNING: [VRFC 10-8426] non-net output port 'o_Result_Mem_We' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:37]
WARNING: [VRFC 10-8426] non-net output port 'o_Tx_Byte' cannot be initialized at declaration in SystemVerilog mode [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
