# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Design_Files/Circuit_SA1.v" \
"../../../../../Simulation_Files/Circuit_SA1_tb2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
