# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Dec 23 15:27:51 2023
# 
# Allegro PCB Router v22-1-0 made 2023/06/23 at 12:48:59
# Running on: zephyrus-g14, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3.dsn
# Batch File Name: pasde.do
# Did File Name: C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro/specctra.did
# Current time = Sat Dec 23 15:27:51 2023
# PCB C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-12.5730 ylo= -9.0170 xhi=264.0330 yhi=189.3570
# Total 14 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 157, Vias Processed 57
# <<WARNING:>> 1 redundant wires and vias were deleted
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 29, Images Processed 41, Padstacks Processed 23
# Nets Processed 43, Net Terminals 185
# PCB Area=45348.296  EIC=11  Area/EIC=4122.572  SMDs=21
# Total Pin Count: 160
# Signal Connections Created 11
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3.dsn
# Nets 43 Connections 85 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 2 Total Vias 55
# Percent Connected   49.41
# Manhattan Length 2365.0204 Horizontal 1521.1221 Vertical 843.8983
# Routed Length 1705.5055 Horizontal 1187.8035 Vertical 682.0457
# Ratio Actual / Manhattan   0.7211
# Unconnected Length 368.4827 Horizontal 276.9179 Vertical  91.5648
# Total Conflicts: 205 (Cross: 0, Clear: 205, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/useroot/AppData/Local/Temp/#Taaabbf34308.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Dec 23 15:28:02 2023
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3.dsn
# Nets 43 Connections 85 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 2 Total Vias 55
# Percent Connected   49.41
# Manhattan Length 2365.0204 Horizontal 1521.1221 Vertical 843.8983
# Routed Length 1705.5055 Horizontal 1187.8035 Vertical 682.0457
# Ratio Actual / Manhattan   0.7211
# Unconnected Length 368.4827 Horizontal 276.9179 Vertical  91.5648
# Start Route Pass 1 of 25
# Routing 165 wires.
# Total Conflicts: 127 (Cross: 25, Clear: 102, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 96 Successes 71 Failures 25 Vias 69
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 171 wires.
# Total Conflicts: 129 (Cross: 20, Clear: 109, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 108 Successes 86 Failures 22 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction -0.0157
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 162 wires.
# Total Conflicts: 111 (Cross: 17, Clear: 94, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 108 Successes 88 Failures 20 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1395
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 168 wires.
# Total Conflicts: 100 (Cross: 8, Clear: 92, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 110 Successes 92 Failures 18 Vias 56
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.0991
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 162 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 73 (Cross: 3, Clear: 70, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 106 Successes 84 Failures 22 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.2700
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 48 wires.
# Total Conflicts: 74 (Cross: 1, Clear: 73, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 40 Successes 24 Failures 16 Vias 60
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 26 wires.
# Total Conflicts: 58 (Cross: 0, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 24 Successes 7 Failures 17 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 29 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 28 Successes 11 Failures 17 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 22 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 21 Successes 6 Failures 15 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 25 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 23 Successes 7 Failures 16 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 21 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 11 Successes 5 Failures 6 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 24 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 14 Successes 6 Failures 8 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 22 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 12 Successes 6 Failures 6 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 25 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 14 Successes 7 Failures 7 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 21 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 11 Successes 4 Failures 7 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 24 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 14 Successes 7 Failures 7 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 21 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 11 Successes 4 Failures 7 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 25 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 15 Successes 8 Failures 7 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 21 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 10 Successes 4 Failures 6 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 24 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 23 Successes 6 Failures 17 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 21 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 20 Successes 5 Failures 15 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 24 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 23 Successes 6 Failures 17 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 22 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 21 Successes 6 Failures 15 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 25 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 23 Successes 7 Failures 16 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 22 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 21 Successes 5 Failures 16 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Cpu Time = 0:00:07  Elapsed Time = 0:00:04
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    25|   102|  25|    9|   69|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    20|   109|  22|    9|   57|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  3|    17|    94|  20|    9|   59|    0|   0| 13|  0:00:00|  0:00:02|
# Route    |  4|     8|    92|  18|    9|   56|    0|   0|  9|  0:00:01|  0:00:03|
# Route    |  5|     3|    70|  22|    9|   57|    0|   0| 27|  0:00:00|  0:00:03|
# Route    |  6|     1|    73|  16|    9|   60|    0|   0|  0|  0:00:00|  0:00:03|
# Route    |  7|     0|    58|  17|    9|   59|    0|   0| 21|  0:00:01|  0:00:04|
# Route    |  8|     0|    34|  17|    9|   59|    0|   0| 41|  0:00:00|  0:00:04|
# Route    |  9|     0|    34|  15|    9|   59|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 10|     0|    34|  16|    9|   59|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 11|     0|    34|   6|    9|   59|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 12|     0|    34|   8|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 13|     0|    34|   6|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 14|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 15|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 16|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 17|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 18|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 19|     0|    34|   6|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 20|     0|    34|  17|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 21|     0|    34|  15|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 22|     0|    34|  17|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 23|     0|    34|  15|    9|   59|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 24|     0|    34|  16|    9|   59|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 25|     0|    34|  16|    9|   59|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3.dsn
# Nets 43 Connections 85 Unroutes 9
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 16 Total Vias 59
# Percent Connected   81.18
# Manhattan Length 2379.1555 Horizontal 1541.4524 Vertical 837.7030
# Routed Length 1882.4683 Horizontal 1213.1594 Vertical 690.8381
# Ratio Actual / Manhattan   0.7912
# Unconnected Length 323.5060 Horizontal 270.6400 Vertical  52.8660
clean 2
# Current time = Sat Dec 23 15:28:06 2023
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3.dsn
# Nets 43 Connections 85 Unroutes 9
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 16 Total Vias 59
# Percent Connected   81.18
# Manhattan Length 2379.1555 Horizontal 1541.4524 Vertical 837.7030
# Routed Length 1882.4683 Horizontal 1213.1594 Vertical 690.8381
# Ratio Actual / Manhattan   0.7912
# Unconnected Length 323.5060 Horizontal 270.6400 Vertical  52.8660
# Start Clean Pass 1 of 2
# Routing 153 wires.
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 108 Successes 85 Failures 23 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 157 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 28 (Cross: 0, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 109 Successes 79 Failures 30 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    25|   102|  25|    9|   69|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    20|   109|  22|    9|   57|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  3|    17|    94|  20|    9|   59|    0|   0| 13|  0:00:00|  0:00:02|
# Route    |  4|     8|    92|  18|    9|   56|    0|   0|  9|  0:00:01|  0:00:03|
# Route    |  5|     3|    70|  22|    9|   57|    0|   0| 27|  0:00:00|  0:00:03|
# Route    |  6|     1|    73|  16|    9|   60|    0|   0|  0|  0:00:00|  0:00:03|
# Route    |  7|     0|    58|  17|    9|   59|    0|   0| 21|  0:00:01|  0:00:04|
# Route    |  8|     0|    34|  17|    9|   59|    0|   0| 41|  0:00:00|  0:00:04|
# Route    |  9|     0|    34|  15|    9|   59|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 10|     0|    34|  16|    9|   59|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 11|     0|    34|   6|    9|   59|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 12|     0|    34|   8|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 13|     0|    34|   6|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 14|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 15|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 16|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 17|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 18|     0|    34|   7|    9|   59|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 19|     0|    34|   6|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 20|     0|    34|  17|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 21|     0|    34|  15|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 22|     0|    34|  17|    9|   59|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 23|     0|    34|  15|    9|   59|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 24|     0|    34|  16|    9|   59|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 25|     0|    34|  16|    9|   59|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 26|     0|    34|  23|    9|   59|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 27|     0|    28|  30|    9|   59|    0|   0|   |  0:00:01|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- C:/USERS/USEROOT/DOCUMENTS/GITHUB/DOSTI/DEVELOPMENTPROJECTS/MPS-3/allegro\mps-3.dsn
# Nets 43 Connections 85 Unroutes 9
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 14 Total Vias 59
# Percent Connected   82.35
# Manhattan Length 2376.5828 Horizontal 1538.9134 Vertical 837.6693
# Routed Length 1815.5994 Horizontal 1151.3153 Vertical 685.8134
# Ratio Actual / Manhattan   0.7640
# Unconnected Length 323.5060 Horizontal 270.6400 Vertical  52.8660
write routes (changed_only) (reset_changed) C:/Users/useroot/AppData/Local/Temp/#Taaabbg34308.tmp
# <<WARNING:>> Non positive shape width (0) near the point 7493000/12954000.
# <<WARNING:>> Non positive shape width (0) near the point 10720790/10050930.
# <<WARNING:>> Non positive shape width (0) near the point 10138080/11156930.
# Routing Written to File C:/Users/useroot/AppData/Local/Temp/#Taaabbg34308.tmp
quit
