Using setup-synopsys from S17
Assuming your OS is amd64
You are now set up to run the synopsys tools.

Working directory is /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP3 for linux64 - Apr 18, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
### This is the script for optimizing the verilog
#----------------------------------------------------------------------#
#                        DESIGN DEFINITION                             #
#----------------------------------------------------------------------#
set design_name  arbiter
arbiter
set design_dir   "./../rtl"
./../rtl
### EDIT $design_name.cstr.tcl for timing and other constraints!
############## technology files #########################
### can include multiple .db files in string.
### Utah
#set lib_name  "UofU_Digital_v1_2"
#set lib_db    "UofU_Digital_v1_2.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/UofU_Digital_v1_2/"
### set lib_pdb   physical db defs
## UWashington 130nm:
#set lib_name  "static184cg_1.5V_25C"
#set lib_db    "static184cg_1.5V_25C.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/cg_lib13_v096/"
##set lib_pdb   physical db defs
## Artisan 130nm:
#set lib_name  "typical"
#set lib_db    "typical.db"
#set lib_dir   "/uusoc/facility/cad_common/IBM/Artisan/8RF-1.2v/aci/sc-x/synopsys/"
#set lib_pdb   "bm13svt_8lm_2thick_3rf.pdb"
## Artisan 65nm:
set lib_name  "scadv12_cmos10sf_rvt_tt_1p0v_25c"
scadv12_cmos10sf_rvt_tt_1p0v_25c
set lib_db    "scadv12_cmos10sf_rvt_tt_1p0v_25c.db"
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set lib_dir   "/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys"
/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys
##set lib_pdb
############# custom library files #############################
#set custom_cells ../lib/custom-cells.v
#set custom_seq   ../lib/custom-sequentials.v
################################################
#            DC configuration variables
# Milkyway related variables
set mw_design_library $design_name.mw
arbiter.mw
#set mw_power_net   VDD
#set mw_ground_net  VSS
set mw_logic1_net  VDD
VDD
set mw_logic0_net  VSS
VSS
set mw_power_port  VDD
VDD
set mw_ground_port VSS
VSS
# db and cache configuration
set cache_read  {}
set cache_write {}
set allow_newer_db_files       true
true
set write_compressed_db_files  true
true
set sh_source_uses_search_path true
true
#################################################
# Define checkpoint function
proc checkpoint {name} {
  echo "CPU-$name: [cputime -self -child]"
  echo "MEM-$name: [mem]"
  echo "CLK-$name: [clock seconds]"
}
#----------------------------------------------------------------------#
#                             DESIGN SETUP                             #
#----------------------------------------------------------------------#
set search_path [concat  . $design_dir $lib_dir $search_path]
. ./../rtl /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
set search_path "$search_path ${synopsys_root}/libraries/syn"
. ./../rtl /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn
set search_path "$search_path ${synopsys_root}/dw/sim_ver"
. ./../rtl /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
################################################################
# DC library definitions
set local_link_library [list ]
set target_library $lib_db
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat * $lib_db $synthetic_library]
* scadv12_cmos10sf_rvt_tt_1p0v_25c.db dw_foundation.sldb
if [info exists lib_pdb] {
    set physical_library $lib_pdb
} else {
    set physical_library [list ]
}
set symbol_library [list ]
################################################################
if [info exists dc_shell_mode] {
    set suppress_errors "$suppress_errors TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74"
}
 TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74
checkpoint setup
CPU-setup: 1
MEM-setup: 49912
CLK-setup: 1651867076
#----------------------------------------------------------------------#
#                        READ VERILOG NETLIST                          #
#----------------------------------------------------------------------#
read_verilog -rtl $design_name.v
Loading db file '/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/gtech.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/standard.sldb'
  Loading link library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'
  Loading link library 'gtech'
Loading verilog file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v'
Running PRESTO HDLC
Compiling source file /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v
Warning:  /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v:70: signed to unsigned assignment occurs. (VER-318)
Warning:  /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v:71: signed to unsigned assignment occurs. (VER-318)
Warning:  /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v:72: signed to unsigned assignment occurs. (VER-318)
Warning:  /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v:25: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v:23: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 22 in file
	'/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
|            25            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine arbiter line 61 in file
		'/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.db:arbiter'
Loaded 1 design.
Current design is 'arbiter'.
arbiter
## Read custom library cells if any
if [info exists custom_cells] {
    read_verilog -rtl $custom_cells
}
if [info exists custom_seq] {
    read_verilog -rtl $custom_seq
}
# read in the design constraints
source $design_name.cstr.tcl
Current design is 'arbiter'.
Using operating conditions 'tt_1p0v_25c' found in library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'.
## analyze and elaborate only necessary for VHDL:
## use something like this:
#analyze -format vhdl -lib WORK [ list $design_name.v $custom_cells ]
#elaborate $design_name -lib WORK -update
#uniquify
checkpoint read
CPU-read: 2
MEM-read: 218288
CLK-read: 1651867078
# current_design $design_name
# set_attribute event_delay_buf size_only true
report_attribute
 
****************************************
Report : Attribute
Design : arbiter
Version: M-2016.12-SP3
Date   : Fri May  6 13:57:58 2022
****************************************

Design          Object             Type      Attribute Name            Value
--------------------------------------------------------------------------------
arbiter         arbiter            design    max_fanout                64.000000
arbiter         arbiter            design    wire_load_model_mode      segmented
arbiter         arbiter            design    temperature_from_min_lib  25.000000
arbiter         arbiter            design    temperature_from_max_lib  25.000000
arbiter         arbiter            design    design_voltage_unit       1000.000000
arbiter         arbiter            design    design_current_unit       1.000000
arbiter         arbiter            design    design_power_unit         0.001000
arbiter         arbiter            design    design_resistance_unit    1.000000
arbiter         arbiter            design    design_cap_unit           1.000000
arbiter         arbiter            design    design_time_unit          1.000000
arbiter         arbiter            design    scan_state_route_serial   false
arbiter         arbiter            design    scan_state_route_clocks   false
arbiter         arbiter            design    scan_state_route_enables  false
arbiter         arbiter            design    scan_state_type           1
arbiter         arbiter            design    min_wire_load_selection_type
                                                                       0
arbiter         arbiter            design    wire_load_selection_type  1
arbiter         arbiter            design    hdl_library               WORK
arbiter         arbiter            design    hdl_template              arbiter
arbiter         arbiter            design    hdl_canonical_default_params
                                                                       INPUT_WIDTH=32'h00000003,OUTPUT_WIDTH=32'h00000003,Y_WIDTH=32'h00000002
arbiter         arbiter            design    hdl_default_parameters    INPUT_WIDTH => 3, OUTPUT_WIDTH => 3, Y_WIDTH => 2
arbiter         arbiter            design    hdl_canonical_params      
arbiter         arbiter            design    hdl_parameters            
arbiter         arbiter            design    link_design_libraries     WORK
arbiter         arbiter            design    presto_gtech_count        43
arbiter         C125               cell      dbl_keep                  false
arbiter         C126               cell      dbl_keep                  false
arbiter         C127               cell      dbl_keep                  false
arbiter         y_reg[1]           cell      is_a_generic_seq          true
arbiter         y_reg[1]           cell      ff_edge_sense             1
arbiter         y_reg[1]           cell      reg_group_name            y_reg
arbiter         y_reg[1]           cell      member_order              0
arbiter         y_reg[2]           cell      is_a_generic_seq          true
arbiter         y_reg[2]           cell      ff_edge_sense             1
arbiter         y_reg[2]           cell      reg_group_name            y_reg
arbiter         y_reg[2]           cell      member_order              1
arbiter         Y[1]               net       net_original_name         Y[1]
arbiter         Y[2]               net       net_original_name         Y[2]
arbiter         clk                net       net_original_name         clk
arbiter         g[1]               net       net_original_name         g[1]
arbiter         g[2]               net       net_original_name         g[2]
arbiter         g[3]               net       net_original_name         g[3]
arbiter         r[1]               net       net_original_name         r[1]
arbiter         r[2]               net       net_original_name         r[2]
arbiter         r[3]               net       net_original_name         r[3]
arbiter         rstn               net       net_original_name         rstn
arbiter         y[1]               net       net_original_name         y[1]
arbiter         y[2]               net       net_original_name         y[2]
arbiter         clk                port      dont_touch_network        true
arbiter         g[1]               port      load                      0.009269
arbiter         g[2]               port      load                      0.009269
arbiter         g[3]               port      load                      0.009269
arbiter         *SELECT_OP_8.2_8.1_2
                                   reference canonical_name            SELECT_OP_8_8_1
arbiter         *SELECT_OP_4.2_4.1_2
                                   reference canonical_name            SELECT_OP_4_4_1
arbiter         *SELECT_OP_2.2_2.1_2
                                   reference canonical_name            SELECT_OP_2_2_1

1
#----------------------------------------------------------------------#
#                                 WRITE                                #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'arbiter'.
{arbiter}
link

  Linking design 'arbiter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  arbiter                     /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/rtl/arbiter.db
  scadv12_cmos10sf_rvt_tt_1p0v_25c (library)
                              /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db
  dw_foundation.sldb (library)
                              /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb

1
write_sdc $design_name.rtlopt.sdc
1
write -format ddc -hierarchy -output $design_name.rtlopt.ddc
Writing ddc file 'arbiter.rtlopt.ddc'.
1
write -format verilog -hierarchy -output $design_name.rtlopt.v
Writing verilog file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.rtlopt.v'.
Warning: Module arbiter contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
checkpoint write
CPU-write: 2
MEM-write: 218288
CLK-write: 1651867078
exit

Thank you...
