{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 11:36:50 2018 " "Info: Processing started: Wed Nov 07 11:36:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lm35_adc -c lm35_adc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lm35_adc -c lm35_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_1kh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider_1kh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-divider " "Info: Found design unit 1: clock_divider-divider" {  } { { "clk_divider_1kh.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/clk_divider_1kh.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Info: Found entity 1: clock_divider" {  } { { "clk_divider_1kh.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/clk_divider_1kh.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "ct_mod5.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/ct_mod5.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "ct_mod5.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/ct_mod5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm35_adc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lm35_adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lm35_adc " "Info: Found entity 1: lm35_adc" {  } { { "lm35_adc.bdf" "" { Schematic "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/lm35_adc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1hz-a " "Info: Found design unit 1: div_1hz-a" {  } { { "div_1hz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/div_1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_1hz " "Info: Found entity 1: div_1hz" {  } { { "div_1hz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/div_1hz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_10khz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_divider_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_10khz-divider " "Info: Found design unit 1: clock_divider_10khz-divider" {  } { { "clock_divider_10khz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/clock_divider_10khz.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_10khz " "Info: Found entity 1: clock_divider_10khz" {  } { { "clock_divider_10khz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/clock_divider_10khz.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_10k_2_2hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_10k_2_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_10k_2_2hz-a " "Info: Found design unit 1: div_10k_2_2hz-a" {  } { { "div_10k_2_2hz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/div_10k_2_2hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_10k_2_2hz " "Info: Found entity 1: div_10k_2_2hz" {  } { { "div_10k_2_2hz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/div_10k_2_2hz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lm35_adc " "Info: Elaborating entity \"lm35_adc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_10khz clock_divider_10khz:inst " "Info: Elaborating entity \"clock_divider_10khz\" for hierarchy \"clock_divider_10khz:inst\"" {  } { { "lm35_adc.bdf" "inst" { Schematic "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/lm35_adc.bdf" { { 136 24 144 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clock_divider_10khz.vhd(24) " "Warning (10492): VHDL Process Statement warning at clock_divider_10khz.vhd(24): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider_10khz.vhd" "" { Text "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/clock_divider_10khz.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_10k_2_2hz div_10k_2_2hz:inst9 " "Info: Elaborating entity \"div_10k_2_2hz\" for hierarchy \"div_10k_2_2hz:inst9\"" {  } { { "lm35_adc.bdf" "inst9" { Schematic "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/lm35_adc.bdf" { { 264 24 120 360 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "50 " "Warning (15610): No output dependent on input pin \"50\"" {  } { { "lm35_adc.bdf" "" { Schematic "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/lm35_adc.bdf" { { 160 -144 24 176 "50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "lm35_adc.bdf" "" { Schematic "C:/Users/5E406/Desktop/대학원/2018_11_07/code/01_clock_div/lm35_adc.bdf" { { 304 -144 24 320 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Info: Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 11:36:52 2018 " "Info: Processing ended: Wed Nov 07 11:36:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
