/*!
******************************************************************************
@file   : sdios_reg.h

@brief  

@Author <Autogenerated>

		<b>Copyright 2007 by Imagination Technologies Limited.</b>
		All rights reserved.  No part of this software, either
		material or conceptual may be copied or distributed,
		transmitted, transcribed, stored in a retrieval system
		or translated into any human or computer language in any
		form by any means, electronic, mechanical, manual or
		other-wise, or disclosed to third parties without the
		express written permission of Imagination Technologies
		Limited, Unit 8, HomePark Industrial Estate,
		King's Langley, Hertfordshire, WD4 8LZ, U.K.

<b>Description:</b>\n
		This file contains the SDIOS_REG_H Defintions.

<b>Platform:</b>\n


@Version
		1.0

******************************************************************************/

#if !defined (__SDIOS_REG_H__)
#define __SDIOS_REG_H__

#ifdef __cplusplus
extern "C" {
#endif


#define IMG_SDIO_CARD_SOFT_RESET_OFFSET		(0x0000)

// IMG_SDIO     CARD_SOFT_RESET     CARD_SOFT_RESET
#define IMG_SDIO_CARD_SOFT_RESET_CARD_SOFT_RESET_MASK		(0x00000001)
#define IMG_SDIO_CARD_SOFT_RESET_CARD_SOFT_RESET_LSBMASK		(0x00000001)
#define IMG_SDIO_CARD_SOFT_RESET_CARD_SOFT_RESET_SHIFT		(0)

#define IMG_SDIO_SDIO_CONFIGURATION_OFFSET		(0x0004)

// IMG_SDIO     SDIO_CONFIGURATION     SDIO_CARD_ENABLED
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_CARD_ENABLED_MASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_CARD_ENABLED_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_CARD_ENABLED_SHIFT		(0)

// IMG_SDIO     SDIO_CONFIGURATION     SPI_STANDALONE_ENABLED
#define IMG_SDIO_SDIO_CONFIGURATION_SPI_STANDALONE_ENABLED_MASK		(0x00000002)
#define IMG_SDIO_SDIO_CONFIGURATION_SPI_STANDALONE_ENABLED_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_SPI_STANDALONE_ENABLED_SHIFT		(1)

// IMG_SDIO     SDIO_CONFIGURATION     SDIO_FUNC_ENABLED
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_FUNC_ENABLED_MASK		(0x000001FC)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_FUNC_ENABLED_LSBMASK		(0x0000007F)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_FUNC_ENABLED_SHIFT		(2)

// IMG_SDIO     SDIO_CONFIGURATION     SDIO_SND_THRESHOLD
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_SND_THRESHOLD_MASK		(0x00000E00)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_SND_THRESHOLD_LSBMASK		(0x00000007)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_SND_THRESHOLD_SHIFT		(9)

// IMG_SDIO     SDIO_CONFIGURATION     SDIO_RCV_THRESHOLD
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_RCV_THRESHOLD_MASK		(0x00007000)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_RCV_THRESHOLD_LSBMASK		(0x00000007)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_RCV_THRESHOLD_SHIFT		(12)

// IMG_SDIO     SDIO_CONFIGURATION     CORRUPT_CRC_OVFL
#define IMG_SDIO_SDIO_CONFIGURATION_CORRUPT_CRC_OVFL_MASK		(0x00008000)
#define IMG_SDIO_SDIO_CONFIGURATION_CORRUPT_CRC_OVFL_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_CORRUPT_CRC_OVFL_SHIFT		(15)

// IMG_SDIO     SDIO_CONFIGURATION     CORRUPT_CRC_UNFL
#define IMG_SDIO_SDIO_CONFIGURATION_CORRUPT_CRC_UNFL_MASK		(0x00010000)
#define IMG_SDIO_SDIO_CONFIGURATION_CORRUPT_CRC_UNFL_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_CORRUPT_CRC_UNFL_SHIFT		(16)

// IMG_SDIO     SDIO_CONFIGURATION     ENABLE_AUTO_BUSY
#define IMG_SDIO_SDIO_CONFIGURATION_ENABLE_AUTO_BUSY_MASK		(0x00020000)
#define IMG_SDIO_SDIO_CONFIGURATION_ENABLE_AUTO_BUSY_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_ENABLE_AUTO_BUSY_SHIFT		(17)

// IMG_SDIO     SDIO_CONFIGURATION     SDIO_EDGE_SEL
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_EDGE_SEL_MASK			(0x00040000)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_EDGE_SEL_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_CONFIGURATION_SDIO_EDGE_SEL_SHIFT			(18)

#define IMG_SDIO_SDIO_STATUS_OFFSET		(0x0008)

// IMG_SDIO     SDIO_STATUS     BUSY_STATUS
#define IMG_SDIO_SDIO_STATUS_BUSY_STATUS_MASK		(0x00000001)
#define IMG_SDIO_SDIO_STATUS_BUSY_STATUS_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_STATUS_BUSY_STATUS_SHIFT		(0)

// IMG_SDIO     SDIO_STATUS     HOST_INT_STATUS
#define IMG_SDIO_SDIO_STATUS_HOST_INT_STATUS_MASK		(0x00000002)
#define IMG_SDIO_SDIO_STATUS_HOST_INT_STATUS_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_STATUS_HOST_INT_STATUS_SHIFT		(1)

// IMG_SDIO     SDIO_STATUS     SDIO_STATUS_REGISTER
#define IMG_SDIO_SDIO_STATUS_SDIO_STATUS_REGISTER_MASK		(0x0000FFFC)
#define IMG_SDIO_SDIO_STATUS_SDIO_STATUS_REGISTER_LSBMASK		(0x00003FFF)
#define IMG_SDIO_SDIO_STATUS_SDIO_STATUS_REGISTER_SHIFT		(2)

// IMG_SDIO     SDIO_STATUS     CURRENT_BLOCK_SIZE
#define IMG_SDIO_SDIO_STATUS_CURRENT_BLOCK_SIZE_MASK		(0xFFFF0000)
#define IMG_SDIO_SDIO_STATUS_CURRENT_BLOCK_SIZE_LSBMASK		(0x0000FFFF)
#define IMG_SDIO_SDIO_STATUS_CURRENT_BLOCK_SIZE_SHIFT		(16)

#define IMG_SDIO_SDIO_TRANSFER_COMMAND_OFFSET		(0x000C)

// IMG_SDIO     SDIO_TRANSFER_COMMAND     TRANSFER_LENGTH
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_LENGTH_MASK		(0x000001FF)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_LENGTH_LSBMASK		(0x000001FF)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_LENGTH_SHIFT		(0)

// IMG_SDIO     SDIO_TRANSFER_COMMAND     TRANSFER_ADDRESS
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_ADDRESS_MASK		(0x03FFFE00)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_ADDRESS_LSBMASK		(0x0001FFFF)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_ADDRESS_SHIFT		(9)

// IMG_SDIO     SDIO_TRANSFER_COMMAND     TRANSFER_OPCODE
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_OPCODE_MASK		(0x04000000)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_OPCODE_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_OPCODE_SHIFT		(26)

// IMG_SDIO     SDIO_TRANSFER_COMMAND     TRANSFER_BLOCK_MODE
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_BLOCK_MODE_MASK		(0x08000000)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_BLOCK_MODE_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_BLOCK_MODE_SHIFT		(27)

// IMG_SDIO     SDIO_TRANSFER_COMMAND     TRANSFER_FUNCTION_NUMBER
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_FUNCTION_NUMBER_MASK		(0x70000000)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_FUNCTION_NUMBER_LSBMASK		(0x00000007)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_FUNCTION_NUMBER_SHIFT		(28)

// IMG_SDIO     SDIO_TRANSFER_COMMAND     TRANSFER_RW
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_RW_MASK		(0x80000000)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_RW_LSBMASK		(0x00000001)
#define IMG_SDIO_SDIO_TRANSFER_COMMAND_TRANSFER_RW_SHIFT		(31)

#define IMG_SDIO_SDIO_TRANSFER_STATUS_OFFSET		(0x0010)

// IMG_SDIO     SDIO_TRANSFER_STATUS     TRN_UNIT_CNT
#define IMG_SDIO_SDIO_TRANSFER_STATUS_TRN_UNIT_CNT_MASK		(0x000001FF)
#define IMG_SDIO_SDIO_TRANSFER_STATUS_TRN_UNIT_CNT_LSBMASK		(0x000001FF)
#define IMG_SDIO_SDIO_TRANSFER_STATUS_TRN_UNIT_CNT_SHIFT		(0)

// IMG_SDIO     SDIO_TRANSFER_STATUS     TRN_BYTE_CNT
#define IMG_SDIO_SDIO_TRANSFER_STATUS_TRN_BYTE_CNT_MASK		(0x01FFFE00)
#define IMG_SDIO_SDIO_TRANSFER_STATUS_TRN_BYTE_CNT_LSBMASK		(0x0000FFFF)
#define IMG_SDIO_SDIO_TRANSFER_STATUS_TRN_BYTE_CNT_SHIFT		(9)

#define IMG_SDIO_TX_DATA_OUT_OFFSET		(0x0014)

// IMG_SDIO     TX_DATA_OUT     TX_DATA
#define IMG_SDIO_TX_DATA_OUT_TX_DATA_MASK		(0xFFFFFFFF)
#define IMG_SDIO_TX_DATA_OUT_TX_DATA_LSBMASK		(0xFFFFFFFF)
#define IMG_SDIO_TX_DATA_OUT_TX_DATA_SHIFT		(0)

#define IMG_SDIO_RX_DATA_IN_OFFSET		(0x0018)

// IMG_SDIO     RX_DATA_IN     RX_DATA
#define IMG_SDIO_RX_DATA_IN_RX_DATA_MASK		(0xFFFFFFFF)
#define IMG_SDIO_RX_DATA_IN_RX_DATA_LSBMASK		(0xFFFFFFFF)
#define IMG_SDIO_RX_DATA_IN_RX_DATA_SHIFT		(0)

#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_OFFSET		(0x001C)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_TRN_UPDATE
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_UPDATE_MASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_UPDATE_SHIFT		(0)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_BLK_COMPLETE
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_BLK_COMPLETE_MASK		(0x00000002)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_BLK_COMPLETE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_BLK_COMPLETE_SHIFT		(1)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_TRN_COMPLETE
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_COMPLETE_MASK		(0x00000004)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_COMPLETE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_COMPLETE_SHIFT		(2)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_TRN_ABORT
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_ABORT_MASK		(0x00000008)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_ABORT_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_ABORT_SHIFT		(3)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_TRN_SUSPEND
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_SUSPEND_MASK		(0x00000010)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_SUSPEND_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_SUSPEND_SHIFT		(4)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_TRN_CRC_ERR
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_CRC_ERR_MASK		(0x00000020)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_CRC_ERR_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_TRN_CRC_ERR_SHIFT		(5)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_FIFO_OVFL
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_FIFO_OVFL_MASK		(0x00000040)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_FIFO_OVFL_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_FIFO_OVFL_SHIFT		(6)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_FIFO_UNFL
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_FIFO_UNFL_MASK		(0x00000080)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_FIFO_UNFL_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_FIFO_UNFL_SHIFT		(7)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_F0_UPDATE
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_F0_UPDATE_MASK		(0x00000100)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_F0_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_F0_UPDATE_SHIFT		(8)

// IMG_SDIO     INTERRUPT_ENABLE_REGISTER     EN_INT_F1_UPDATE
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_F1_UPDATE_MASK		(0x00000200)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_F1_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_ENABLE_REGISTER_EN_INT_F1_UPDATE_SHIFT		(9)

#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_OFFSET		(0x0020)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_TRN_UPDATE
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_UPDATE_MASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_UPDATE_SHIFT		(0)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_BLK_COMPLETE
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_BLK_COMPLETE_MASK		(0x00000002)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_BLK_COMPLETE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_BLK_COMPLETE_SHIFT		(1)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_TRN_COMPLETE
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_COMPLETE_MASK		(0x00000004)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_COMPLETE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_COMPLETE_SHIFT		(2)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_TRN_ABORT
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_ABORT_MASK		(0x00000008)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_ABORT_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_ABORT_SHIFT		(3)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_TRN_SUSPEND
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_SUSPEND_MASK		(0x00000010)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_SUSPEND_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_SUSPEND_SHIFT		(4)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_TRN_CRC_ERR
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_CRC_ERR_MASK		(0x00000020)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_CRC_ERR_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_TRN_CRC_ERR_SHIFT		(5)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_FIFO_OVFL
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_FIFO_OVFL_MASK		(0x00000040)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_FIFO_OVFL_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_FIFO_OVFL_SHIFT		(6)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_FIFO_UNFL
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_FIFO_UNFL_MASK		(0x00000080)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_FIFO_UNFL_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_FIFO_UNFL_SHIFT		(7)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_F0_UPDATE
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_F0_UPDATE_MASK		(0x00000100)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_F0_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_F0_UPDATE_SHIFT		(8)

// IMG_SDIO     INTERRUPT_STATUS_REGISTER     STAT_INT_F1_UPDATE
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_F1_UPDATE_MASK		(0x00000200)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_F1_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_STATUS_REGISTER_STAT_INT_F1_UPDATE_SHIFT		(9)

#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_OFFSET		(0x0024)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_TRN_UPDATE
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_UPDATE_MASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_UPDATE_SHIFT		(0)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_BLK_COMPLETE
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_BLK_COMPLETE_MASK		(0x00000002)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_BLK_COMPLETE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_BLK_COMPLETE_SHIFT		(1)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_TRN_COMPLETE
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_COMPLETE_MASK		(0x00000004)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_COMPLETE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_COMPLETE_SHIFT		(2)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_TRN_ABORT
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_ABORT_MASK		(0x00000008)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_ABORT_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_ABORT_SHIFT		(3)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_TRN_SUSPEND
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_SUSPEND_MASK		(0x00000010)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_SUSPEND_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_SUSPEND_SHIFT		(4)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_TRN_CRC_ERR
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_CRC_ERR_MASK		(0x00000020)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_CRC_ERR_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_TRN_CRC_ERR_SHIFT		(5)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_FIFO_OVFL
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_FIFO_OVFL_MASK		(0x00000040)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_FIFO_OVFL_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_FIFO_OVFL_SHIFT		(6)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_FIFO_UNFL
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_FIFO_UNFL_MASK		(0x00000080)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_FIFO_UNFL_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_FIFO_UNFL_SHIFT		(7)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_F0_UPDATE
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_F0_UPDATE_MASK		(0x00000100)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_F0_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_F0_UPDATE_SHIFT		(8)

// IMG_SDIO     INTERRUPT_CLEAR_REGISTER     CLR_INT_F1_UPDATE
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_F1_UPDATE_MASK		(0x00000200)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_F1_UPDATE_LSBMASK		(0x00000001)
#define IMG_SDIO_INTERRUPT_CLEAR_REGISTER_CLR_INT_F1_UPDATE_SHIFT		(9)

#define IMG_SDIO_HOST_INTERRUPT_CONTROL_OFFSET		(0x0028)

// IMG_SDIO     HOST_INTERRUPT_CONTROL     INT_HOST
#define IMG_SDIO_HOST_INTERRUPT_CONTROL_INT_HOST_MASK		(0x00000001)
#define IMG_SDIO_HOST_INTERRUPT_CONTROL_INT_HOST_LSBMASK		(0x00000001)
#define IMG_SDIO_HOST_INTERRUPT_CONTROL_INT_HOST_SHIFT		(0)

#define IMG_SDIO_CLEAR_BUSY_OFFSET		(0x002C)

// IMG_SDIO     CLEAR_BUSY     CLR_BUSY
#define IMG_SDIO_CLEAR_BUSY_CLR_BUSY_MASK		(0x00000001)
#define IMG_SDIO_CLEAR_BUSY_CLR_BUSY_LSBMASK		(0x00000001)
#define IMG_SDIO_CLEAR_BUSY_CLR_BUSY_SHIFT		(0)

// IMG_SDIO     CLEAR_BUSY     FLUSH_INPUT_FIFO
#define IMG_SDIO_CLEAR_BUSY_FLUSH_INPUT_FIFO_MASK		(0x00000002)
#define IMG_SDIO_CLEAR_BUSY_FLUSH_INPUT_FIFO_LSBMASK		(0x00000001)
#define IMG_SDIO_CLEAR_BUSY_FLUSH_INPUT_FIFO_SHIFT		(1)

// IMG_SDIO     CLEAR_BUSY     FLUSH_OUTPUT_FIFO
#define IMG_SDIO_CLEAR_BUSY_FLUSH_OUTPUT_FIFO_MASK		(0x00000004)
#define IMG_SDIO_CLEAR_BUSY_FLUSH_OUTPUT_FIFO_LSBMASK		(0x00000001)
#define IMG_SDIO_CLEAR_BUSY_FLUSH_OUTPUT_FIFO_SHIFT		(2)

#define IMG_SDIO_FIFO_STATUS_OFFSET		(0x0030)

// IMG_SDIO     FIFO_STATUS     RX_FIFO_FULL
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_FULL_MASK		(0x00000001)
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_FULL_LSBMASK		(0x00000001)
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_FULL_SHIFT		(0)

// IMG_SDIO     FIFO_STATUS     RX_FIFO_EMPTY
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_EMPTY_MASK		(0x00000002)
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_EMPTY_LSBMASK		(0x00000001)
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_EMPTY_SHIFT		(1)

// IMG_SDIO     FIFO_STATUS     TX_FIFO_FULL
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_FULL_MASK		(0x00000004)
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_FULL_LSBMASK		(0x00000001)
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_FULL_SHIFT		(2)

// IMG_SDIO     FIFO_STATUS     TX_FIFO_EMPTY
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_EMPTY_MASK		(0x00000008)
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_EMPTY_LSBMASK		(0x00000001)
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_EMPTY_SHIFT		(3)

// IMG_SDIO     FIFO_STATUS     RX_FIFO_SIZE
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_SIZE_MASK		(0x000007F0)
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_SIZE_LSBMASK		(0x0000007F)
#define IMG_SDIO_FIFO_STATUS_RX_FIFO_SIZE_SHIFT		(4)

// IMG_SDIO     FIFO_STATUS     TX_FIFO_SIZE
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_SIZE_MASK		(0x0003F800)
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_SIZE_LSBMASK		(0x0000007F)
#define IMG_SDIO_FIFO_STATUS_TX_FIFO_SIZE_SHIFT		(11)

#define IMG_SDIO_SDIO_RSVD0_OFFSET		(0x00EC)

// IMG_SDIO     SDIO_RSVD0     SDIO_RESERVED0
#define IMG_SDIO_SDIO_RSVD0_SDIO_RESERVED0_MASK		(0xFFFFFFFF)
#define IMG_SDIO_SDIO_RSVD0_SDIO_RESERVED0_LSBMASK		(0xFFFFFFFF)
#define IMG_SDIO_SDIO_RSVD0_SDIO_RESERVED0_SHIFT		(0)

#define IMG_SDIO_SDIO_CORE_ID_OFFSET		(0x00F0)

// IMG_SDIO     SDIO_CORE_ID     SDIO_CORE_ID
#define IMG_SDIO_SDIO_CORE_ID_SDIO_CORE_ID_MASK		(0x00FF0000)
#define IMG_SDIO_SDIO_CORE_ID_SDIO_CORE_ID_LSBMASK		(0x000000FF)
#define IMG_SDIO_SDIO_CORE_ID_SDIO_CORE_ID_SHIFT		(16)

// IMG_SDIO     SDIO_CORE_ID     SDIO_CORE_CONFIG
#define IMG_SDIO_SDIO_CORE_ID_SDIO_CORE_CONFIG_MASK		(0x0000FFFF)
#define IMG_SDIO_SDIO_CORE_ID_SDIO_CORE_CONFIG_LSBMASK		(0x0000FFFF)
#define IMG_SDIO_SDIO_CORE_ID_SDIO_CORE_CONFIG_SHIFT		(0)

#define IMG_SDIO_SDIO_CORE_REV_OFFSET		(0x00F4)

// IMG_SDIO     SDIO_CORE_REV     SDIO_DESIGNER
#define IMG_SDIO_SDIO_CORE_REV_SDIO_DESIGNER_MASK		(0xFF000000)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_DESIGNER_LSBMASK		(0x000000FF)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_DESIGNER_SHIFT		(24)

// IMG_SDIO     SDIO_CORE_REV     SDIO_MAJOR_REV
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MAJOR_REV_MASK		(0x00FF0000)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MAJOR_REV_LSBMASK		(0x000000FF)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MAJOR_REV_SHIFT		(16)

// IMG_SDIO     SDIO_CORE_REV     SDIO_MINOR_REV
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MINOR_REV_MASK		(0x0000FF00)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MINOR_REV_LSBMASK		(0x000000FF)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MINOR_REV_SHIFT		(8)

// IMG_SDIO     SDIO_CORE_REV     SDIO_MAINT_REV
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MAINT_REV_MASK		(0x000000FF)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MAINT_REV_LSBMASK		(0x000000FF)
#define IMG_SDIO_SDIO_CORE_REV_SDIO_MAINT_REV_SHIFT		(0)

#define IMG_SDIO_SDIO_CORE_DES1_OFFSET		(0x00F8)

// IMG_SDIO     SDIO_CORE_DES1     SDIO_DESIGNER1
#define IMG_SDIO_SDIO_CORE_DES1_SDIO_DESIGNER1_MASK		(0xFFFFFFFF)
#define IMG_SDIO_SDIO_CORE_DES1_SDIO_DESIGNER1_LSBMASK		(0xFFFFFFFF)
#define IMG_SDIO_SDIO_CORE_DES1_SDIO_DESIGNER1_SHIFT		(0)

#define IMG_SDIO_SDIO_CORE_DES2_OFFSET		(0x00FC)

// IMG_SDIO     SDIO_CORE_DES2     SDIO_DESIGNER2
#define IMG_SDIO_SDIO_CORE_DES2_SDIO_DESIGNER2_MASK		(0xFFFFFFFF)
#define IMG_SDIO_SDIO_CORE_DES2_SDIO_DESIGNER2_LSBMASK		(0xFFFFFFFF)
#define IMG_SDIO_SDIO_CORE_DES2_SDIO_DESIGNER2_SHIFT		(0)

#define IMG_SDIO_F1_32_BIT_REG_0_OFFSET		(0x0054)

// IMG_SDIO     F1_32_BIT_REG_0     F1_REG_0
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_0_MASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_0_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_0_SHIFT		(0)

// IMG_SDIO     F1_32_BIT_REG_0     F1_REG_1
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_1_MASK		(0x0000FF00)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_1_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_1_SHIFT		(8)

// IMG_SDIO     F1_32_BIT_REG_0     F1_REG_2
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_2_MASK		(0x00FF0000)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_2_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_2_SHIFT		(16)

// IMG_SDIO     F1_32_BIT_REG_0     F1_REG_3
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_3_MASK		(0xFF000000)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_3_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_0_F1_REG_3_SHIFT		(24)

#define IMG_SDIO_F1_32_BIT_REG_1_OFFSET		(0x0058)

// IMG_SDIO     F1_32_BIT_REG_1     F1_REG_4
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_4_MASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_4_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_4_SHIFT		(0)

// IMG_SDIO     F1_32_BIT_REG_1     F1_REG_5
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_5_MASK		(0x0000FF00)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_5_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_5_SHIFT		(8)

// IMG_SDIO     F1_32_BIT_REG_1     F1_REG_6
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_6_MASK		(0x00FF0000)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_6_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_6_SHIFT		(16)

// IMG_SDIO     F1_32_BIT_REG_1     F1_REG_7
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_7_MASK		(0xFF000000)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_7_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_1_F1_REG_7_SHIFT		(24)

#define IMG_SDIO_F1_32_BIT_REG_2_OFFSET		(0x005C)

// IMG_SDIO     F1_32_BIT_REG_2     F1_REG_8
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_8_MASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_8_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_8_SHIFT		(0)

// IMG_SDIO     F1_32_BIT_REG_2     F1_REG_9
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_9_MASK		(0x0000FF00)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_9_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_9_SHIFT		(8)

// IMG_SDIO     F1_32_BIT_REG_2     F1_REG_A
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_A_MASK		(0x00FF0000)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_A_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_A_SHIFT		(16)

// IMG_SDIO     F1_32_BIT_REG_2     F1_REG_B
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_B_MASK		(0xFF000000)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_B_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_2_F1_REG_B_SHIFT		(24)

#define IMG_SDIO_F1_32_BIT_REG_3_OFFSET		(0x0060)

// IMG_SDIO     F1_32_BIT_REG_3     F1_REG_C
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_C_MASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_C_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_C_SHIFT		(0)

// IMG_SDIO     F1_32_BIT_REG_3     F1_REG_D
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_D_MASK		(0x0000FF00)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_D_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_D_SHIFT		(8)

// IMG_SDIO     F1_32_BIT_REG_3     F1_REG_E
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_E_MASK		(0x00FF0000)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_E_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_E_SHIFT		(16)

// IMG_SDIO     F1_32_BIT_REG_3     F1_REG_F
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_F_MASK		(0xFF000000)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_F_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_32_BIT_REG_3_F1_REG_F_SHIFT		(24)

#define IMG_SDIO_F1_UPDATE_OFFSET		(0x0064)

// IMG_SDIO     F1_UPDATE     F1_UPDATE_REG
#define IMG_SDIO_F1_UPDATE_F1_UPDATE_REG_MASK		(0x000000FF)
#define IMG_SDIO_F1_UPDATE_F1_UPDATE_REG_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_UPDATE_F1_UPDATE_REG_SHIFT		(0)

#define IMG_SDIO_F1_HOST_INT_OFFSET		(0x0068)

// IMG_SDIO     F1_HOST_INT     F1_HOST_INT_REG
#define IMG_SDIO_F1_HOST_INT_F1_HOST_INT_REG_MASK		(0x000000FF)
#define IMG_SDIO_F1_HOST_INT_F1_HOST_INT_REG_LSBMASK		(0x000000FF)
#define IMG_SDIO_F1_HOST_INT_F1_HOST_INT_REG_SHIFT		(0)

#define IMG_SDIO_F0_REG_0_OFFSET		(0x0034)

// IMG_SDIO     F0_REG_0     SDIO_REVISION
#define IMG_SDIO_F0_REG_0_SDIO_REVISION_MASK		(0x000000FF)
#define IMG_SDIO_F0_REG_0_SDIO_REVISION_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_0_SDIO_REVISION_SHIFT		(0)

// IMG_SDIO     F0_REG_0     SD_SPEC_REVISION
#define IMG_SDIO_F0_REG_0_SD_SPEC_REVISION_MASK		(0x0000FF00)
#define IMG_SDIO_F0_REG_0_SD_SPEC_REVISION_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_0_SD_SPEC_REVISION_SHIFT		(8)

// IMG_SDIO     F0_REG_0     IO_ENABLE
#define IMG_SDIO_F0_REG_0_IO_ENABLE_MASK		(0x00FF0000)
#define IMG_SDIO_F0_REG_0_IO_ENABLE_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_0_IO_ENABLE_SHIFT		(16)

// IMG_SDIO     F0_REG_0     IO_READY
#define IMG_SDIO_F0_REG_0_IO_READY_MASK		(0xFF000000)
#define IMG_SDIO_F0_REG_0_IO_READY_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_0_IO_READY_SHIFT		(24)

#define IMG_SDIO_F0_REG_1_OFFSET		(0x0038)

// IMG_SDIO     F0_REG_1     INT_ENABLE
#define IMG_SDIO_F0_REG_1_INT_ENABLE_MASK		(0x000000FF)
#define IMG_SDIO_F0_REG_1_INT_ENABLE_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_1_INT_ENABLE_SHIFT		(0)

// IMG_SDIO     F0_REG_1     INT_PENDING
#define IMG_SDIO_F0_REG_1_INT_PENDING_MASK		(0x0000FF00)
#define IMG_SDIO_F0_REG_1_INT_PENDING_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_1_INT_PENDING_SHIFT		(8)

// IMG_SDIO     F0_REG_1     IO_ABORT
#define IMG_SDIO_F0_REG_1_IO_ABORT_MASK		(0x00FF0000)
#define IMG_SDIO_F0_REG_1_IO_ABORT_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_1_IO_ABORT_SHIFT		(16)

// IMG_SDIO     F0_REG_1     BUS_IF_CTRL
#define IMG_SDIO_F0_REG_1_BUS_IF_CTRL_MASK		(0xFF000000)
#define IMG_SDIO_F0_REG_1_BUS_IF_CTRL_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_1_BUS_IF_CTRL_SHIFT		(24)

#define IMG_SDIO_F0_REG_2_OFFSET		(0x003C)

// IMG_SDIO     F0_REG_2     CARD_CAPABILITY
#define IMG_SDIO_F0_REG_2_CARD_CAPABILITY_MASK		(0x000000FF)
#define IMG_SDIO_F0_REG_2_CARD_CAPABILITY_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_2_CARD_CAPABILITY_SHIFT		(0)

// IMG_SDIO     F0_REG_2     F0_CIS_POINTER
#define IMG_SDIO_F0_REG_2_F0_CIS_POINTER_MASK		(0xFFFFFF00)
#define IMG_SDIO_F0_REG_2_F0_CIS_POINTER_LSBMASK		(0x00FFFFFF)
#define IMG_SDIO_F0_REG_2_F0_CIS_POINTER_SHIFT		(8)

#define IMG_SDIO_F0_REG_3_OFFSET		(0x0040)

// IMG_SDIO     F0_REG_3     BUS_SUSPEND
#define IMG_SDIO_F0_REG_3_BUS_SUSPEND_MASK		(0x000000FF)
#define IMG_SDIO_F0_REG_3_BUS_SUSPEND_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_3_BUS_SUSPEND_SHIFT		(0)

// IMG_SDIO     F0_REG_3     FUNCTION_SELECT
#define IMG_SDIO_F0_REG_3_FUNCTION_SELECT_MASK		(0x0000FF00)
#define IMG_SDIO_F0_REG_3_FUNCTION_SELECT_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_3_FUNCTION_SELECT_SHIFT		(8)

// IMG_SDIO     F0_REG_3     EXEC_FLAGS
#define IMG_SDIO_F0_REG_3_EXEC_FLAGS_MASK		(0x00FF0000)
#define IMG_SDIO_F0_REG_3_EXEC_FLAGS_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_3_EXEC_FLAGS_SHIFT		(16)

// IMG_SDIO     F0_REG_3     READY_FLAGS
#define IMG_SDIO_F0_REG_3_READY_FLAGS_MASK		(0xFF000000)
#define IMG_SDIO_F0_REG_3_READY_FLAGS_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_3_READY_FLAGS_SHIFT		(24)

#define IMG_SDIO_F0_REG_4_OFFSET		(0x0044)

// IMG_SDIO     F0_REG_4     F0_BLK_SIZE
#define IMG_SDIO_F0_REG_4_F0_BLK_SIZE_MASK		(0x0000FFFF)
#define IMG_SDIO_F0_REG_4_F0_BLK_SIZE_LSBMASK		(0x0000FFFF)
#define IMG_SDIO_F0_REG_4_F0_BLK_SIZE_SHIFT		(0)

#define IMG_SDIO_F0_REG_5_OFFSET		(0x0048)

// IMG_SDIO     F0_REG_5     STANDARD_FUNCTION
#define IMG_SDIO_F0_REG_5_STANDARD_FUNCTION_MASK		(0x0000FFFF)
#define IMG_SDIO_F0_REG_5_STANDARD_FUNCTION_LSBMASK		(0x0000FFFF)
#define IMG_SDIO_F0_REG_5_STANDARD_FUNCTION_SHIFT		(0)

// IMG_SDIO     F0_REG_5     POWER_SEL
#define IMG_SDIO_F0_REG_5_POWER_SEL_MASK		(0x00FF0000)
#define IMG_SDIO_F0_REG_5_POWER_SEL_LSBMASK		(0x000000FF)
#define IMG_SDIO_F0_REG_5_POWER_SEL_SHIFT		(16)

#define IMG_SDIO_F0_REG_6_OFFSET		(0x004C)

// IMG_SDIO     F0_REG_6     F1_CIS_POINTER
#define IMG_SDIO_F0_REG_6_F1_CIS_POINTER_MASK		(0x00FFFFFF)
#define IMG_SDIO_F0_REG_6_F1_CIS_POINTER_LSBMASK		(0x00FFFFFF)
#define IMG_SDIO_F0_REG_6_F1_CIS_POINTER_SHIFT		(0)

#define IMG_SDIO_F0_REG_7_OFFSET		(0x0050)

// IMG_SDIO     F0_REG_7     F1_BLK_SIZE
#define IMG_SDIO_F0_REG_7_F1_BLK_SIZE_MASK		(0x0000FFFF)
#define IMG_SDIO_F0_REG_7_F1_BLK_SIZE_LSBMASK		(0x0000FFFF)
#define IMG_SDIO_F0_REG_7_F1_BLK_SIZE_SHIFT		(0)

#define IMG_SDIO_CIS_32_BIT_REG_0_OFFSET		(0x006C)

// IMG_SDIO     CIS_32_BIT_REG_0     CIS_REG_0
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_0_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_0_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_0_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_0     CIS_REG_1
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_1_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_1_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_1_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_0     CIS_REG_2
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_2_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_2_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_2_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_0     CIS_REG_3
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_3_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_3_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_0_CIS_REG_3_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_1_OFFSET		(0x0070)

// IMG_SDIO     CIS_32_BIT_REG_1     CIS_REG_4
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_4_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_4_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_4_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_1     CIS_REG_5
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_5_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_5_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_5_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_1     CIS_REG_6
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_6_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_6_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_6_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_1     CIS_REG_7
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_7_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_7_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_1_CIS_REG_7_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_2_OFFSET		(0x0074)

// IMG_SDIO     CIS_32_BIT_REG_2     CIS_REG_8
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_8_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_8_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_8_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_2     CIS_REG_9
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_9_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_9_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_9_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_2     CIS_REG_A
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_A_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_A_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_A_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_2     CIS_REG_B
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_B_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_B_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_2_CIS_REG_B_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_3_OFFSET		(0x0078)

// IMG_SDIO     CIS_32_BIT_REG_3     CIS_REG_C
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_C_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_C_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_C_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_3     CIS_REG_D
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_D_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_D_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_D_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_3     CIS_REG_E
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_E_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_E_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_E_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_3     CIS_REG_F
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_F_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_F_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_3_CIS_REG_F_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_4_OFFSET		(0x007C)

// IMG_SDIO     CIS_32_BIT_REG_4     CIS_REG_10
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_10_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_10_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_10_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_4     CIS_REG_11
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_11_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_11_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_11_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_4     CIS_REG_12
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_12_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_12_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_12_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_4     CIS_REG_13
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_13_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_13_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_4_CIS_REG_13_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_5_OFFSET		(0x0080)

// IMG_SDIO     CIS_32_BIT_REG_5     CIS_REG_14
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_14_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_14_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_14_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_5     CIS_REG_15
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_15_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_15_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_15_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_5     CIS_REG_16
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_16_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_16_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_16_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_5     CIS_REG_17
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_17_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_17_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_5_CIS_REG_17_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_6_OFFSET		(0x0084)

// IMG_SDIO     CIS_32_BIT_REG_6     CIS_REG_18
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_18_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_18_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_18_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_6     CIS_REG_19
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_19_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_19_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_19_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_6     CIS_REG_1A
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_1A_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_1A_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_1A_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_6     CIS_REG_1B
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_1B_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_1B_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_6_CIS_REG_1B_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_7_OFFSET		(0x0088)

// IMG_SDIO     CIS_32_BIT_REG_7     CIS_REG_1C
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1C_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1C_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1C_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_7     CIS_REG_1D
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1D_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1D_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1D_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_7     CIS_REG_1E
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1E_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1E_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1E_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_7     CIS_REG_1F
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1F_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1F_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_7_CIS_REG_1F_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_8_OFFSET		(0x008C)

// IMG_SDIO     CIS_32_BIT_REG_8     CIS_REG_20
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_20_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_20_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_20_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_8     CIS_REG_21
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_21_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_21_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_21_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_8     CIS_REG_22
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_22_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_22_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_22_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_8     CIS_REG_23
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_23_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_23_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_8_CIS_REG_23_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_9_OFFSET		(0x0090)

// IMG_SDIO     CIS_32_BIT_REG_9     CIS_REG_24
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_24_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_24_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_24_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_9     CIS_REG_25
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_25_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_25_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_25_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_9     CIS_REG_26
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_26_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_26_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_26_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_9     CIS_REG_27
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_27_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_27_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_9_CIS_REG_27_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_10_OFFSET		(0x0094)

// IMG_SDIO     CIS_32_BIT_REG_10     CIS_REG_28
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_28_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_28_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_28_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_10     CIS_REG_29
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_29_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_29_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_29_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_10     CIS_REG_2A
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_2A_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_2A_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_2A_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_10     CIS_REG_2B
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_2B_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_2B_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_10_CIS_REG_2B_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_11_OFFSET		(0x0098)

// IMG_SDIO     CIS_32_BIT_REG_11     CIS_REG_2C
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2C_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2C_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2C_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_11     CIS_REG_2D
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2D_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2D_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2D_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_11     CIS_REG_2E
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2E_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2E_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2E_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_11     CIS_REG_2F
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2F_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2F_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_11_CIS_REG_2F_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_12_OFFSET		(0x009C)

// IMG_SDIO     CIS_32_BIT_REG_12     CIS_REG_30
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_30_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_30_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_30_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_12     CIS_REG_31
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_31_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_31_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_31_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_12     CIS_REG_32
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_32_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_32_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_32_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_12     CIS_REG_33
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_33_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_33_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_12_CIS_REG_33_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_13_OFFSET		(0x00A0)

// IMG_SDIO     CIS_32_BIT_REG_13     CIS_REG_34
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_34_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_34_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_34_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_13     CIS_REG_35
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_35_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_35_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_35_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_13     CIS_REG_36
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_36_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_36_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_36_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_13     CIS_REG_37
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_37_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_37_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_13_CIS_REG_37_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_14_OFFSET		(0x00A4)

// IMG_SDIO     CIS_32_BIT_REG_14     CIS_REG_38
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_38_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_38_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_38_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_14     CIS_REG_39
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_39_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_39_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_39_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_14     CIS_REG_3A
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_3A_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_3A_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_3A_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_14     CIS_REG_3B
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_3B_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_3B_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_14_CIS_REG_3B_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_15_OFFSET		(0x00A8)

// IMG_SDIO     CIS_32_BIT_REG_15     CIS_REG_3C
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3C_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3C_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3C_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_15     CIS_REG_3D
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3D_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3D_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3D_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_15     CIS_REG_3E
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3E_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3E_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3E_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_15     CIS_REG_3F
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3F_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3F_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_15_CIS_REG_3F_SHIFT		(24)

#define IMG_SDIO_CIS_32_BIT_REG_16_OFFSET		(0x00AC)

// IMG_SDIO     CIS_32_BIT_REG_16     CIS_REG_40
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_40_MASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_40_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_40_SHIFT		(0)

// IMG_SDIO     CIS_32_BIT_REG_16     CIS_REG_41
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_41_MASK		(0x0000FF00)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_41_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_41_SHIFT		(8)

// IMG_SDIO     CIS_32_BIT_REG_16     CIS_REG_42
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_42_MASK		(0x00FF0000)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_42_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_42_SHIFT		(16)

// IMG_SDIO     CIS_32_BIT_REG_16     CIS_REG_43
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_43_MASK		(0xFF000000)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_43_LSBMASK		(0x000000FF)
#define IMG_SDIO_CIS_32_BIT_REG_16_CIS_REG_43_SHIFT		(24)



#ifdef __cplusplus
}
#endif

#endif /* __SDIOS_REG_H__ */
