//  Catapult Ultra Synthesis 2023.1/1033555 (Production Release) Mon Feb 13 11:32:25 PST 2023
//  
//          Copyright (c) Siemens EDA, 1996-2023, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux rijain@orw-rijain-vm 3.10.0-1160.83.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v26.1_0.0, HLS_PKGS v26.1_0.0, 
//                       SIF_TOOLKITS v26.1_0.0, SIF_XILINX v26.1_0.0, 
//                       SIF_ALTERA v26.1_0.0, CCS_LIBS v26.1_0.0, 
//                       CDS_PPRO v2022.1_1, CDS_DesigChecker v2023.1, 
//                       CDS_OASYS v21.1_2.5, CDS_PSR v22.2_0.9, 
//                       DesignPad v2.78_1.0
//  
//  Start time Sun Apr 23 10:23:38 2023
# -------------------------------------------------
# Logging session transcript to file "/wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/tmp/log11887402cfa5f.0"
dofile ./bup.tcl
# > source connected.tcl  
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/rijain/Workspace/Watershed/cpp/catapult/catapult.log"
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.20 seconds, memory usage 1313212kB, peak memory usage 1313212kB (SOL-9)
# solution design set connectedComponents<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found top design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Synthesizing routine 'connectedComponents<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(410): Inlining routine 'connectedComponents<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(410): Optimizing block '/connectedComponents<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(410): INOUT port 'image' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(417): Loop '/connectedComponents<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(416): Loop '/connectedComponents<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(426): Loop '/connectedComponents<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(425): Loop '/connectedComponents<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(471): Loop '/connectedComponents<8,8>/core/for#2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(470): Loop '/connectedComponents<8,8>/core/for#2' iterated at most 8 times. (LOOP-2)
# Design 'connectedComponents<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'connectedComponents<8,8>.v1': elapsed time 2.77 seconds, memory usage 1313212kB, peak memory usage 1313212kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 204, Real ops = 32, Vars = 28 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm_pipe_beh.lib' [ram_nangate-45nm_pipe_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-dualport_beh.lib' [ram_nangate-45nm-dualport_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-singleport_beh.lib' [ram_nangate-45nm-singleport_beh]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'connectedComponents<8,8>.v1': elapsed time 0.54 seconds, memory usage 1313212kB, peak memory usage 1313212kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 204, Real ops = 32, Vars = 28 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'connectedComponents<8,8>.v1': elapsed time 0.42 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 205, Real ops = 33, Vars = 30 (SOL-21)
# Info: Starting transformation 'loops' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(417): Loop '/connectedComponents<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(416): Loop '/connectedComponents<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(444): Loop '/connectedComponents<8,8>/core/for#1:for:if:else:else:else:while' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(448): Loop '/connectedComponents<8,8>/core/for#1:for:if:else:else:else:while#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(426): Loop '/connectedComponents<8,8>/core/for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(425): Loop '/connectedComponents<8,8>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(475): Loop '/connectedComponents<8,8>/core/for#2:for:if:while' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(471): Loop '/connectedComponents<8,8>/core/for#2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(470): Loop '/connectedComponents<8,8>/core/for#2' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(410): Loop '/connectedComponents<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'connectedComponents<8,8>.v1': elapsed time 0.20 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 209, Real ops = 33, Vars = 32 (SOL-21)
# Info: Starting transformation 'memories' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(402): Memory Resource '/connectedComponents<8,8>/core/equivLabels.parent:rsc' (from var: equivLabels.parent) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 32). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(403): Memory Resource '/connectedComponents<8,8>/core/equivLabels.child:rsc' (from var: equivLabels.child) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 32). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(410): Memory Resource '/connectedComponents<8,8>/image:rsc' (from var: image) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(410): Memory Resource '/connectedComponents<8,8>/labels:rsc' (from var: labels) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'connectedComponents<8,8>.v1': elapsed time 1.81 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 208, Real ops = 33, Vars = 33 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'connectedComponents<8,8>.v1': elapsed time 0.04 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 208, Real ops = 33, Vars = 33 (SOL-21)
# Info: Starting transformation 'architect' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Design 'connectedComponents<8,8>' contains '42' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'connectedComponents<8,8>.v1': elapsed time 0.24 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 321, Real ops = 42, Vars = 45 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/connectedComponents<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(475): Prescheduled LOOP '/connectedComponents<8,8>/core/for#2:for:if:while' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(448): Prescheduled LOOP '/connectedComponents<8,8>/core/for#1:for:if:else:else:else:while#1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(444): Prescheduled LOOP '/connectedComponents<8,8>/core/for#1:for:if:else:else:else:while' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(471): Prescheduled LOOP '/connectedComponents<8,8>/core/for#2:for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(426): Prescheduled LOOP '/connectedComponents<8,8>/core/for#1:for' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(417): Prescheduled LOOP '/connectedComponents<8,8>/core/for:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(470): Prescheduled LOOP '/connectedComponents<8,8>/core/for#2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(425): Prescheduled LOOP '/connectedComponents<8,8>/core/for#1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(416): Prescheduled LOOP '/connectedComponents<8,8>/core/for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(410): Prescheduled LOOP '/connectedComponents<8,8>/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(410): Prescheduled LOOP '/connectedComponents<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(410): Prescheduled SEQUENTIAL '/connectedComponents<8,8>/core' (total length 1115 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(410): Initial schedule of SEQUENTIAL '/connectedComponents<8,8>/core': Latency = 3661, Area (Datapath, Register, Total) = 36037.23, 1225.73, 37262.96 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(410): Final schedule of SEQUENTIAL '/connectedComponents<8,8>/core': Latency = 3789, Area (Datapath, Register, Total) = 24074.45, 1225.73, 25300.18 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'connectedComponents<8,8>.v1': elapsed time 0.58 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 321, Real ops = 42, Vars = 45 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/connectedComponents<8,8>/core' (CRAAS-1)
# Global signal 'image:rsc.data_out' added to design 'connectedComponents<8,8>' for component 'image:rsci' (LIB-3)
# Global signal 'image:rsc.re' added to design 'connectedComponents<8,8>' for component 'image:rsci' (LIB-3)
# Global signal 'image:rsc.addr' added to design 'connectedComponents<8,8>' for component 'image:rsci' (LIB-3)
# Global signal 'labels:rsc.data_out' added to design 'connectedComponents<8,8>' for component 'labels:rsci' (LIB-3)
# Global signal 'labels:rsc.we' added to design 'connectedComponents<8,8>' for component 'labels:rsci' (LIB-3)
# Global signal 'labels:rsc.re' added to design 'connectedComponents<8,8>' for component 'labels:rsci' (LIB-3)
# Global signal 'labels:rsc.addr' added to design 'connectedComponents<8,8>' for component 'labels:rsci' (LIB-3)
# Global signal 'labels:rsc.data_in' added to design 'connectedComponents<8,8>' for component 'labels:rsci' (LIB-3)
# Global signal 'equivLabels.parent:rsc.en' added to design 'connectedComponents<8,8>' for component 'equivLabels.parent:rsci' (LIB-3)
# Global signal 'equivLabels.parent:rsc.data_out' added to design 'connectedComponents<8,8>' for component 'equivLabels.parent:rsci' (LIB-3)
# Global signal 'equivLabels.parent:rsc.we' added to design 'connectedComponents<8,8>' for component 'equivLabels.parent:rsci' (LIB-3)
# Global signal 'equivLabels.parent:rsc.re' added to design 'connectedComponents<8,8>' for component 'equivLabels.parent:rsci' (LIB-3)
# Global signal 'equivLabels.parent:rsc.addr' added to design 'connectedComponents<8,8>' for component 'equivLabels.parent:rsci' (LIB-3)
# Global signal 'equivLabels.parent:rsc.data_in' added to design 'connectedComponents<8,8>' for component 'equivLabels.parent:rsci' (LIB-3)
# Global signal 'equivLabels.child:rsc.en' added to design 'connectedComponents<8,8>' for component 'equivLabels.child:rsci' (LIB-3)
# Global signal 'equivLabels.child:rsc.data_out' added to design 'connectedComponents<8,8>' for component 'equivLabels.child:rsci' (LIB-3)
# Global signal 'equivLabels.child:rsc.we' added to design 'connectedComponents<8,8>' for component 'equivLabels.child:rsci' (LIB-3)
# Global signal 'equivLabels.child:rsc.re' added to design 'connectedComponents<8,8>' for component 'equivLabels.child:rsci' (LIB-3)
# Global signal 'equivLabels.child:rsc.addr' added to design 'connectedComponents<8,8>' for component 'equivLabels.child:rsci' (LIB-3)
# Global signal 'equivLabels.child:rsc.data_in' added to design 'connectedComponents<8,8>' for component 'equivLabels.child:rsci' (LIB-3)
# Global signal 'image.triosy.lz' added to design 'connectedComponents<8,8>' for component 'image.triosy:obj' (LIB-3)
# Global signal 'labels.triosy.lz' added to design 'connectedComponents<8,8>' for component 'labels.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'connectedComponents<8,8>.v1': elapsed time 3.21 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1016, Real ops = 48, Vars = 130 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'for#1:for:and.itm' for variables 'for#1:for:and.itm, for#1:for:if:above:qif:slc(for#1:for:if:above:acc)(3).svs, for#1:for:if:else:else:else:if:else:slc()(32).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for:if:above:_qr(7:0).lpi#3.dfm' for variables 'for#1:for:if:above:_qr(7:0).lpi#3.dfm, for#1:for:if:else:else:else:rootAbove(7:0).sva, for#2:for:if:slc(image:rsci.data_out_d)(7-0).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for:if:else:else:else:if:if:acc#1.cse.sva' for variables 'for#1:for:if:else:else:else:if:if:acc#1.cse.sva, for#1:for:if:left:qif:acc#1.itm, for#2:for:j(3:0).sva(2:0), for:for:j(3:0).sva(2:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'for#1:for:if:else:else:else:if:if:acc#2.cse.sva' for variables 'for#1:for:if:else:else:else:if:if:acc#2.cse.sva, for#1:for:j(3:0).sva(2:0), for:i(3:0).sva(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'label.lpi#3' for variables 'label.lpi#3, label.lpi#3.dfm#1, label.sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'connectedComponents<8,8>.v1': elapsed time 1.29 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1010, Real ops = 361, Vars = 187 (SOL-21)
# Info: Starting transformation 'instance' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'connectedComponents<8,8>.v1': elapsed time 1.18 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 843, Real ops = 248, Vars = 733 (SOL-21)
# Info: Starting transformation 'extract' on solution 'connectedComponents<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'connectedComponents<8,8>.v1': elapsed time 6.39 seconds, memory usage 1346084kB, peak memory usage 1346084kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 842, Real ops = 254, Vars = 165 (SOL-21)
# > source dist_trans.tcl  
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.58 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# solution design set distanceTransform<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found top design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Synthesizing routine 'distanceTransform<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(302): Inlining routine 'distanceTransform<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Synthesizing routine 'euclideanDistance' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(292): Inlining routine 'euclideanDistance' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(17): Inlining routine 'my_sqrt' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(292): Optimizing block '/euclideanDistance' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/euclideanDistance/core/my_pow:while' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/euclideanDistance/core/my_pow#1:while' iterated at most 2 times. (LOOP-2)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '8' (CIN-226)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '8' (CIN-226)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Optimizing block '/distanceTransform<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(302): INOUT port 'inputImage' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(307): Loop '/distanceTransform<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(306): Loop '/distanceTransform<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(314): Loop '/distanceTransform<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(313): Loop '/distanceTransform<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(333): Loop '/distanceTransform<8,8>/core/for#2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(332): Loop '/distanceTransform<8,8>/core/for#2' iterated at most 8 times. (LOOP-2)
# Design 'distanceTransform<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/distanceTransformless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'distanceTransform<8,8>.v1': elapsed time 2.41 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 266, Real ops = 50, Vars = 47 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'distanceTransform<8,8>.v1': elapsed time 0.35 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 266, Real ops = 50, Vars = 47 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/euclideanDistance/core/my_pow:while' is being fully unrolled (2 times). (LOOP-7)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/euclideanDistance/core/my_pow#1:while' is being fully unrolled (2 times). (LOOP-7)
# Info: Completed transformation 'assembly' on solution 'distanceTransform<8,8>.v1': elapsed time 0.40 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 267, Real ops = 51, Vars = 51 (SOL-21)
# Info: Starting transformation 'loops' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(307): Loop '/distanceTransform<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(306): Loop '/distanceTransform<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(314): Loop '/distanceTransform<8,8>/core/for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(313): Loop '/distanceTransform<8,8>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(333): Loop '/distanceTransform<8,8>/core/for#2:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(332): Loop '/distanceTransform<8,8>/core/for#2' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(302): Loop '/distanceTransform<8,8>/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/distanceTransform<8,8>/euclideanDistance/core/my_pow:while' is being fully unrolled (2 times). (LOOP-7)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/distanceTransform<8,8>/euclideanDistance/core/my_pow#1:while' is being fully unrolled (2 times). (LOOP-7)
# Info: Completed transformation 'loops' on solution 'distanceTransform<8,8>.v1': elapsed time 0.51 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 261, Real ops = 49, Vars = 52 (SOL-21)
# Info: Starting transformation 'memories' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(292): I/O-Port Resource '/distanceTransform<8,8>/euclideanDistance/x1:rsc' (from var: x1) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(292): I/O-Port Resource '/distanceTransform<8,8>/euclideanDistance/y1:rsc' (from var: y1) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(292): I/O-Port Resource '/distanceTransform<8,8>/euclideanDistance/x2:rsc' (from var: x2) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(292): I/O-Port Resource '/distanceTransform<8,8>/euclideanDistance/y2:rsc' (from var: y2) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(292): I/O-Port Resource '/distanceTransform<8,8>/euclideanDistance/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 8). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(292): I/O-Port Resource '/distanceTransform<8,8>/euclideanDistance/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(302): Memory Resource '/distanceTransform<8,8>/inputImage:rsc' (from var: inputImage) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(303): Memory Resource '/distanceTransform<8,8>/outputImage:rsc' (from var: outputImage) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Merged 'for#1:for:else:sel' at $PROJECT_HOME/segmentation.cpp(318) to 'for#1:for:else:asel' at $PROJECT_HOME/segmentation.cpp(318). (OPT-16)
# Info: Merged 'for#1:for:else:sel#1' at $PROJECT_HOME/segmentation.cpp(321) to 'for#1:for:else:asel#1' at $PROJECT_HOME/segmentation.cpp(321). (OPT-16)
# Info: Merged 'for#1:for:else:sel#2' at $PROJECT_HOME/segmentation.cpp(324) to 'for#1:for:else:asel#3' at $PROJECT_HOME/segmentation.cpp(324). (OPT-16)
# Info: Merged 'for#2:for:sel' at $PROJECT_HOME/segmentation.cpp(334) to 'for#2:for:asel' at $PROJECT_HOME/segmentation.cpp(334). (OPT-16)
# Info: Merged 'for#2:for:sel#1' at $PROJECT_HOME/segmentation.cpp(337) to 'for#2:for:asel#1' at $PROJECT_HOME/segmentation.cpp(337). (OPT-16)
# Info: Merged 'for#2:for:sel#2' at $PROJECT_HOME/segmentation.cpp(340) to 'for#2:for:asel#3' at $PROJECT_HOME/segmentation.cpp(340). (OPT-16)
# Info: Merged 'for#1:for:else:asel#3' at $PROJECT_HOME/segmentation.cpp(324) to 'for#1:for:else:asel#1' at $PROJECT_HOME/segmentation.cpp(321). (OPT-16)
# Info: Merged 'for#2:for:asel#3' at $PROJECT_HOME/segmentation.cpp(340) to 'for#2:for:asel#1' at $PROJECT_HOME/segmentation.cpp(337). (OPT-16)
# Info: Completed transformation 'memories' on solution 'distanceTransform<8,8>.v1': elapsed time 3.26 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 238, Real ops = 49, Vars = 48 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Info: Starting synthesis of module for CCORE 'euclideanDistance'... (TD-2)
# Info: CDesignChecker Shell script written to '/home/rijain/.catapult/Cache/2023_1_1033555/CCORE/16822706696ff27df.2/CDesignChecker/design_checker.sh'
# Warning: Done handshake signals detected. Overriding SeqDelay to '0.000000' for component 'euclideanDistance_5859afa5c52558d7414bba49dbdce5278ad9' (LIB-159)
# Module for CCORE 'euclideanDistance' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'distanceTransform<8,8>.v1': elapsed time 2.85 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 201, Real ops = 37, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Design 'distanceTransform<8,8>' contains '48' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'distanceTransform<8,8>.v1': elapsed time 0.26 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 308, Real ops = 48, Vars = 46 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/distanceTransform<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(333): Prescheduled LOOP '/distanceTransform<8,8>/core/for#2:for' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(314): Prescheduled LOOP '/distanceTransform<8,8>/core/for#1:for' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(307): Prescheduled LOOP '/distanceTransform<8,8>/core/for:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(332): Prescheduled LOOP '/distanceTransform<8,8>/core/for#2' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(313): Prescheduled LOOP '/distanceTransform<8,8>/core/for#1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(306): Prescheduled LOOP '/distanceTransform<8,8>/core/for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(302): Prescheduled LOOP '/distanceTransform<8,8>/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(302): Prescheduled LOOP '/distanceTransform<8,8>/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(302): Prescheduled SEQUENTIAL '/distanceTransform<8,8>/core' (total length 1178 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(302): Initial schedule of SEQUENTIAL '/distanceTransform<8,8>/core': Latency = 1037, Area (Datapath, Register, Total) = 8414.44, 351.12, 8765.56 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(302): Final schedule of SEQUENTIAL '/distanceTransform<8,8>/core': Latency = 1421, Area (Datapath, Register, Total) = 5912.66, 459.65, 6372.31 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'distanceTransform<8,8>.v1': elapsed time 0.61 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 308, Real ops = 48, Vars = 46 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/distanceTransform<8,8>/core' (CRAAS-1)
# Global signal 'inputImage:rsc.data_out' added to design 'distanceTransform<8,8>' for component 'inputImage:rsci' (LIB-3)
# Global signal 'inputImage:rsc.re' added to design 'distanceTransform<8,8>' for component 'inputImage:rsci' (LIB-3)
# Global signal 'inputImage:rsc.addr' added to design 'distanceTransform<8,8>' for component 'inputImage:rsci' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(315): Creating buffer for wait controller for component 'inputImage:rsc' (SCHD-46)
# Global signal 'outputImage:rsc.data_out' added to design 'distanceTransform<8,8>' for component 'outputImage:rsci' (LIB-3)
# Global signal 'outputImage:rsc.we' added to design 'distanceTransform<8,8>' for component 'outputImage:rsci' (LIB-3)
# Global signal 'outputImage:rsc.re' added to design 'distanceTransform<8,8>' for component 'outputImage:rsci' (LIB-3)
# Global signal 'outputImage:rsc.addr' added to design 'distanceTransform<8,8>' for component 'outputImage:rsci' (LIB-3)
# Global signal 'outputImage:rsc.data_in' added to design 'distanceTransform<8,8>' for component 'outputImage:rsci' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(308): Creating buffer for wait controller for component 'outputImage:rsc' (SCHD-46)
# Global signal 'inputImage.triosy.lz' added to design 'distanceTransform<8,8>' for component 'inputImage.triosy:obj' (LIB-3)
# Global signal 'outputImage.triosy.lz' added to design 'distanceTransform<8,8>' for component 'outputImage.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(324): Not creating buffer for wait controller for component 'euclideanDistance()#6' (SCHD-46)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'distanceTransform<8,8>.v1': elapsed time 4.92 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1156, Real ops = 80, Vars = 222 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'for#1:for:else:aelse#3:slc(for#1:for:else:aelse#3:acc#2)(9)#1.itm' for variables 'for#1:for:else:aelse#3:slc(for#1:for:else:aelse#3:acc#2)(9)#1.itm, for#1:for:else:aelse:slc(for#1:for:else:aelse:acc#2)(9).itm, for#2:for:aelse#3:slc(for#2:for:aelse#3:acc#2)(9)#1.itm, for#2:for:aelse:slc(for#2:for:aelse:acc#2)(9).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'for#1:for:else:aif:acc#1.psp.sva' for variables 'for#1:for:else:aif:acc#1.psp.sva, for#2:for:aif:acc#1.psp.sva, for:i(3:0).sva(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for:else:aelse#1:slc(outputImage:rsci.data_out_d.mxwt)(7-0).itm' for variables 'for#1:for:else:aelse#1:slc(outputImage:rsci.data_out_d.mxwt)(7-0).itm, for#1:for:else:aelse:slc(outputImage:rsci.data_out_d.mxwt)(7-0).itm, for#2:for:aelse#1:slc(outputImage:rsci.data_out_d.mxwt)(7-0).itm, for#2:for:aelse:slc(outputImage:rsci.data_out_d.mxwt)(7-0).itm, for#1:for:else:if:for#1:for:else:if:acc#4.itm, for#2:for:if:for#2:for:if:acc#4.itm' (5 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'distanceTransform<8,8>.v1': elapsed time 1.33 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 850, Real ops = 292, Vars = 280 (SOL-21)
# Info: Starting transformation 'instance' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'distanceTransform<8,8>.v1': elapsed time 1.49 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 802, Real ops = 231, Vars = 722 (SOL-21)
# Info: Starting transformation 'extract' on solution 'distanceTransform<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_sync_out_vld_v1.vhd
# Add dependent file: ../td_ccore_solutions/euclideanDistance_5859afa5c52558d7414bba49dbdce5278ad9_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/distanceTransformless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_sync_out_vld_v1.vhd
# Add dependent file: ../td_ccore_solutions/euclideanDistance_5859afa5c52558d7414bba49dbdce5278ad9_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/distanceTransformless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_sync_out_vld_v1.v
# Add dependent file: ../td_ccore_solutions/euclideanDistance_5859afa5c52558d7414bba49dbdce5278ad9_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/distanceTransformless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_sync_out_vld_v1.v
# Add dependent file: ../td_ccore_solutions/euclideanDistance_5859afa5c52558d7414bba49dbdce5278ad9_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/distanceTransformless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'distanceTransform<8,8>.v1': elapsed time 7.10 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 781, Real ops = 237, Vars = 266 (SOL-21)
# > source kernel.tcl     
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.59 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# solution design set genKernel<3> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'genKernel<3>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found top design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Synthesizing routine 'genKernel<3>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(144): Inlining routine 'genKernel<3>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(144): Optimizing block '/genKernel<3>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(144): INOUT port 'struct_elem' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(146): Loop '/genKernel<3>/core/for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(145): Loop '/genKernel<3>/core/for' iterated at most 3 times. (LOOP-2)
# Design 'genKernel<3>' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/genKernelless_3greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'genKernel<3>.v1': elapsed time 1.28 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 17, Real ops = 7, Vars = 3 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'genKernel<3>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'genKernel<3>.v1': elapsed time 0.33 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 7, Vars = 3 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'genKernel<3>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(146): Loop '/genKernel<3>/core/for:for' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/segmentation.cpp(145): Loop '/genKernel<3>/core/for' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/segmentation.cpp(144): Loop '/genKernel<3>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'assembly' on solution 'genKernel<3>.v1': elapsed time 0.14 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 19, Real ops = 8, Vars = 6 (SOL-21)
# Info: Starting transformation 'loops' on solution 'genKernel<3>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(146): Loop '/genKernel<3>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(145): Loop '/genKernel<3>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(144): Loop '/genKernel<3>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'genKernel<3>.v1': elapsed time 0.05 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 19, Real ops = 8, Vars = 7 (SOL-21)
# Info: Starting transformation 'memories' on solution 'genKernel<3>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(144): I/O-Port Resource '/genKernel<3>/struct_elem:rsc' (from var: struct_elem) mapped to 'mgc_ioport.mgc_out_dreg' (size: 72). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(144): I/O-Port Resource '/genKernel<3>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Info: Completed transformation 'memories' on solution 'genKernel<3>.v1': elapsed time 0.11 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 82, Real ops = 45, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'genKernel<3>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'genKernel<3>.v1': elapsed time 0.03 seconds, memory usage 1411620kB, peak memory usage 1411620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 82, Real ops = 45, Vars = 22 (SOL-21)
# Info: Starting transformation 'architect' on solution 'genKernel<3>.v1' (SOL-8)
# Design 'genKernel<3>' contains '87' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'genKernel<3>.v1': elapsed time 0.21 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 153, Real ops = 87, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'genKernel<3>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/genKernel<3>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(144): Prescheduled LOOP '/genKernel<3>/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(144): Prescheduled LOOP '/genKernel<3>/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(144): Prescheduled SEQUENTIAL '/genKernel<3>/core' (total length 2 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(144): Initial schedule of SEQUENTIAL '/genKernel<3>/core': Latency = 9, Area (Datapath, Register, Total) = 602.89, 510.72, 1113.61 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(144): Final schedule of SEQUENTIAL '/genKernel<3>/core': Latency = 9, Area (Datapath, Register, Total) = 535.86, 510.72, 1046.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'genKernel<3>.v1': elapsed time 0.23 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 153, Real ops = 87, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'genKernel<3>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/genKernel<3>/core' (CRAAS-1)
# Global signal 'struct_elem:rsc.z' added to design 'genKernel<3>' for component 'struct_elem:rsci' (LIB-3)
# Global signal 'ccs_ccore_start:rsc.dat' added to design 'genKernel<3>' for component 'ccs_ccore_start:rsci' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(144): Loop '/genKernel<3>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Warning: $PROJECT_HOME/segmentation.cpp(144): Input port 'ccs_ccore_start:rsc.dat' is never used. (OPT-4)
# Info: $PROJECT_HOME/segmentation.cpp(144): Partition '/genKernel<3>/genKernel<3>:core/core' is found empty and is optimized away. (OPT-12)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'genKernel<3>.v1': elapsed time 2.31 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 6, Real ops = 0, Vars = 9 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'genKernel<3>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Warning: $PROJECT_HOME/segmentation.cpp(144): Input port 'ccs_ccore_en' is never used. (OPT-4)
# Info: Completed transformation 'dpfsm' on solution 'genKernel<3>.v1': elapsed time 0.10 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3, Real ops = 0, Vars = 6 (SOL-21)
# Info: Starting transformation 'instance' on solution 'genKernel<3>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'genKernel<3>.v1': elapsed time 0.11 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3, Real ops = 0, Vars = 6 (SOL-21)
# Info: Starting transformation 'extract' on solution 'genKernel<3>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/genKernelless_3greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/genKernelless_3greater_.v1/concat_sim_rtl.vhdl
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/genKernelless_3greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/genKernelless_3greater_.v1/concat_sim_rtl.v
# Info: Completed transformation 'extract' on solution 'genKernel<3>.v1': elapsed time 2.92 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3, Real ops = 0, Vars = 6 (SOL-21)
# > source minmaxloc.tcl  
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.60 seconds, memory usage 1411620kB, peak memory usage 1444392kB (SOL-9)
# solution design set minMaxLoc<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found top design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Synthesizing routine 'minMaxLoc<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(351): Inlining routine 'minMaxLoc<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(351): Optimizing block '/minMaxLoc<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(351): INOUT port 'data' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(351): INOUT port 'minVal' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(351): INOUT port 'maxVal' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(356): Loop '/minMaxLoc<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(355): Loop '/minMaxLoc<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# Design 'minMaxLoc<8,8>' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/minMaxLocless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'minMaxLoc<8,8>.v1': elapsed time 1.14 seconds, memory usage 1419796kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 26, Real ops = 6, Vars = 8 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.35 seconds, memory usage 1419796kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 26, Real ops = 6, Vars = 8 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(356): Loop '/minMaxLoc<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(355): Loop '/minMaxLoc<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(351): Loop '/minMaxLoc<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'assembly' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.12 seconds, memory usage 1419796kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 28, Real ops = 7, Vars = 11 (SOL-21)
# Info: Starting transformation 'loops' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(356): Loop '/minMaxLoc<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(355): Loop '/minMaxLoc<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(351): Loop '/minMaxLoc<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.10 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 28, Real ops = 7, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(351): I/O-Port Resource '/minMaxLoc<8,8>/data:rsc' (from var: data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(351): I/O-Port Resource '/minMaxLoc<8,8>/minVal:rsc' (from var: minVal) mapped to 'mgc_ioport.mgc_out_dreg' (size: 8). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(351): I/O-Port Resource '/minMaxLoc<8,8>/maxVal:rsc' (from var: maxVal) mapped to 'mgc_ioport.mgc_out_dreg' (size: 8). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(351): I/O-Port Resource '/minMaxLoc<8,8>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Info: Completed transformation 'memories' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.26 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 29, Real ops = 7, Vars = 12 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.02 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 29, Real ops = 7, Vars = 13 (SOL-21)
# Info: Starting transformation 'architect' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Design 'minMaxLoc<8,8>' contains '38' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.19 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 152, Real ops = 38, Vars = 33 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/minMaxLoc<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# User constraint applied between 'data:io_read(data:rsc.@)' and 'io_read(ccs_ccore_start:rsc.@)',  min = 0  max = 0 (CNS-4)
# $PROJECT_HOME/segmentation.cpp(351): Prescheduled LOOP '/minMaxLoc<8,8>/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(351): Prescheduled LOOP '/minMaxLoc<8,8>/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(351): Prescheduled SEQUENTIAL '/minMaxLoc<8,8>/core' (total length 2 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(351): Initial schedule of SEQUENTIAL '/minMaxLoc<8,8>/core': Latency = 64, Area (Datapath, Register, Total) = 2221.13, 3447.36, 5668.49 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(351): Final schedule of SEQUENTIAL '/minMaxLoc<8,8>/core': Latency = 64, Area (Datapath, Register, Total) = 1584.01, 3447.36, 5031.37 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.25 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 152, Real ops = 38, Vars = 33 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/minMaxLoc<8,8>/core' (CRAAS-1)
# Global signal 'data:rsc.dat' added to design 'minMaxLoc<8,8>' for component 'data:rsci' (LIB-3)
# Global signal 'minVal:rsc.z' added to design 'minMaxLoc<8,8>' for component 'minVal:rsci' (LIB-3)
# Global signal 'maxVal:rsc.z' added to design 'minMaxLoc<8,8>' for component 'maxVal:rsci' (LIB-3)
# Global signal 'ccs_ccore_start:rsc.dat' added to design 'minMaxLoc<8,8>' for component 'ccs_ccore_start:rsci' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(351): Loop '/minMaxLoc<8,8>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'minMaxLoc<8,8>.v1': elapsed time 2.05 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 173, Real ops = 31, Vars = 39 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.21 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 150, Real ops = 51, Vars = 44 (SOL-21)
# Info: Starting transformation 'instance' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'minMaxLoc<8,8>.v1': elapsed time 0.37 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 156, Real ops = 55, Vars = 157 (SOL-21)
# Info: Starting transformation 'extract' on solution 'minMaxLoc<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/minMaxLocless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/minMaxLocless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/minMaxLocless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/minMaxLocless_8comma_8greater_.v1/concat_sim_rtl.v
# Info: Completed transformation 'extract' on solution 'minMaxLoc<8,8>.v1': elapsed time 3.54 seconds, memory usage 1411604kB, peak memory usage 1444392kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 156, Real ops = 55, Vars = 42 (SOL-21)
# > source otsu.tcl       
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.61 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# solution design set thresholdOtsu<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found top design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Synthesizing routine 'thresholdOtsu<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(89): Inlining routine 'thresholdOtsu<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(89): Optimizing block '/thresholdOtsu<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(89): INOUT port 'src' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(89): INOUT port 'dst' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(94): Loop '/thresholdOtsu<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(93): Loop '/thresholdOtsu<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(103): Loop '/thresholdOtsu<8,8>/core/for#1' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/thresholdOtsu<8,8>/core/my_pow:while' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/thresholdOtsu<8,8>/core/my_pow#1:while' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(113): Loop '/thresholdOtsu<8,8>/core/for#2' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(124): Loop '/thresholdOtsu<8,8>/core/for#3' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(133): Loop '/thresholdOtsu<8,8>/core/for#4:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(132): Loop '/thresholdOtsu<8,8>/core/for#4' iterated at most 8 times. (LOOP-2)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '8' (CIN-226)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'constant' with parameters W = '1', I = '1' (CIN-226)
# Design 'thresholdOtsu<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdOtsuless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'thresholdOtsu<8,8>.v1': elapsed time 2.23 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 91, Real ops = 20, Vars = 21 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.34 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 91, Real ops = 20, Vars = 21 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.41 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 21, Vars = 23 (SOL-21)
# Info: Starting transformation 'loops' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(94): Loop '/thresholdOtsu<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(93): Loop '/thresholdOtsu<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(103): Loop '/thresholdOtsu<8,8>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/thresholdOtsu<8,8>/core/my_pow:while' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(113): Loop '/thresholdOtsu<8,8>/core/for#2' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(124): Loop '/thresholdOtsu<8,8>/core/for#3' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(133): Loop '/thresholdOtsu<8,8>/core/for#4:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(132): Loop '/thresholdOtsu<8,8>/core/for#4' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(89): Loop '/thresholdOtsu<8,8>/core/main' is left rolled. (LOOP-4)
# Loop '/thresholdOtsu<8,8>/core/for#2' is merged and folded into Loop 'for#1' (LOOP-9)
# Loop '/thresholdOtsu<8,8>/core/for#3' is merged and folded into Loop 'for#1' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'thresholdOtsu<8,8>.v1': elapsed time 1.14 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 87, Real ops = 22, Vars = 22 (SOL-21)
# Info: Starting transformation 'memories' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(91): Memory Resource '/thresholdOtsu<8,8>/core/histogram:rsc' (from var: histogram) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 256 x 32). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(89): Memory Resource '/thresholdOtsu<8,8>/src:rsc' (from var: src) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(89): Memory Resource '/thresholdOtsu<8,8>/dst:rsc' (from var: dst) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'thresholdOtsu<8,8>.v1': elapsed time 1.52 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 100, Real ops = 24, Vars = 24 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.04 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 100, Real ops = 24, Vars = 24 (SOL-21)
# Info: Starting transformation 'architect' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Design 'thresholdOtsu<8,8>' contains '27' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.78 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 150, Real ops = 27, Vars = 34 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/thresholdOtsu<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(133): Prescheduled LOOP '/thresholdOtsu<8,8>/core/for#4:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(41): Prescheduled LOOP '/thresholdOtsu<8,8>/core/my_pow:while' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(94): Prescheduled LOOP '/thresholdOtsu<8,8>/core/for:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(132): Prescheduled LOOP '/thresholdOtsu<8,8>/core/for#4' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(103): Prescheduled LOOP '/thresholdOtsu<8,8>/core/for#1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(93): Prescheduled LOOP '/thresholdOtsu<8,8>/core/for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(91): Prescheduled LOOP '/thresholdOtsu<8,8>/core/histogram:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(89): Prescheduled LOOP '/thresholdOtsu<8,8>/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(89): Prescheduled LOOP '/thresholdOtsu<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(89): Prescheduled SEQUENTIAL '/thresholdOtsu<8,8>/core' (total length 1619 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(89): Initial schedule of SEQUENTIAL '/thresholdOtsu<8,8>/core': Latency = 1357, Area (Datapath, Register, Total) = 47941.28, 612.86, 48554.15 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(89): Final schedule of SEQUENTIAL '/thresholdOtsu<8,8>/core': Latency = 1613, Area (Datapath, Register, Total) = 44516.48, 619.25, 45135.72 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.36 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 150, Real ops = 27, Vars = 34 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/thresholdOtsu<8,8>/core' (CRAAS-1)
# Global signal 'src:rsc.data_out' added to design 'thresholdOtsu<8,8>' for component 'src:rsci' (LIB-3)
# Global signal 'src:rsc.re' added to design 'thresholdOtsu<8,8>' for component 'src:rsci' (LIB-3)
# Global signal 'src:rsc.addr' added to design 'thresholdOtsu<8,8>' for component 'src:rsci' (LIB-3)
# Global signal 'dst:rsc.we' added to design 'thresholdOtsu<8,8>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.addr' added to design 'thresholdOtsu<8,8>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.data_in' added to design 'thresholdOtsu<8,8>' for component 'dst:rsci' (LIB-3)
# Global signal 'histogram:rsc.en' added to design 'thresholdOtsu<8,8>' for component 'histogram:rsci' (LIB-3)
# Global signal 'histogram:rsc.data_out' added to design 'thresholdOtsu<8,8>' for component 'histogram:rsci' (LIB-3)
# Global signal 'histogram:rsc.we' added to design 'thresholdOtsu<8,8>' for component 'histogram:rsci' (LIB-3)
# Global signal 'histogram:rsc.re' added to design 'thresholdOtsu<8,8>' for component 'histogram:rsci' (LIB-3)
# Global signal 'histogram:rsc.addr' added to design 'thresholdOtsu<8,8>' for component 'histogram:rsci' (LIB-3)
# Global signal 'histogram:rsc.data_in' added to design 'thresholdOtsu<8,8>' for component 'histogram:rsci' (LIB-3)
# Global signal 'src.triosy.lz' added to design 'thresholdOtsu<8,8>' for component 'src.triosy:obj' (LIB-3)
# Global signal 'dst.triosy.lz' added to design 'thresholdOtsu<8,8>' for component 'dst.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'thresholdOtsu<8,8>.v1': elapsed time 4.50 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 460, Real ops = 31, Vars = 81 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'sum.sva' for variables 'sum.sva, sum.sva#1, histogram:vinit.ndx(7:0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'drf(src.ptr).smx.sva' for variables 'drf(src.ptr).smx.sva, for#1:i(8:0).sva(7:0), my_pow:base.sva, my_pow:result.sva.dfm, variance.sva' (4 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.79 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 433, Real ops = 147, Vars = 97 (SOL-21)
# Info: Starting transformation 'instance' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'thresholdOtsu<8,8>.v1': elapsed time 0.74 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 418, Real ops = 110, Vars = 346 (SOL-21)
# Info: Starting transformation 'extract' on solution 'thresholdOtsu<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdOtsuless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdOtsuless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdOtsuless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdOtsuless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'thresholdOtsu<8,8>.v1': elapsed time 5.79 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 400, Real ops = 112, Vars = 90 (SOL-21)
# > source watershed.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.65 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# solution design set watershed_algorithm<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found top design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Synthesizing routine 'watershed_algorithm<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(512): Inlining routine 'watershed_algorithm<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(512): Optimizing block '/watershed_algorithm<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(512): INOUT port 'image' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/segmentation.cpp(516): Reducing the number of bits used to represent array elements of 'neighbours.rom', from '64' bits to '4' bits. (MEM-87)
# $PROJECT_HOME/segmentation.cpp(524): Loop '/watershed_algorithm<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(523): Loop '/watershed_algorithm<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(536): Loop '/watershed_algorithm<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(535): Loop '/watershed_algorithm<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(554): Loop '/watershed_algorithm<8,8>/core/while:for' iterated at most 8 times. (LOOP-2)
# Design 'watershed_algorithm<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/watershed_algorithmless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'watershed_algorithm<8,8>.v1': elapsed time 2.45 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 157, Real ops = 31, Vars = 26 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.36 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 157, Real ops = 31, Vars = 26 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.33 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 158, Real ops = 32, Vars = 28 (SOL-21)
# Info: Starting transformation 'loops' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(524): Loop '/watershed_algorithm<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(523): Loop '/watershed_algorithm<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(536): Loop '/watershed_algorithm<8,8>/core/for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(535): Loop '/watershed_algorithm<8,8>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(554): Loop '/watershed_algorithm<8,8>/core/while:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(546): Loop '/watershed_algorithm<8,8>/core/while' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(512): Loop '/watershed_algorithm<8,8>/core/main' is left rolled. (LOOP-4)
# Loop '/watershed_algorithm<8,8>/core/for#1' is merged and folded into Loop 'for' (LOOP-9)
# Loop '/watershed_algorithm<8,8>/core/for#1:for' is merged and folded into Loop 'for:for' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.84 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 164, Real ops = 34, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(520): Memory Resource '/watershed_algorithm<8,8>/core/queue:rsc' (from var: queue) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 128 x 32). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(534): Memory Resource '/watershed_algorithm<8,8>/core/dist:rsc' (from var: dist) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 32). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(512): Memory Resource '/watershed_algorithm<8,8>/image:rsc' (from var: image) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(512): Memory Resource '/watershed_algorithm<8,8>/markers:rsc' (from var: markers) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Merged 'while:for:if:sel#1' at $PROJECT_HOME/segmentation.cpp(561) to 'while:for:if:asel#2' at $PROJECT_HOME/segmentation.cpp(562). (OPT-16)
# Info: Completed transformation 'memories' on solution 'watershed_algorithm<8,8>.v1': elapsed time 1.03 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 154, Real ops = 33, Vars = 32 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.04 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 154, Real ops = 33, Vars = 32 (SOL-21)
# Info: Starting transformation 'architect' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Design 'watershed_algorithm<8,8>' contains '54' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.30 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 254, Real ops = 54, Vars = 54 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/watershed_algorithm<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(554): Prescheduled LOOP '/watershed_algorithm<8,8>/core/while:for' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(524): Prescheduled LOOP '/watershed_algorithm<8,8>/core/for:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(546): Prescheduled LOOP '/watershed_algorithm<8,8>/core/while' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(523): Prescheduled LOOP '/watershed_algorithm<8,8>/core/for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(512): Prescheduled LOOP '/watershed_algorithm<8,8>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(512): Prescheduled LOOP '/watershed_algorithm<8,8>/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(512): Prescheduled SEQUENTIAL '/watershed_algorithm<8,8>/core' (total length 254 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(512): Initial schedule of SEQUENTIAL '/watershed_algorithm<8,8>/core': Latency = 606, Area (Datapath, Register, Total) = 66960.71, 1378.94, 68339.66 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(512): Final schedule of SEQUENTIAL '/watershed_algorithm<8,8>/core': Latency = 870, Area (Datapath, Register, Total) = 33492.65, 1596.00, 35088.65 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.51 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 254, Real ops = 54, Vars = 54 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/watershed_algorithm<8,8>/core' (CRAAS-1)
# Global signal 'image:rsc.data_out' added to design 'watershed_algorithm<8,8>' for component 'image:rsci' (LIB-3)
# Global signal 'image:rsc.re' added to design 'watershed_algorithm<8,8>' for component 'image:rsci' (LIB-3)
# Global signal 'image:rsc.addr' added to design 'watershed_algorithm<8,8>' for component 'image:rsci' (LIB-3)
# Global signal 'markers:rsc.data_out' added to design 'watershed_algorithm<8,8>' for component 'markers:rsci' (LIB-3)
# Global signal 'markers:rsc.we' added to design 'watershed_algorithm<8,8>' for component 'markers:rsci' (LIB-3)
# Global signal 'markers:rsc.re' added to design 'watershed_algorithm<8,8>' for component 'markers:rsci' (LIB-3)
# Global signal 'markers:rsc.addr' added to design 'watershed_algorithm<8,8>' for component 'markers:rsci' (LIB-3)
# Global signal 'markers:rsc.data_in' added to design 'watershed_algorithm<8,8>' for component 'markers:rsci' (LIB-3)
# Global signal 'queue:rsc.en' added to design 'watershed_algorithm<8,8>' for component 'queue:rsci' (LIB-3)
# Global signal 'queue:rsc.data_out' added to design 'watershed_algorithm<8,8>' for component 'queue:rsci' (LIB-3)
# Global signal 'queue:rsc.we' added to design 'watershed_algorithm<8,8>' for component 'queue:rsci' (LIB-3)
# Global signal 'queue:rsc.re' added to design 'watershed_algorithm<8,8>' for component 'queue:rsci' (LIB-3)
# Global signal 'queue:rsc.addr' added to design 'watershed_algorithm<8,8>' for component 'queue:rsci' (LIB-3)
# Global signal 'queue:rsc.data_in' added to design 'watershed_algorithm<8,8>' for component 'queue:rsci' (LIB-3)
# Global signal 'dist:rsc.en' added to design 'watershed_algorithm<8,8>' for component 'dist:rsci' (LIB-3)
# Global signal 'dist:rsc.data_out' added to design 'watershed_algorithm<8,8>' for component 'dist:rsci' (LIB-3)
# Global signal 'dist:rsc.we' added to design 'watershed_algorithm<8,8>' for component 'dist:rsci' (LIB-3)
# Global signal 'dist:rsc.re' added to design 'watershed_algorithm<8,8>' for component 'dist:rsci' (LIB-3)
# Global signal 'dist:rsc.addr' added to design 'watershed_algorithm<8,8>' for component 'dist:rsci' (LIB-3)
# Global signal 'dist:rsc.data_in' added to design 'watershed_algorithm<8,8>' for component 'dist:rsci' (LIB-3)
# Global signal 'image.triosy.lz' added to design 'watershed_algorithm<8,8>' for component 'image.triosy:obj' (LIB-3)
# Global signal 'markers.triosy.lz' added to design 'watershed_algorithm<8,8>' for component 'markers.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'watershed_algorithm<8,8>.v1': elapsed time 5.20 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 923, Real ops = 59, Vars = 134 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'for#1:for:j(3:0).sva(2:0)' for variables 'for#1:for:j(3:0).sva(2:0), while:for:if:aelse#1:acc#1.ncse.sva#1, while:for:k(3:0).sva(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'queue_end.lpi#3.dfm' for variables 'queue_end.lpi#3.dfm, queue_end.lpi#5.dfm#2, for:for:mux.itm, while:for:if:aelse#2:slc(dist:rsci.data_out_d)(31-0).itm, while:for:if:aif#2:acc#3.cse.sva' (4 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'watershed_algorithm<8,8>.v1': elapsed time 0.93 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 856, Real ops = 320, Vars = 177 (SOL-21)
# Info: Starting transformation 'instance' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'watershed_algorithm<8,8>.v1': elapsed time 1.23 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 824, Real ops = 258, Vars = 718 (SOL-21)
# Info: Starting transformation 'extract' on solution 'watershed_algorithm<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/watershed_algorithmless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/watershed_algorithmless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/watershed_algorithmless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/watershed_algorithmless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'watershed_algorithm<8,8>.v1': elapsed time 6.31 seconds, memory usage 1477140kB, peak memory usage 1477140kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 834, Real ops = 266, Vars = 154 (SOL-21)
# > source dilate.tcl     
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.65 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# solution design set dilate<8,8,3,3,2> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found top design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Synthesizing routine 'dilate<8, 8, 3, 3, 2>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(246): Inlining routine 'dilate<8, 8, 3, 3, 2>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(246): Optimizing block '/dilate<8,8,3,3,2>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(246): INOUT port 'src' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(246): INOUT port 'dst' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(246): INOUT port 'kernel' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(251): Loop '/dilate<8,8,3,3,2>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(250): Loop '/dilate<8,8,3,3,2>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(261): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(260): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(258): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(257): Loop '/dilate<8,8,3,3,2>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(278): Loop '/dilate<8,8,3,3,2>/core/for#1:for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(277): Loop '/dilate<8,8,3,3,2>/core/for#1:for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(256): Loop '/dilate<8,8,3,3,2>/core/for#1' iterated at most 2 times. (LOOP-2)
# Design 'dilate<8,8,3,3,2>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/dilateless_8comma_8comma_3comma_3comma_2greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 2.17 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 102, Real ops = 25, Vars = 25 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.37 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 102, Real ops = 25, Vars = 25 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.43 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 103, Real ops = 26, Vars = 27 (SOL-21)
# Info: Starting transformation 'loops' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(251): Loop '/dilate<8,8,3,3,2>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(250): Loop '/dilate<8,8,3,3,2>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(261): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(260): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(258): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(257): Loop '/dilate<8,8,3,3,2>/core/for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(278): Loop '/dilate<8,8,3,3,2>/core/for#1:for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(277): Loop '/dilate<8,8,3,3,2>/core/for#1:for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(256): Loop '/dilate<8,8,3,3,2>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(246): Loop '/dilate<8,8,3,3,2>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.22 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 113, Real ops = 26, Vars = 32 (SOL-21)
# Info: Starting transformation 'memories' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(247): Memory Resource '/dilate<8,8,3,3,2>/core/tmp:rsc' (from var: tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(246): Memory Resource '/dilate<8,8,3,3,2>/src:rsc' (from var: src) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(246): Memory Resource '/dilate<8,8,3,3,2>/dst:rsc' (from var: dst) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(246): I/O-Port Resource '/dilate<8,8,3,3,2>/kernel:rsc' (from var: kernel) mapped to 'ccs_ioport.ccs_in' (size: 72). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(246): I/O-Port Resource '/dilate<8,8,3,3,2>/anchor_x:rsc' (from var: anchor_x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(246): I/O-Port Resource '/dilate<8,8,3,3,2>/anchor_y:rsc' (from var: anchor_y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.46 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 113, Real ops = 26, Vars = 32 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.03 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 113, Real ops = 26, Vars = 32 (SOL-21)
# Info: Starting transformation 'architect' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Design 'dilate<8,8,3,3,2>' contains '156' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.44 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 359, Real ops = 156, Vars = 103 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/dilate<8,8,3,3,2>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(246): Prescheduled LOOP '/dilate<8,8,3,3,2>/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(246): Prescheduled LOOP '/dilate<8,8,3,3,2>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(246): Prescheduled SEQUENTIAL '/dilate<8,8,3,3,2>/core' (total length 5 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(246): Initial schedule of SEQUENTIAL '/dilate<8,8,3,3,2>/core': Latency = 1345, Area (Datapath, Register, Total) = 9532.09, 887.38, 10419.47 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(246): Final schedule of SEQUENTIAL '/dilate<8,8,3,3,2>/core': Latency = 1345, Area (Datapath, Register, Total) = 8009.38, 887.38, 8896.76 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.58 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 359, Real ops = 156, Vars = 103 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/dilate<8,8,3,3,2>/core' (CRAAS-1)
# Global signal 'src:rsc.data_out' added to design 'dilate<8,8,3,3,2>' for component 'src:rsci' (LIB-3)
# Global signal 'src:rsc.re' added to design 'dilate<8,8,3,3,2>' for component 'src:rsci' (LIB-3)
# Global signal 'src:rsc.addr' added to design 'dilate<8,8,3,3,2>' for component 'src:rsci' (LIB-3)
# Global signal 'dst:rsc.we' added to design 'dilate<8,8,3,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.addr' added to design 'dilate<8,8,3,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.data_in' added to design 'dilate<8,8,3,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'kernel:rsc.dat' added to design 'dilate<8,8,3,3,2>' for component 'kernel:rsci' (LIB-3)
# Global signal 'anchor_x:rsc.dat' added to design 'dilate<8,8,3,3,2>' for component 'anchor_x:rsci' (LIB-3)
# Global signal 'anchor_y:rsc.dat' added to design 'dilate<8,8,3,3,2>' for component 'anchor_y:rsci' (LIB-3)
# Global signal 'tmp:rsc.en' added to design 'dilate<8,8,3,3,2>' for component 'tmp:rsci' (LIB-3)
# Global signal 'tmp:rsc.data_out' added to design 'dilate<8,8,3,3,2>' for component 'tmp:rsci' (LIB-3)
# Global signal 'tmp:rsc.we' added to design 'dilate<8,8,3,3,2>' for component 'tmp:rsci' (LIB-3)
# Global signal 'tmp:rsc.re' added to design 'dilate<8,8,3,3,2>' for component 'tmp:rsci' (LIB-3)
# Global signal 'tmp:rsc.addr' added to design 'dilate<8,8,3,3,2>' for component 'tmp:rsci' (LIB-3)
# Global signal 'tmp:rsc.data_in' added to design 'dilate<8,8,3,3,2>' for component 'tmp:rsci' (LIB-3)
# Global signal 'src.triosy.lz' added to design 'dilate<8,8,3,3,2>' for component 'src.triosy:obj' (LIB-3)
# Global signal 'dst.triosy.lz' added to design 'dilate<8,8,3,3,2>' for component 'dst.triosy:obj' (LIB-3)
# Global signal 'kernel.triosy.lz' added to design 'dilate<8,8,3,3,2>' for component 'kernel.triosy:obj' (LIB-3)
# Global signal 'anchor_x.triosy.lz' added to design 'dilate<8,8,3,3,2>' for component 'anchor_x.triosy:obj' (LIB-3)
# Global signal 'anchor_y.triosy.lz' added to design 'dilate<8,8,3,3,2>' for component 'anchor_y.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(246): Loop '/dilate<8,8,3,3,2>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 6.31 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 694, Real ops = 167, Vars = 202 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'for#1:for:for:c(3:0).lpi#1(2:0)' for variables 'for#1:for:for:c(3:0).lpi#1(2:0), for:for:c(3:0).lpi#1(2:0), for#1:for#1:for:c(3:0).lpi#1(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for#1:for:c:slc(for#1:for#1:for:c(3:0))(2-0)#1.itm.1' for variables 'for#1:for#1:for:c:slc(for#1:for#1:for:c(3:0))(2-0)#1.itm.1, for#1:for:for:c:slc(for#1:for:for:c(3:0))(2-0).itm.1, for:for:c:slc(for:for:c(3:0))(2-0).itm.1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 0.88 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 638, Real ops = 401, Vars = 200 (SOL-21)
# Info: Starting transformation 'instance' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 1.80 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 641, Real ops = 383, Vars = 590 (SOL-21)
# Info: Starting transformation 'extract' on solution 'dilate<8,8,3,3,2>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/dilateless_8comma_8comma_3comma_3comma_2greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/dilateless_8comma_8comma_3comma_3comma_2greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/dilateless_8comma_8comma_3comma_3comma_2greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/dilateless_8comma_8comma_3comma_3comma_2greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'dilate<8,8,3,3,2>.v1': elapsed time 6.94 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 640, Real ops = 383, Vars = 197 (SOL-21)
# > source incrm.tcl        
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.59 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# solution design set incrAndSet0<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found top design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Synthesizing routine 'incrAndSet0<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(488): Inlining routine 'incrAndSet0<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(488): Optimizing block '/incrAndSet0<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(488): INOUT port 'markers_i' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(489): INOUT port 'markers_o' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(490): INOUT port 'unknown' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(494): Loop '/incrAndSet0<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(493): Loop '/incrAndSet0<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(500): Loop '/incrAndSet0<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(499): Loop '/incrAndSet0<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# Design 'incrAndSet0<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/incrAndSet0less_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'incrAndSet0<8,8>.v1': elapsed time 1.44 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 33, Real ops = 5, Vars = 7 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.35 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 33, Real ops = 5, Vars = 7 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.15 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 34, Real ops = 6, Vars = 9 (SOL-21)
# Info: Starting transformation 'loops' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(494): Loop '/incrAndSet0<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(493): Loop '/incrAndSet0<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(500): Loop '/incrAndSet0<8,8>/core/for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(499): Loop '/incrAndSet0<8,8>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(488): Loop '/incrAndSet0<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.07 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 40, Real ops = 6, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(488): Memory Resource '/incrAndSet0<8,8>/markers_i:rsc' (from var: markers_i) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(489): Memory Resource '/incrAndSet0<8,8>/markers_o:rsc' (from var: markers_o) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(490): Memory Resource '/incrAndSet0<8,8>/unknown:rsc' (from var: unknown) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.14 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 40, Real ops = 6, Vars = 12 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.03 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 40, Real ops = 6, Vars = 12 (SOL-21)
# Info: Starting transformation 'architect' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Design 'incrAndSet0<8,8>' contains '40' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.17 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 115, Real ops = 40, Vars = 32 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/incrAndSet0<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(488): Prescheduled LOOP '/incrAndSet0<8,8>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(488): Prescheduled LOOP '/incrAndSet0<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(488): Prescheduled SEQUENTIAL '/incrAndSet0<8,8>/core' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(488): Initial schedule of SEQUENTIAL '/incrAndSet0<8,8>/core': Latency = 127, Area (Datapath, Register, Total) = 7305.74, 165.98, 7471.72 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(488): Final schedule of SEQUENTIAL '/incrAndSet0<8,8>/core': Latency = 127, Area (Datapath, Register, Total) = 7119.52, 165.98, 7285.50 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.22 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 115, Real ops = 40, Vars = 32 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/incrAndSet0<8,8>/core' (CRAAS-1)
# Global signal 'markers_i:rsc.data_out' added to design 'incrAndSet0<8,8>' for component 'markers_i:rsci' (LIB-3)
# Global signal 'markers_i:rsc.re' added to design 'incrAndSet0<8,8>' for component 'markers_i:rsci' (LIB-3)
# Global signal 'markers_i:rsc.addr' added to design 'incrAndSet0<8,8>' for component 'markers_i:rsci' (LIB-3)
# Global signal 'markers_o:rsc.we' added to design 'incrAndSet0<8,8>' for component 'markers_o:rsci' (LIB-3)
# Global signal 'markers_o:rsc.addr' added to design 'incrAndSet0<8,8>' for component 'markers_o:rsci' (LIB-3)
# Global signal 'markers_o:rsc.data_in' added to design 'incrAndSet0<8,8>' for component 'markers_o:rsci' (LIB-3)
# Global signal 'unknown:rsc.data_out' added to design 'incrAndSet0<8,8>' for component 'unknown:rsci' (LIB-3)
# Global signal 'unknown:rsc.re' added to design 'incrAndSet0<8,8>' for component 'unknown:rsci' (LIB-3)
# Global signal 'unknown:rsc.addr' added to design 'incrAndSet0<8,8>' for component 'unknown:rsci' (LIB-3)
# Global signal 'markers_i.triosy.lz' added to design 'incrAndSet0<8,8>' for component 'markers_i.triosy:obj' (LIB-3)
# Global signal 'markers_o.triosy.lz' added to design 'incrAndSet0<8,8>' for component 'markers_o.triosy:obj' (LIB-3)
# Global signal 'unknown.triosy.lz' added to design 'incrAndSet0<8,8>' for component 'unknown.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(488): Loop '/incrAndSet0<8,8>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'incrAndSet0<8,8>.v1': elapsed time 1.42 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 245, Real ops = 40, Vars = 76 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'for#1:for:j(3:0).lpi#1.dfm#2.1(2:0)' for variables 'for#1:for:j(3:0).lpi#1.dfm#2.1(2:0), for#1:for:j(3:0).lpi#1.dfm.1(2:0), for:for:j(3:0).lpi#1(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:i(3:0).lpi#1.dfm#1.1(2:0)' for variables 'for#1:i(3:0).lpi#1.dfm#1.1(2:0), for#1:i(3:0).lpi#1.dfm.1(2:0), for:i(3:0).lpi#1(2:0)' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.39 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 231, Real ops = 111, Vars = 81 (SOL-21)
# Info: Starting transformation 'instance' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'incrAndSet0<8,8>.v1': elapsed time 0.42 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 238, Real ops = 114, Vars = 203 (SOL-21)
# Info: Starting transformation 'extract' on solution 'incrAndSet0<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/incrAndSet0less_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/incrAndSet0less_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/incrAndSet0less_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/incrAndSet0less_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'incrAndSet0<8,8>.v1': elapsed time 5.66 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 238, Real ops = 114, Vars = 80 (SOL-21)
# > source makebound.tcl  
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.63 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# solution design set makeBoundary<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found top design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Synthesizing routine 'makeBoundary<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(588): Inlining routine 'makeBoundary<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(588): Optimizing block '/makeBoundary<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(588): INOUT port 'markers' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'in.r' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'in.g' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'in.b' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'image.r' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'image.g' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'image.b' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(590): Loop '/makeBoundary<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(589): Loop '/makeBoundary<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# Design 'makeBoundary<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/makeBoundaryless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'makeBoundary<8,8>.v1': elapsed time 1.37 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 32, Real ops = 2, Vars = 9 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'makeBoundary<8,8>.v1': elapsed time 0.37 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 32, Real ops = 2, Vars = 9 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'makeBoundary<8,8>.v1': elapsed time 0.13 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 33, Real ops = 3, Vars = 11 (SOL-21)
# Info: Starting transformation 'loops' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(590): Loop '/makeBoundary<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(589): Loop '/makeBoundary<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(588): Loop '/makeBoundary<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'makeBoundary<8,8>.v1': elapsed time 0.07 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 45, Real ops = 3, Vars = 17 (SOL-21)
# Info: Starting transformation 'memories' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(588): I/O-Port Resource '/makeBoundary<8,8>/markers:rsc' (from var: markers) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $PROJECT_HOME/segmentation.cpp(53): Memory Resource '/makeBoundary<8,8>/in.r:rsc' (from var: in.r) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(54): Memory Resource '/makeBoundary<8,8>/in.g:rsc' (from var: in.g) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(55): Memory Resource '/makeBoundary<8,8>/in.b:rsc' (from var: in.b) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(53): Memory Resource '/makeBoundary<8,8>/image.r:rsc' (from var: image.r) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(54): Memory Resource '/makeBoundary<8,8>/image.g:rsc' (from var: image.g) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(55): Memory Resource '/makeBoundary<8,8>/image.b:rsc' (from var: image.b) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'makeBoundary<8,8>.v1': elapsed time 0.16 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 45, Real ops = 3, Vars = 17 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'makeBoundary<8,8>.v1': elapsed time 0.03 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 45, Real ops = 3, Vars = 17 (SOL-21)
# Info: Starting transformation 'architect' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Design 'makeBoundary<8,8>' contains '13' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'makeBoundary<8,8>.v1': elapsed time 0.17 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 72, Real ops = 13, Vars = 27 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/makeBoundary<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(588): Prescheduled LOOP '/makeBoundary<8,8>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(588): Prescheduled LOOP '/makeBoundary<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(588): Prescheduled SEQUENTIAL '/makeBoundary<8,8>/core' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(588): Initial schedule of SEQUENTIAL '/makeBoundary<8,8>/core': Latency = 63, Area (Datapath, Register, Total) = 14036.88, 102.14, 14139.02 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(588): Final schedule of SEQUENTIAL '/makeBoundary<8,8>/core': Latency = 63, Area (Datapath, Register, Total) = 13949.17, 102.14, 14051.32 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'makeBoundary<8,8>.v1': elapsed time 0.19 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 72, Real ops = 13, Vars = 27 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/makeBoundary<8,8>/core' (CRAAS-1)
# Global signal 'in.r:rsc.data_out' added to design 'makeBoundary<8,8>' for component 'in.r:rsci' (LIB-3)
# Global signal 'in.r:rsc.re' added to design 'makeBoundary<8,8>' for component 'in.r:rsci' (LIB-3)
# Global signal 'in.r:rsc.addr' added to design 'makeBoundary<8,8>' for component 'in.r:rsci' (LIB-3)
# Global signal 'in.g:rsc.data_out' added to design 'makeBoundary<8,8>' for component 'in.g:rsci' (LIB-3)
# Global signal 'in.g:rsc.re' added to design 'makeBoundary<8,8>' for component 'in.g:rsci' (LIB-3)
# Global signal 'in.g:rsc.addr' added to design 'makeBoundary<8,8>' for component 'in.g:rsci' (LIB-3)
# Global signal 'in.b:rsc.data_out' added to design 'makeBoundary<8,8>' for component 'in.b:rsci' (LIB-3)
# Global signal 'in.b:rsc.re' added to design 'makeBoundary<8,8>' for component 'in.b:rsci' (LIB-3)
# Global signal 'in.b:rsc.addr' added to design 'makeBoundary<8,8>' for component 'in.b:rsci' (LIB-3)
# Global signal 'image.r:rsc.we' added to design 'makeBoundary<8,8>' for component 'image.r:rsci' (LIB-3)
# Global signal 'image.r:rsc.addr' added to design 'makeBoundary<8,8>' for component 'image.r:rsci' (LIB-3)
# Global signal 'image.r:rsc.data_in' added to design 'makeBoundary<8,8>' for component 'image.r:rsci' (LIB-3)
# Global signal 'image.g:rsc.we' added to design 'makeBoundary<8,8>' for component 'image.g:rsci' (LIB-3)
# Global signal 'image.g:rsc.addr' added to design 'makeBoundary<8,8>' for component 'image.g:rsci' (LIB-3)
# Global signal 'image.g:rsc.data_in' added to design 'makeBoundary<8,8>' for component 'image.g:rsci' (LIB-3)
# Global signal 'image.b:rsc.we' added to design 'makeBoundary<8,8>' for component 'image.b:rsci' (LIB-3)
# Global signal 'image.b:rsc.addr' added to design 'makeBoundary<8,8>' for component 'image.b:rsci' (LIB-3)
# Global signal 'image.b:rsc.data_in' added to design 'makeBoundary<8,8>' for component 'image.b:rsci' (LIB-3)
# Global signal 'in.r.triosy.lz' added to design 'makeBoundary<8,8>' for component 'in.r.triosy:obj' (LIB-3)
# Global signal 'in.g.triosy.lz' added to design 'makeBoundary<8,8>' for component 'in.g.triosy:obj' (LIB-3)
# Global signal 'in.b.triosy.lz' added to design 'makeBoundary<8,8>' for component 'in.b.triosy:obj' (LIB-3)
# Global signal 'image.r.triosy.lz' added to design 'makeBoundary<8,8>' for component 'image.r.triosy:obj' (LIB-3)
# Global signal 'image.g.triosy.lz' added to design 'makeBoundary<8,8>' for component 'image.g.triosy:obj' (LIB-3)
# Global signal 'image.b.triosy.lz' added to design 'makeBoundary<8,8>' for component 'image.b.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(588): Loop '/makeBoundary<8,8>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'makeBoundary<8,8>.v1': elapsed time 1.08 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 274, Real ops = 14, Vars = 88 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'makeBoundary<8,8>.v1': elapsed time 0.38 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 204, Real ops = 38, Vars = 91 (SOL-21)
# Info: Starting transformation 'instance' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'makeBoundary<8,8>.v1': elapsed time 0.38 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 206, Real ops = 38, Vars = 136 (SOL-21)
# Info: Starting transformation 'extract' on solution 'makeBoundary<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/makeBoundaryless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/makeBoundaryless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/makeBoundaryless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/makeBoundaryless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'makeBoundary<8,8>.v1': elapsed time 6.05 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 206, Real ops = 38, Vars = 90 (SOL-21)
# > source morph.tcl      
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.61 seconds, memory usage 1542676kB, peak memory usage 1542676kB (SOL-9)
# solution design set morphologyEx<8,8,0,3,2> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found top design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Synthesizing routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(158): Inlining routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(158): Optimizing block '/morphologyEx<8,8,0,3,2>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(158): INOUT port 'src' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(196): Loop '/morphologyEx<8,8,0,3,2>/core/for:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(195): Loop '/morphologyEx<8,8,0,3,2>/core/for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(193): Loop '/morphologyEx<8,8,0,3,2>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(192): Loop '/morphologyEx<8,8,0,3,2>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(219): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(218): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(216): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(215): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(234): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(233): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(214): Loop '/morphologyEx<8,8,0,3,2>/core/for#1' iterated at most 2 times. (LOOP-2)
# Design 'morphologyEx<8,8,0,3,2>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/morphologyExless_8comma_8comma_0comma_3comma_2greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 2.33 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 127, Real ops = 35, Vars = 29 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.37 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 127, Real ops = 35, Vars = 29 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.39 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 128, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'loops' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(196): Loop '/morphologyEx<8,8,0,3,2>/core/for:for:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(195): Loop '/morphologyEx<8,8,0,3,2>/core/for:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(193): Loop '/morphologyEx<8,8,0,3,2>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(192): Loop '/morphologyEx<8,8,0,3,2>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(219): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(218): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(216): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(215): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(234): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for#1:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(233): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(214): Loop '/morphologyEx<8,8,0,3,2>/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(158): Loop '/morphologyEx<8,8,0,3,2>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.20 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 132, Real ops = 36, Vars = 33 (SOL-21)
# Info: Starting transformation 'memories' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(213): Memory Resource '/morphologyEx<8,8,0,3,2>/core/temp:rsc' (from var: temp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(158): Memory Resource '/morphologyEx<8,8,0,3,2>/src:rsc' (from var: src) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(158): Memory Resource '/morphologyEx<8,8,0,3,2>/dst:rsc' (from var: dst) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.37 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 131, Real ops = 36, Vars = 33 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.04 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 131, Real ops = 36, Vars = 33 (SOL-21)
# Info: Starting transformation 'architect' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Design 'morphologyEx<8,8,0,3,2>' contains '193' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.42 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 401, Real ops = 193, Vars = 114 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/morphologyEx<8,8,0,3,2>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(158): Prescheduled LOOP '/morphologyEx<8,8,0,3,2>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(158): Prescheduled LOOP '/morphologyEx<8,8,0,3,2>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(158): Prescheduled SEQUENTIAL '/morphologyEx<8,8,0,3,2>/core' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(158): Initial schedule of SEQUENTIAL '/morphologyEx<8,8,0,3,2>/core': Latency = 3710, Area (Datapath, Register, Total) = 8176.36, 510.72, 8687.08 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(158): Final schedule of SEQUENTIAL '/morphologyEx<8,8,0,3,2>/core': Latency = 3710, Area (Datapath, Register, Total) = 7678.72, 510.72, 8189.44 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.55 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 401, Real ops = 193, Vars = 114 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/morphologyEx<8,8,0,3,2>/core' (CRAAS-1)
# Global signal 'src:rsc.data_out' added to design 'morphologyEx<8,8,0,3,2>' for component 'src:rsci' (LIB-3)
# Global signal 'src:rsc.re' added to design 'morphologyEx<8,8,0,3,2>' for component 'src:rsci' (LIB-3)
# Global signal 'src:rsc.addr' added to design 'morphologyEx<8,8,0,3,2>' for component 'src:rsci' (LIB-3)
# Global signal 'dst:rsc.data_out' added to design 'morphologyEx<8,8,0,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.we' added to design 'morphologyEx<8,8,0,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.re' added to design 'morphologyEx<8,8,0,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.addr' added to design 'morphologyEx<8,8,0,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'dst:rsc.data_in' added to design 'morphologyEx<8,8,0,3,2>' for component 'dst:rsci' (LIB-3)
# Global signal 'temp:rsc.en' added to design 'morphologyEx<8,8,0,3,2>' for component 'temp:rsci' (LIB-3)
# Global signal 'temp:rsc.data_out' added to design 'morphologyEx<8,8,0,3,2>' for component 'temp:rsci' (LIB-3)
# Global signal 'temp:rsc.we' added to design 'morphologyEx<8,8,0,3,2>' for component 'temp:rsci' (LIB-3)
# Global signal 'temp:rsc.re' added to design 'morphologyEx<8,8,0,3,2>' for component 'temp:rsci' (LIB-3)
# Global signal 'temp:rsc.addr' added to design 'morphologyEx<8,8,0,3,2>' for component 'temp:rsci' (LIB-3)
# Global signal 'temp:rsc.data_in' added to design 'morphologyEx<8,8,0,3,2>' for component 'temp:rsci' (LIB-3)
# Global signal 'src.triosy.lz' added to design 'morphologyEx<8,8,0,3,2>' for component 'src.triosy:obj' (LIB-3)
# Global signal 'dst.triosy.lz' added to design 'morphologyEx<8,8,0,3,2>' for component 'dst.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(158): Loop '/morphologyEx<8,8,0,3,2>/core/main' is pipelined with initiation interval 2 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 5.27 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 688, Real ops = 203, Vars = 176 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'for#1:for:for:j(3:0).lpi#1(2:0)' for variables 'for#1:for:for:j(3:0).lpi#1(2:0), for:for:j(3:0).lpi#1(2:0), for#1:for#1:for:j(3:0).lpi#1(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for#1:for:j:slc(for#1:for#1:for:j(3:0))(2-0).itm' for variables 'for#1:for#1:for:j:slc(for#1:for#1:for:j(3:0))(2-0).itm, for#1:for:for:j(3:0).lpi#1.dfm(2:0), for:for:j(3:0).lpi#1.dfm(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for#1:i(3:0).lpi#1(2:0)' for variables 'for#1:for#1:i(3:0).lpi#1(2:0), for#1:for:i(3:0).lpi#1(2:0), for:i(3:0).lpi#1(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for#1:i:slc(for#1:for#1:i(3:0))(2-0).itm' for variables 'for#1:for#1:i:slc(for#1:for#1:i(3:0))(2-0).itm, for#1:for:i:slc(for#1:for:i(3:0))(2-0).itm, for:i(3:0).lpi#1.dfm(2:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:for:for:max_val(7:0).lpi#1' for variables 'for#1:for:for:max_val(7:0).lpi#1, for#1:for:for:max_val(7:0).lpi#1.dfm, for:for:min_val(7:0).lpi#1, for:for:min_val(7:0).lpi#1.dfm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 0.95 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 808, Real ops = 525, Vars = 201 (SOL-21)
# Info: Starting transformation 'instance' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 1.14 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 769, Real ops = 463, Vars = 717 (SOL-21)
# Info: Starting transformation 'extract' on solution 'morphologyEx<8,8,0,3,2>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/morphologyExless_8comma_8comma_0comma_3comma_2greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/morphologyExless_8comma_8comma_0comma_3comma_2greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/morphologyExless_8comma_8comma_0comma_3comma_2greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/morphologyExless_8comma_8comma_0comma_3comma_2greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'morphologyEx<8,8,0,3,2>.v1': elapsed time 6.23 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 769, Real ops = 463, Vars = 186 (SOL-21)
# > source rgbToGray.tcl  
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.61 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# solution design set RGBtoGray<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found top design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Synthesizing routine 'RGBtoGray<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(67): Inlining routine 'RGBtoGray<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(67): Optimizing block '/RGBtoGray<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'input.r' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'input.g' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'input.b' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(67): INOUT port 'output' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(69): Loop '/RGBtoGray<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(68): Loop '/RGBtoGray<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# Design 'RGBtoGray<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/RGBtoGrayless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'RGBtoGray<8,8>.v1': elapsed time 1.47 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 28, Real ops = 3, Vars = 7 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.36 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 28, Real ops = 3, Vars = 7 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.13 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 29, Real ops = 4, Vars = 9 (SOL-21)
# Info: Starting transformation 'loops' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(69): Loop '/RGBtoGray<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(68): Loop '/RGBtoGray<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(67): Loop '/RGBtoGray<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.06 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 37, Real ops = 4, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(53): Memory Resource '/RGBtoGray<8,8>/input.r:rsc' (from var: input.r) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(54): Memory Resource '/RGBtoGray<8,8>/input.g:rsc' (from var: input.g) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(55): Memory Resource '/RGBtoGray<8,8>/input.b:rsc' (from var: input.b) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(67): Memory Resource '/RGBtoGray<8,8>/output:rsc' (from var: output) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.12 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 38, Real ops = 4, Vars = 13 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.02 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 38, Real ops = 4, Vars = 13 (SOL-21)
# Info: Starting transformation 'architect' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Design 'RGBtoGray<8,8>' contains '16' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.16 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 67, Real ops = 16, Vars = 23 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/RGBtoGray<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(67): Prescheduled LOOP '/RGBtoGray<8,8>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(67): Prescheduled LOOP '/RGBtoGray<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(67): Prescheduled SEQUENTIAL '/RGBtoGray<8,8>/core' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(67): Initial schedule of SEQUENTIAL '/RGBtoGray<8,8>/core': Latency = 63, Area (Datapath, Register, Total) = 9762.33, 102.14, 9864.47 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(67): Final schedule of SEQUENTIAL '/RGBtoGray<8,8>/core': Latency = 63, Area (Datapath, Register, Total) = 9420.79, 102.14, 9522.93 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.18 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 67, Real ops = 16, Vars = 23 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/RGBtoGray<8,8>/core' (CRAAS-1)
# Global signal 'input.r:rsc.data_out' added to design 'RGBtoGray<8,8>' for component 'input.r:rsci' (LIB-3)
# Global signal 'input.r:rsc.re' added to design 'RGBtoGray<8,8>' for component 'input.r:rsci' (LIB-3)
# Global signal 'input.r:rsc.addr' added to design 'RGBtoGray<8,8>' for component 'input.r:rsci' (LIB-3)
# Global signal 'input.g:rsc.data_out' added to design 'RGBtoGray<8,8>' for component 'input.g:rsci' (LIB-3)
# Global signal 'input.g:rsc.re' added to design 'RGBtoGray<8,8>' for component 'input.g:rsci' (LIB-3)
# Global signal 'input.g:rsc.addr' added to design 'RGBtoGray<8,8>' for component 'input.g:rsci' (LIB-3)
# Global signal 'input.b:rsc.data_out' added to design 'RGBtoGray<8,8>' for component 'input.b:rsci' (LIB-3)
# Global signal 'input.b:rsc.re' added to design 'RGBtoGray<8,8>' for component 'input.b:rsci' (LIB-3)
# Global signal 'input.b:rsc.addr' added to design 'RGBtoGray<8,8>' for component 'input.b:rsci' (LIB-3)
# Global signal 'output:rsc.we' added to design 'RGBtoGray<8,8>' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.addr' added to design 'RGBtoGray<8,8>' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.data_in' added to design 'RGBtoGray<8,8>' for component 'output:rsci' (LIB-3)
# Global signal 'input.r.triosy.lz' added to design 'RGBtoGray<8,8>' for component 'input.r.triosy:obj' (LIB-3)
# Global signal 'input.g.triosy.lz' added to design 'RGBtoGray<8,8>' for component 'input.g.triosy:obj' (LIB-3)
# Global signal 'input.b.triosy.lz' added to design 'RGBtoGray<8,8>' for component 'input.b.triosy:obj' (LIB-3)
# Global signal 'output.triosy.lz' added to design 'RGBtoGray<8,8>' for component 'output.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(67): Loop '/RGBtoGray<8,8>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'RGBtoGray<8,8>.v1': elapsed time 1.16 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 199, Real ops = 15, Vars = 65 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.33 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 160, Real ops = 37, Vars = 69 (SOL-21)
# Info: Starting transformation 'instance' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'RGBtoGray<8,8>.v1': elapsed time 0.33 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 162, Real ops = 37, Vars = 116 (SOL-21)
# Info: Starting transformation 'extract' on solution 'RGBtoGray<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/RGBtoGrayless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/RGBtoGrayless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/RGBtoGrayless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/RGBtoGrayless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'RGBtoGray<8,8>.v1': elapsed time 5.21 seconds, memory usage 1550868kB, peak memory usage 1550868kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 162, Real ops = 37, Vars = 68 (SOL-21)
# > source subtract.tcl       
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.61 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# solution design set subtractPixels<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found top design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Synthesizing routine 'subtractPixels<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(391): Inlining routine 'subtractPixels<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(391): Optimizing block '/subtractPixels<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(391): INOUT port 'sure_bg' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(391): INOUT port 'sure_fg' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(391): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(393): Loop '/subtractPixels<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(392): Loop '/subtractPixels<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# Design 'subtractPixels<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/subtractPixelsless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'subtractPixels<8,8>.v1': elapsed time 1.35 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 22, Real ops = 4, Vars = 5 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'subtractPixels<8,8>.v1': elapsed time 0.39 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 22, Real ops = 4, Vars = 5 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'subtractPixels<8,8>.v1': elapsed time 0.13 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 23, Real ops = 5, Vars = 7 (SOL-21)
# Info: Starting transformation 'loops' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(393): Loop '/subtractPixels<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(392): Loop '/subtractPixels<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(391): Loop '/subtractPixels<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'subtractPixels<8,8>.v1': elapsed time 0.05 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 5, Vars = 10 (SOL-21)
# Info: Starting transformation 'memories' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(391): Memory Resource '/subtractPixels<8,8>/sure_bg:rsc' (from var: sure_bg) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(391): Memory Resource '/subtractPixels<8,8>/sure_fg:rsc' (from var: sure_fg) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(391): Memory Resource '/subtractPixels<8,8>/result:rsc' (from var: result) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'subtractPixels<8,8>.v1': elapsed time 0.12 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 29, Real ops = 5, Vars = 10 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'subtractPixels<8,8>.v1': elapsed time 0.03 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 29, Real ops = 5, Vars = 10 (SOL-21)
# Info: Starting transformation 'architect' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Design 'subtractPixels<8,8>' contains '15' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'subtractPixels<8,8>.v1': elapsed time 0.16 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 56, Real ops = 15, Vars = 20 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/subtractPixels<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(391): Prescheduled LOOP '/subtractPixels<8,8>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(391): Prescheduled LOOP '/subtractPixels<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(391): Prescheduled SEQUENTIAL '/subtractPixels<8,8>/core' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(391): Initial schedule of SEQUENTIAL '/subtractPixels<8,8>/core': Latency = 63, Area (Datapath, Register, Total) = 7209.75, 102.14, 7311.89 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(391): Final schedule of SEQUENTIAL '/subtractPixels<8,8>/core': Latency = 63, Area (Datapath, Register, Total) = 7037.43, 102.14, 7139.57 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'subtractPixels<8,8>.v1': elapsed time 0.19 seconds, memory usage 1616404kB, peak memory usage 1616404kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 56, Real ops = 15, Vars = 20 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/subtractPixels<8,8>/core' (CRAAS-1)
# Global signal 'sure_bg:rsc.data_out' added to design 'subtractPixels<8,8>' for component 'sure_bg:rsci' (LIB-3)
# Global signal 'sure_bg:rsc.re' added to design 'subtractPixels<8,8>' for component 'sure_bg:rsci' (LIB-3)
# Global signal 'sure_bg:rsc.addr' added to design 'subtractPixels<8,8>' for component 'sure_bg:rsci' (LIB-3)
# Global signal 'sure_fg:rsc.data_out' added to design 'subtractPixels<8,8>' for component 'sure_fg:rsci' (LIB-3)
# Global signal 'sure_fg:rsc.re' added to design 'subtractPixels<8,8>' for component 'sure_fg:rsci' (LIB-3)
# Global signal 'sure_fg:rsc.addr' added to design 'subtractPixels<8,8>' for component 'sure_fg:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'subtractPixels<8,8>' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.addr' added to design 'subtractPixels<8,8>' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.data_in' added to design 'subtractPixels<8,8>' for component 'result:rsci' (LIB-3)
# Global signal 'sure_bg.triosy.lz' added to design 'subtractPixels<8,8>' for component 'sure_bg.triosy:obj' (LIB-3)
# Global signal 'sure_fg.triosy.lz' added to design 'subtractPixels<8,8>' for component 'sure_fg.triosy:obj' (LIB-3)
# Global signal 'result.triosy.lz' added to design 'subtractPixels<8,8>' for component 'result.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(391): Loop '/subtractPixels<8,8>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'subtractPixels<8,8>.v1': elapsed time 1.06 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 157, Real ops = 13, Vars = 52 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'subtractPixels<8,8>.v1': elapsed time 0.31 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 130, Real ops = 34, Vars = 58 (SOL-21)
# Info: Starting transformation 'instance' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'subtractPixels<8,8>.v1': elapsed time 0.32 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 132, Real ops = 34, Vars = 97 (SOL-21)
# Info: Starting transformation 'extract' on solution 'subtractPixels<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/subtractPixelsless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/subtractPixelsless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/subtractPixelsless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/subtractPixelsless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'subtractPixels<8,8>.v1': elapsed time 5.08 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 132, Real ops = 34, Vars = 57 (SOL-21)
# > source thresh.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/rijain/Workspace/Watershed/cpp/catapult/segmentation.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $PROJECT_HOME/segmentation.cpp(159): variable "kernel" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):           detected during: (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void morphologyEx<rows,cols,kernel_type,kernel_size,iterations>(pixel_T (*)[cols], pixel_T (*)[cols]) [with rows=8, cols=8, kernel_type=0, kernel_size=3, iterations=2]" at line 633 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(159):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-550)
# Warning: $PROJECT_HOME/segmentation.cpp(308): integer conversion resulted in truncation (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):           detected during: (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void distanceTransform<height,width>(pixel_T (*)[width], pixel_T (*)[width]) [with height=8, width=8]" at line 642 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(308):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-69)
# Warning: $PROJECT_HOME/segmentation.cpp(597): pointless comparison of unsigned integer with a negative constant (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):           detected during: (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void makeBoundary<rows,cols>(pixel_T (*)[cols], RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 664 (CRD-514)
# Warning: $PROJECT_HOME/segmentation.cpp(597):             instantiation of "void image_segmentation<rows,cols>(RGB (*)[cols], RGB (*)[cols]) [with rows=8, cols=8]" at line 671 (CRD-514)
# $PROJECT_HOME/segmentation.cpp(290): Pragma 'hls_design<>' detected on routine 'euclideanDistance' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(668): Pragma 'hls_design<top>' detected on routine 'imageProcessing' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(607): Pragma 'hls_design<>' detected on routine 'image_segmentation<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(64): Pragma 'hls_design<>' detected on routine 'RGBtoGray<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(86): Pragma 'hls_design<>' detected on routine 'thresholdOtsu<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(155): Pragma 'hls_design<>' detected on routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(141): Pragma 'hls_design<>' detected on routine 'genKernel<3>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(243): Pragma 'hls_design<>' detected on routine 'dilate<8, 8, 3, 3, 2>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(299): Pragma 'hls_design<>' detected on routine 'distanceTransform<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(348): Pragma 'hls_design<>' detected on routine 'minMaxLoc<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(371): Pragma 'hls_design<>' detected on routine 'threshold<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(388): Pragma 'hls_design<>' detected on routine 'subtractPixels<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(407): Pragma 'hls_design<>' detected on routine 'connectedComponents<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(485): Pragma 'hls_design<>' detected on routine 'incrAndSet0<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(509): Pragma 'hls_design<>' detected on routine 'watershed_algorithm<8, 8>' (CIN-6)
# $PROJECT_HOME/segmentation.cpp(585): Pragma 'hls_design<>' detected on routine 'makeBoundary<8, 8>' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.64 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# solution design set threshold<8,8> -top (HC-8)
# Info: Starting transformation 'compile' on solution 'threshold<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found top design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Synthesizing routine 'threshold<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(374): Inlining routine 'threshold<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(374): Optimizing block '/threshold<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(374): INOUT port 'input' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(374): INOUT port 'output' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(376): Loop '/threshold<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(375): Loop '/threshold<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# Design 'threshold<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'threshold<8,8>.v1': elapsed time 1.37 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 4, Vars = 6 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'threshold<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'threshold<8,8>.v1': elapsed time 0.38 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 4, Vars = 6 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'threshold<8,8>.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'threshold<8,8>.v1': elapsed time 0.14 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 26, Real ops = 5, Vars = 8 (SOL-21)
# Info: Starting transformation 'loops' on solution 'threshold<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(376): Loop '/threshold<8,8>/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(375): Loop '/threshold<8,8>/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/segmentation.cpp(374): Loop '/threshold<8,8>/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'threshold<8,8>.v1': elapsed time 0.06 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 32, Real ops = 5, Vars = 11 (SOL-21)
# Info: Starting transformation 'memories' on solution 'threshold<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(374): Memory Resource '/threshold<8,8>/input:rsc' (from var: input) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(374): Memory Resource '/threshold<8,8>/output:rsc' (from var: output) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 64 x 8). (MEM-4)
# $PROJECT_HOME/segmentation.cpp(374): I/O-Port Resource '/threshold<8,8>/thresholdValue:rsc' (from var: thresholdValue) mapped to 'ccs_ioport.ccs_in' (size: 8). (MEM-2)
# Info: Completed transformation 'memories' on solution 'threshold<8,8>.v1': elapsed time 0.25 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 29, Real ops = 5, Vars = 11 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'threshold<8,8>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'threshold<8,8>.v1': elapsed time 0.02 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 29, Real ops = 5, Vars = 11 (SOL-21)
# Info: Starting transformation 'architect' on solution 'threshold<8,8>.v1' (SOL-8)
# Design 'threshold<8,8>' contains '16' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'threshold<8,8>.v1': elapsed time 0.15 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 61, Real ops = 16, Vars = 23 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'threshold<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/threshold<8,8>/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/segmentation.cpp(374): Prescheduled LOOP '/threshold<8,8>/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(374): Prescheduled LOOP '/threshold<8,8>/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/segmentation.cpp(374): Prescheduled SEQUENTIAL '/threshold<8,8>/core' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/segmentation.cpp(374): Initial schedule of SEQUENTIAL '/threshold<8,8>/core': Latency = 64, Area (Datapath, Register, Total) = 4836.62, 153.22, 4989.84 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/segmentation.cpp(374): Final schedule of SEQUENTIAL '/threshold<8,8>/core': Latency = 64, Area (Datapath, Register, Total) = 4733.53, 153.22, 4886.75 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'threshold<8,8>.v1': elapsed time 0.19 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 61, Real ops = 16, Vars = 23 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'threshold<8,8>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/threshold<8,8>/core' (CRAAS-1)
# Global signal 'input:rsc.data_out' added to design 'threshold<8,8>' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.re' added to design 'threshold<8,8>' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.addr' added to design 'threshold<8,8>' for component 'input:rsci' (LIB-3)
# Global signal 'output:rsc.we' added to design 'threshold<8,8>' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.addr' added to design 'threshold<8,8>' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.data_in' added to design 'threshold<8,8>' for component 'output:rsci' (LIB-3)
# Global signal 'thresholdValue:rsc.dat' added to design 'threshold<8,8>' for component 'thresholdValue:rsci' (LIB-3)
# Global signal 'input.triosy.lz' added to design 'threshold<8,8>' for component 'input.triosy:obj' (LIB-3)
# Global signal 'output.triosy.lz' added to design 'threshold<8,8>' for component 'output.triosy:obj' (LIB-3)
# Global signal 'thresholdValue.triosy.lz' added to design 'threshold<8,8>' for component 'thresholdValue.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/segmentation.cpp(374): Loop '/threshold<8,8>/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'threshold<8,8>.v1': elapsed time 1.37 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 142, Real ops = 12, Vars = 49 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'threshold<8,8>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'threshold<8,8>.v1': elapsed time 0.32 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 114, Real ops = 33, Vars = 53 (SOL-21)
# Info: Starting transformation 'instance' on solution 'threshold<8,8>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'threshold<8,8>.v1': elapsed time 0.28 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 116, Real ops = 33, Vars = 91 (SOL-21)
# Info: Starting transformation 'extract' on solution 'threshold<8,8>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdless_8comma_8greater_.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdless_8comma_8greater_.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: SCVerify detected a template parameter string on top function name but the USE_CCS_BLOCK option is false.
# Warning: To run SCVerify on this design you will need to turn on the SCVerify/USE_CCS_BLOCK option.
# Warning: Consult the Verification chapter in the Catapult User Manual for additional information.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdless_8comma_8greater_.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/2023.1/PRODUCTION/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdless_8comma_8greater_.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'threshold<8,8>.v1': elapsed time 5.02 seconds, memory usage 1616404kB, peak memory usage 1649176kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 116, Real ops = 33, Vars = 52 (SOL-21)
# > end dofile ./bup.tcl
go analyze
solution design set image_segmentation<8,8> -top
# Info: Branching solution 'solution.v2' at state 'analyze' (PRJ-2)
# solution design set image_segmentation<8,8> -top (HC-8)
solution design set threshold<8,8> -block
# solution design set threshold<8,8> -block (HC-8)
go compile
# Info: Starting transformation 'compile' on solution 'image_segmentation<8,8>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(670): Found design routine 'imageProcessing' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Found top design routine 'image_segmentation<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(610): Synthesizing routine 'image_segmentation<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(610): Inlining routine 'image_segmentation<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Found design routine 'RGBtoGray<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(67): Synthesizing routine 'RGBtoGray<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(67): Inlining routine 'RGBtoGray<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(67): Optimizing block '/RGBtoGray<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'input.r' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'input.g' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'input.b' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(67): INOUT port 'output' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(69): Loop '/RGBtoGray<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(68): Loop '/RGBtoGray<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Found design routine 'thresholdOtsu<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(89): Synthesizing routine 'thresholdOtsu<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(89): Inlining routine 'thresholdOtsu<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(89): Optimizing block '/thresholdOtsu<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(89): INOUT port 'src' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(89): INOUT port 'dst' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(94): Loop '/thresholdOtsu<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(93): Loop '/thresholdOtsu<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(103): Loop '/thresholdOtsu<8,8>/core/for#1' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/thresholdOtsu<8,8>/core/my_pow:while' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/thresholdOtsu<8,8>/core/my_pow#1:while' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(113): Loop '/thresholdOtsu<8,8>/core/for#2' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(124): Loop '/thresholdOtsu<8,8>/core/for#3' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(133): Loop '/thresholdOtsu<8,8>/core/for#4:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(132): Loop '/thresholdOtsu<8,8>/core/for#4' iterated at most 8 times. (LOOP-2)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '8' (CIN-226)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'constant' with parameters W = '1', I = '1' (CIN-226)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Found design routine 'morphologyEx<8, 8, 0, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(158): Synthesizing routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(158): Inlining routine 'morphologyEx<8, 8, 0, 3, 2>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(158): Optimizing block '/morphologyEx<8,8,0,3,2>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(158): INOUT port 'src' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(196): Loop '/morphologyEx<8,8,0,3,2>/core/for:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(195): Loop '/morphologyEx<8,8,0,3,2>/core/for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(193): Loop '/morphologyEx<8,8,0,3,2>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(192): Loop '/morphologyEx<8,8,0,3,2>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(219): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(218): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(216): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(215): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(234): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(233): Loop '/morphologyEx<8,8,0,3,2>/core/for#1:for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(214): Loop '/morphologyEx<8,8,0,3,2>/core/for#1' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Found design routine 'genKernel<3>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(144): Synthesizing routine 'genKernel<3>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(144): Inlining routine 'genKernel<3>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(144): Optimizing block '/genKernel<3>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(144): INOUT port 'struct_elem' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(146): Loop '/genKernel<3>/core/for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(145): Loop '/genKernel<3>/core/for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Found design routine 'dilate<8, 8, 3, 3, 2>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(246): Synthesizing routine 'dilate<8, 8, 3, 3, 2>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(246): Inlining routine 'dilate<8, 8, 3, 3, 2>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(246): Optimizing block '/dilate<8,8,3,3,2>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(246): INOUT port 'src' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(246): INOUT port 'dst' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(246): INOUT port 'kernel' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(251): Loop '/dilate<8,8,3,3,2>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(250): Loop '/dilate<8,8,3,3,2>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(261): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(260): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for:for' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(258): Loop '/dilate<8,8,3,3,2>/core/for#1:for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(257): Loop '/dilate<8,8,3,3,2>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(278): Loop '/dilate<8,8,3,3,2>/core/for#1:for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(277): Loop '/dilate<8,8,3,3,2>/core/for#1:for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(256): Loop '/dilate<8,8,3,3,2>/core/for#1' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Found design routine 'distanceTransform<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Synthesizing routine 'distanceTransform<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(302): Inlining routine 'distanceTransform<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Synthesizing routine 'euclideanDistance' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(292): Inlining routine 'euclideanDistance' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(37): Inlining routine 'my_pow' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(30): Inlining routine 'my_abs' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(17): Inlining routine 'my_sqrt' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(292): Optimizing block '/euclideanDistance' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/euclideanDistance/core/my_pow:while' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(41): Loop '/euclideanDistance/core/my_pow#1:while' iterated at most 2 times. (LOOP-2)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '8' (CIN-226)
# Info: $PROJECT_HOME/segmentation.cpp(38): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '8' (CIN-226)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(292): Found design routine 'euclideanDistance' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(302): Optimizing block '/distanceTransform<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(302): INOUT port 'inputImage' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(307): Loop '/distanceTransform<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(306): Loop '/distanceTransform<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(314): Loop '/distanceTransform<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(313): Loop '/distanceTransform<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(333): Loop '/distanceTransform<8,8>/core/for#2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(332): Loop '/distanceTransform<8,8>/core/for#2' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Found design routine 'minMaxLoc<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(351): Synthesizing routine 'minMaxLoc<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(351): Inlining routine 'minMaxLoc<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(351): Optimizing block '/minMaxLoc<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(351): INOUT port 'data' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(351): INOUT port 'minVal' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(351): INOUT port 'maxVal' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(356): Loop '/minMaxLoc<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(355): Loop '/minMaxLoc<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Found design routine 'threshold<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(374): Synthesizing routine 'threshold<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(374): Inlining routine 'threshold<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(374): Optimizing block '/threshold<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(374): INOUT port 'input' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(374): INOUT port 'output' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(376): Loop '/threshold<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(375): Loop '/threshold<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Found design routine 'subtractPixels<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(391): Synthesizing routine 'subtractPixels<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(391): Inlining routine 'subtractPixels<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(391): Optimizing block '/subtractPixels<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(391): INOUT port 'sure_bg' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(391): INOUT port 'sure_fg' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(391): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(393): Loop '/subtractPixels<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(392): Loop '/subtractPixels<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Found design routine 'connectedComponents<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(410): Synthesizing routine 'connectedComponents<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(410): Inlining routine 'connectedComponents<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(410): Optimizing block '/connectedComponents<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(410): INOUT port 'image' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(417): Loop '/connectedComponents<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(416): Loop '/connectedComponents<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(426): Loop '/connectedComponents<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(425): Loop '/connectedComponents<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(471): Loop '/connectedComponents<8,8>/core/for#2:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(470): Loop '/connectedComponents<8,8>/core/for#2' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Found design routine 'incrAndSet0<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(488): Synthesizing routine 'incrAndSet0<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(488): Inlining routine 'incrAndSet0<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(488): Optimizing block '/incrAndSet0<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(488): INOUT port 'markers_i' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(489): INOUT port 'markers_o' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(490): INOUT port 'unknown' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(494): Loop '/incrAndSet0<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(493): Loop '/incrAndSet0<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(500): Loop '/incrAndSet0<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(499): Loop '/incrAndSet0<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Found design routine 'watershed_algorithm<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(512): Synthesizing routine 'watershed_algorithm<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(512): Inlining routine 'watershed_algorithm<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(512): Optimizing block '/watershed_algorithm<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(512): INOUT port 'image' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/segmentation.cpp(516): Reducing the number of bits used to represent array elements of 'neighbours.rom', from '64' bits to '4' bits. (MEM-87)
# $PROJECT_HOME/segmentation.cpp(524): Loop '/watershed_algorithm<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(523): Loop '/watershed_algorithm<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(536): Loop '/watershed_algorithm<8,8>/core/for#1:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(535): Loop '/watershed_algorithm<8,8>/core/for#1' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(554): Loop '/watershed_algorithm<8,8>/core/while:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Found design routine 'makeBoundary<8, 8>' specified by directive (CIN-52)
# $PROJECT_HOME/segmentation.cpp(588): Synthesizing routine 'makeBoundary<8, 8>' (CIN-13)
# $PROJECT_HOME/segmentation.cpp(588): Inlining routine 'makeBoundary<8, 8>' (CIN-14)
# $PROJECT_HOME/segmentation.cpp(588): Optimizing block '/makeBoundary<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(588): INOUT port 'markers' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'in.r' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'in.g' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'in.b' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'image.r' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'image.g' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'image.b' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(590): Loop '/makeBoundary<8,8>/core/for:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(589): Loop '/makeBoundary<8,8>/core/for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/segmentation.cpp(610): Optimizing block '/image_segmentation<8,8>' ... (CIN-4)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'input_image.r' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'input_image.g' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'input_image.b' is only used as an input. (OPT-10)
# $PROJECT_HOME/segmentation.cpp(53): INOUT port 'output_image.r' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(54): INOUT port 'output_image.g' is only used as an output. (OPT-11)
# $PROJECT_HOME/segmentation.cpp(55): INOUT port 'output_image.b' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/segmentation.cpp(648): Floating-point value of type 'double' represented as an 'unsigned' fixed-point 'variable' with parameters W = '8', I = '7' (CIN-226)
# Warning: $PROJECT_HOME/segmentation.cpp(488): Unused sub-design '/image_segmentation<8,8>/incrAndSet0<8,8>' has been removed. (OPT-13)
# Warning: $PROJECT_HOME/segmentation.cpp(391): Unused sub-design '/image_segmentation<8,8>/subtractPixels<8,8>' has been removed. (OPT-13)
# Warning: $PROJECT_HOME/segmentation.cpp(246): Unused sub-design '/image_segmentation<8,8>/dilate<8,8,3,3,2>' has been removed. (OPT-13)
# Warning: $PROJECT_HOME/segmentation.cpp(144): Unused sub-design '/image_segmentation<8,8>/genKernel<3>' has been removed. (OPT-13)
# Design 'image_segmentation<8,8>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/image_segmentationless_8comma_8greater_.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'image_segmentation<8,8>.v1': elapsed time 10.00 seconds, memory usage 1690136kB, peak memory usage 1690136kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1016, Real ops = 183, Vars = 208 (SOL-21)
solution library remove *
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
solution library add ram_nangate-45nm_pipe_beh
solution library add ram_nangate-45nm-dualport_beh
solution library add ram_nangate-45nm-singleport_beh
solution library add {[Block] connectedComponents<8,8>.v1}
solution library add {[Block] dilate<8,8,3,3,2>.v1}
solution library add {[Block] distanceTransform<8,8>.v1}
solution library add {[CCORE] genKernel<3>.v1}
solution library add {[Block] incrAndSet0<8,8>.v1}
solution library add {[Block] makeBoundary<8,8>.v1}
solution library add {[CCORE] minMaxLoc<8,8>.v1}
solution library add {[Block] morphologyEx<8,8,0,3,2>.v1}
solution library add {[Block] RGBtoGray<8,8>.v1}
solution library add {[Block] subtractPixels<8,8>.v1}
solution library add {[Block] threshold<8,8>.v1}
solution library add {[Block] thresholdOtsu<8,8>.v1}
solution library add {[Block] watershed_algorithm<8,8>.v1}
go libraries
# Info: Starting transformation 'libraries' on solution 'image_segmentation<8,8>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/connectedComponentsless_8comma_8greater_.v1/.sif/solIndex_2_efd489e0-d459-4261-b8bc-824ea39d90c5.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/dilateless_8comma_8comma_3comma_3comma_2greater_.v1/.sif/solIndex_2_cbd85b25-50ec-41c1-829b-c89974f9e401.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/distanceTransformless_8comma_8greater_.v1/.sif/solIndex_2_40b4c45b-0a23-47a3-baef-a4815b4c1a2a.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/genKernelless_3greater_.v1/.sif/solIndex_2_63bc1b92-ded4-47f0-a34d-d699f4bbe8c6.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/incrAndSet0less_8comma_8greater_.v1/.sif/solIndex_2_e3faadbc-4676-4e1d-95fb-70d920530a10.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/makeBoundaryless_8comma_8greater_.v1/.sif/solIndex_2_e2ff71be-8b8a-4ccf-a8c5-a150a7c1122d.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/minMaxLocless_8comma_8greater_.v1/.sif/solIndex_2_f6b9d884-e372-487f-abb8-2bb682c90769.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/morphologyExless_8comma_8comma_0comma_3comma_2greater_.v1/.sif/solIndex_2_f3676401-6d18-42c2-9b15-f01d5b5332c5.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/RGBtoGrayless_8comma_8greater_.v1/.sif/solIndex_2_60986742-747a-45dd-96f4-dfd422f6f3d1.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/subtractPixelsless_8comma_8greater_.v1/.sif/solIndex_2_d638552a-5759-41c6-b0c9-30911f73d8c4.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdless_8comma_8greater_.v1/.sif/solIndex_2_4fa6187c-3add-44e3-8d81-bd994e0a93d4.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/thresholdOtsuless_8comma_8greater_.v1/.sif/solIndex_2_ccf1a7a1-8f9e-4729-93c3-48ea9c74eea1.xml' ... (LIB-129)
# Reading solution library '/home/rijain/Workspace/Watershed/cpp/catapult/Catapult/watershed_algorithmless_8comma_8greater_.v1/.sif/solIndex_2_8d2e2c9a-8db4-4c1d-9584-414b2818507a.xml' ... (LIB-129)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm_pipe_beh.lib' [ram_nangate-45nm_pipe_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-dualport_beh.lib' [ram_nangate-45nm-dualport_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-singleport_beh.lib' [ram_nangate-45nm-singleport_beh]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'image_segmentation<8,8>.v1': elapsed time 1.22 seconds, memory usage 1690136kB, peak memory usage 1690136kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1016, Real ops = 183, Vars = 208 (SOL-21)
directive set /image_segmentation<8,8>/distanceTransform<8,8> -MAP_TO_MODULE {[Block] distanceTransform<8,8>.v1}
# /image_segmentation<8,8>/distanceTransform<8,8>/MAP_TO_MODULE {[Block] distanceTransform<8,8>.v1}
directive set /image_segmentation<8,8>/makeBoundary<8,8> -MAP_TO_MODULE {[Block] makeBoundary<8,8>.v1}
# /image_segmentation<8,8>/makeBoundary<8,8>/MAP_TO_MODULE {[Block] makeBoundary<8,8>.v1}
directive set /image_segmentation<8,8>/watershed_algorithm<8,8> -MAP_TO_MODULE {[Block] watershed_algorithm<8,8>.v1}
# /image_segmentation<8,8>/watershed_algorithm<8,8>/MAP_TO_MODULE {[Block] watershed_algorithm<8,8>.v1}
directive set /image_segmentation<8,8>/connectedComponents<8,8> -MAP_TO_MODULE {[Block] connectedComponents<8,8>.v1}
# /image_segmentation<8,8>/connectedComponents<8,8>/MAP_TO_MODULE {[Block] connectedComponents<8,8>.v1}
directive set /image_segmentation<8,8>/threshold<8,8> -MAP_TO_MODULE {[Block] threshold<8,8>.v1}
# /image_segmentation<8,8>/threshold<8,8>/MAP_TO_MODULE {[Block] threshold<8,8>.v1}
directive set /image_segmentation<8,8>/minMaxLoc<8,8> -MAP_TO_MODULE {[CCORE] minMaxLoc<8,8>.v1}
# solution design unset minMaxLoc<8,8> -ccore (HC-8)
# /image_segmentation<8,8>/minMaxLoc<8,8>/MAP_TO_MODULE {[CCORE] minMaxLoc<8,8>.v1}
directive set /image_segmentation<8,8>/morphologyEx<8,8,0,3,2> -MAP_TO_MODULE {[Block] morphologyEx<8,8,0,3,2>.v1}
# /image_segmentation<8,8>/morphologyEx<8,8,0,3,2>/MAP_TO_MODULE {[Block] morphologyEx<8,8,0,3,2>.v1}
directive set /image_segmentation<8,8>/thresholdOtsu<8,8> -MAP_TO_MODULE {[Block] thresholdOtsu<8,8>.v1}
# /image_segmentation<8,8>/thresholdOtsu<8,8>/MAP_TO_MODULE {[Block] thresholdOtsu<8,8>.v1}
directive set /image_segmentation<8,8>/RGBtoGray<8,8> -MAP_TO_MODULE {[Block] RGBtoGray<8,8>.v1}
# /image_segmentation<8,8>/RGBtoGray<8,8>/MAP_TO_MODULE {[Block] RGBtoGray<8,8>.v1}
go assembly
# Info: Starting transformation 'assembly' on solution 'image_segmentation<8,8>.v1' (SOL-8)
# $PROJECT_HOME/segmentation.cpp(627): Mapping instance '/image_segmentation<8,8>/RGBtoGray<8,8>:inst' to library module '[Block] RGBtoGray<8,8>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(630): Mapping instance '/image_segmentation<8,8>/thresholdOtsu<8,8>:inst' to library module '[Block] thresholdOtsu<8,8>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(633): Mapping instance '/image_segmentation<8,8>/morphologyEx<8,8,0,3,2>:inst' to library module '[Block] morphologyEx<8,8,0,3,2>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(642): Mapping instance '/image_segmentation<8,8>/distanceTransform<8,8>:inst' to library module '[Block] distanceTransform<8,8>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(648): Mapping instance '/image_segmentation<8,8>/threshold<8,8>:inst' to library module '[Block] threshold<8,8>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(654): Mapping instance '/image_segmentation<8,8>/connectedComponents<8,8>:inst' to library module '[Block] connectedComponents<8,8>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(661): Mapping instance '/image_segmentation<8,8>/watershed_algorithm<8,8>:inst' to library module '[Block] watershed_algorithm<8,8>.v1' (ASM-4)
# $PROJECT_HOME/segmentation.cpp(664): Mapping instance '/image_segmentation<8,8>/makeBoundary<8,8>:inst' to library module '[Block] makeBoundary<8,8>.v1' (ASM-4)
# Error: $PROJECT_HOME/segmentation.cpp(642): Logic mixed with interconnect in hierarchical function '/image_segmentation<8,8>'.  Hierarchical functions may contain only interconnect or only logic. Please check to see that the function is not inlined. (ASM-62)
# Info: Completed transformation 'libraries' on solution 'image_segmentation<8,8>.v1': elapsed time 1.05 seconds, memory usage 1690136kB, peak memory usage 1690136kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 114, Real ops = 24, Vars = 30 (SOL-21)
# Error: go: Transformation 'assembly' failed
