Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  8 19:21:55 2019
| Host         : SHULKER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xc7a35t_top_timing_summary_routed.rpt -pb xc7a35t_top_timing_summary_routed.pb -rpx xc7a35t_top_timing_summary_routed.rpx -warn_on_violation
| Design       : xc7a35t_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.126        0.000                      0                   82        0.059        0.000                      0                   82        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       16.126        0.000                      0                   82        0.059        0.000                      0                   82        8.750        0.000                       0                    34  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       16.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.643     2.392    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X64Y56         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    18.517    fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.265ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/push_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.704ns (20.556%)  route 2.721ns (79.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.832     2.581    fifo_0/fifo_data_reg_0_15_0_3_i_1_n_0
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X65Y56         FDCE (Setup_fdce_C_CE)      -0.205    18.845    fifo_0/push_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 16.265    

Slack (MET) :             16.265ns  (required time - arrival time)
  Source:                 fifo_0/pop_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/push_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.704ns (20.556%)  route 2.721ns (79.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.623    -0.844    fifo_0/CLK
    SLICE_X65Y57         FDCE                                         r  fifo_0/pop_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fifo_0/pop_ptr_reg[0]/Q
                         net (fo=12, routed)          1.078     0.690    fifo_0/pop_ptr_reg[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.814 f  fifo_0/led2_r_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     1.625    fifo_0/led2_r_OBUF_inst_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I1_O)        0.124     1.749 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=12, routed)          0.832     2.581    fifo_0/fifo_data_reg_0_15_0_3_i_1_n_0
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    18.554    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
                         clock pessimism              0.578    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X65Y56         FDCE (Setup_fdce_C_CE)      -0.205    18.845    fifo_0/push_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 16.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X65Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=15, routed)          0.241    -0.175    fifo_0/fifo_data_reg_0_15_0_3/ADDRD0
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X64Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.233    fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.177%)  route 0.210ns (59.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X62Y56         FDCE                                         r  fifo_0/push_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[3]/Q
                         net (fo=12, routed)          0.210    -0.205    fifo_0/fifo_data_reg_0_15_0_3/ADDRD3
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.253    -0.540    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.177%)  route 0.210ns (59.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.556    fifo_0/CLK
    SLICE_X62Y56         FDCE                                         r  fifo_0/push_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fifo_0/push_ptr_reg[3]/Q
                         net (fo=12, routed)          0.210    -0.205    fifo_0/fifo_data_reg_0_15_0_3/ADDRD3
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.793    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X64Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.253    -0.540    
    SLICE_X64Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X62Y57     btn0_edge_detect/signal_ff_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X64Y57     btn1_edge_detect/signal_ff_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y57     fifo_0/pop_ptr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y57     fifo_0/pop_ptr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y57     fifo_0/pop_ptr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y57     fifo_0/pop_ptr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y56     fifo_0/push_ptr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y56     fifo_0/push_ptr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  inst/mmcm_adv_inst/CLKFBOUT



