0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/cse/Desktop/COMP3601/projects/COMP3601_group/COMP3601_group.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.vhd,1696323864,vhdl,,,,\design_1_auto_ds_0_axi_data_fifo_v2_1_24_axic_fifo__parameterized0\;\design_1_auto_ds_0_axi_data_fifo_v2_1_24_axic_fifo__parameterized0__xdcDup__1\;\design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen__parameterized0\;\design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1\;\design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0\;\design_1_auto_ds_0_dmem__parameterized0\;\design_1_auto_ds_0_dmem__parameterized0_10\;\design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\;\design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\;\design_1_auto_ds_0_fifo_generator_top__parameterized0\;\design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\;\design_1_auto_ds_0_fifo_generator_v13_2_6__parameterized0\;\design_1_auto_ds_0_fifo_generator_v13_2_6__parameterized0__xdcDup__1\;\design_1_auto_ds_0_fifo_generator_v13_2_6_synth__parameterized0\;\design_1_auto_ds_0_fifo_generator_v13_2_6_synth__parameterized0__xdcDup__1\;\design_1_auto_ds_0_memory__parameterized0\;\design_1_auto_ds_0_memory__parameterized0_9\;\design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\;\design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\;\design_1_auto_ds_0_xpm_cdc_async_rst__3\;\design_1_auto_ds_0_xpm_cdc_async_rst__4\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized1\;\design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized2\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5\;\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6\;\design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\;\design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\;\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\;\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2\;\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\;\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\;\design_1_axi_dma_0_0_dynshreg_f__parameterized0\;\design_1_axi_dma_0_0_dynshreg_f__parameterized1\;\design_1_axi_dma_0_0_dynshreg_f__parameterized2\;\design_1_axi_dma_0_0_dynshreg_f__parameterized3\;\design_1_axi_dma_0_0_dynshreg_f__parameterized4\;\design_1_axi_dma_0_0_srl_fifo_f__parameterized0\;\design_1_axi_dma_0_0_srl_fifo_f__parameterized1\;\design_1_axi_dma_0_0_srl_fifo_f__parameterized2\;\design_1_axi_dma_0_0_srl_fifo_f__parameterized3\;\design_1_axi_dma_0_0_srl_fifo_f__parameterized4\;\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\;\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\;\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\;\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\;\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\;\design_1_axi_dma_0_0_sync_fifo_fg__parameterized0\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized1\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized2\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_4\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized3\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_5\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized6\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_7\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized7\;\design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_8\;\design_1_axi_dma_0_0_xpm_fifo_base__parameterized0\;\design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1\;\design_1_axi_dma_0_0_xpm_memory_base__parameterized0\;\design_1_axi_smc_1_sc_node_v1_0_14_fifo__parameterized0\;\design_1_axi_smc_1_sc_node_v1_0_14_fifo__parameterized1\;\design_1_axi_smc_1_sc_node_v1_0_14_mi_handler__parameterized0\;\design_1_axi_smc_1_sc_node_v1_0_14_mi_handler__parameterized1\;\design_1_axi_smc_1_sc_node_v1_0_14_si_handler__parameterized0\;\design_1_axi_smc_1_sc_node_v1_0_14_si_handler__parameterized1\;\design_1_axi_smc_1_sc_node_v1_0_14_top__parameterized0\;\design_1_axi_smc_1_sc_node_v1_0_14_top__parameterized1\;\design_1_axi_smc_1_sc_util_v1_0_4_axi_reg_stall__parameterized1\;\design_1_axi_smc_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0\;\design_1_axi_smc_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1\;\design_1_axi_smc_1_sc_util_v1_0_4_counter__parameterized0\;\design_1_axi_smc_1_sc_util_v1_0_4_counter__parameterized0_3\;\design_1_axi_smc_1_sc_util_v1_0_4_counter__parameterized0_6\;\design_1_axi_smc_1_sc_util_v1_0_4_pipeline__parameterized5\;\design_1_axi_smc_1_sc_util_v1_0_4_xpm_memory_fifo__parameterized0\;\design_1_axi_smc_1_sc_util_v1_0_4_xpm_memory_fifo__parameterized1\;\design_1_axi_smc_1_xpm_cdc_async_rst__1\;\design_1_axi_smc_1_xpm_cdc_async_rst__2\;\design_1_axi_smc_1_xpm_cdc_async_rst__3\;\design_1_axi_smc_1_xpm_cdc_async_rst__4\;\design_1_axi_smc_1_xpm_cdc_async_rst__5\;\design_1_axi_smc_1_xpm_cdc_async_rst__7\;\design_1_axi_smc_1_xpm_cdc_async_rst__9\;\design_1_axi_smc_1_xpm_memory_base__parameterized0\;\design_1_axi_smc_1_xpm_memory_base__parameterized1\;\design_1_axi_smc_1_xpm_memory_sdpram__parameterized0\;\design_1_axi_smc_1_xpm_memory_sdpram__parameterized1\;\design_1_xbar_0_axi_crossbar_v2_1_26_splitter__parameterized0\;design_1;design_1_audio_pipeline_0_1;design_1_audio_pipeline_0_1_audio_pipeline;design_1_audio_pipeline_0_1_ctrl_bus;design_1_audio_pipeline_0_1_fifo;design_1_audio_pipeline_0_1_i2s_master;design_1_auto_ds_0;design_1_auto_ds_0_axi_data_fifo_v2_1_24_axic_fifo;design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen;design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_a_downsizer;design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_axi_downsizer;design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_b_downsizer;design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_r_downsizer;design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_top;design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_w_downsizer;design_1_auto_ds_0_dmem;design_1_auto_ds_0_fifo_generator_ramfifo;design_1_auto_ds_0_fifo_generator_top;design_1_auto_ds_0_fifo_generator_v13_2_6;design_1_auto_ds_0_fifo_generator_v13_2_6_synth;design_1_auto_ds_0_memory;design_1_auto_ds_0_rd_bin_cntr;design_1_auto_ds_0_rd_bin_cntr_15;design_1_auto_ds_0_rd_bin_cntr_6;design_1_auto_ds_0_rd_fwft;design_1_auto_ds_0_rd_fwft_13;design_1_auto_ds_0_rd_fwft_4;design_1_auto_ds_0_rd_logic;design_1_auto_ds_0_rd_logic_0;design_1_auto_ds_0_rd_logic_7;design_1_auto_ds_0_rd_status_flags_ss;design_1_auto_ds_0_rd_status_flags_ss_14;design_1_auto_ds_0_rd_status_flags_ss_5;design_1_auto_ds_0_reset_blk_ramfifo;design_1_auto_ds_0_wr_bin_cntr;design_1_auto_ds_0_wr_bin_cntr_12;design_1_auto_ds_0_wr_bin_cntr_3;design_1_auto_ds_0_wr_logic;design_1_auto_ds_0_wr_logic_1;design_1_auto_ds_0_wr_logic_8;design_1_auto_ds_0_wr_status_flags_ss;design_1_auto_ds_0_wr_status_flags_ss_11;design_1_auto_ds_0_wr_status_flags_ss_2;design_1_auto_ds_0_xpm_cdc_async_rst;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_axi_dma_0_0;design_1_axi_dma_0_0_axi_datamover;design_1_axi_dma_0_0_axi_datamover_addr_cntl;design_1_axi_dma_0_0_axi_datamover_cmd_status;design_1_axi_dma_0_0_axi_datamover_fifo;design_1_axi_dma_0_0_axi_datamover_ibttcc;design_1_axi_dma_0_0_axi_datamover_indet_btt;design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf;design_1_axi_dma_0_0_axi_datamover_reset;design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap;design_1_axi_dma_0_0_axi_datamover_s2mm_realign;design_1_axi_dma_0_0_axi_datamover_s2mm_scatter;design_1_axi_dma_0_0_axi_datamover_sfifo_autord;design_1_axi_dma_0_0_axi_datamover_skid2mm_buf;design_1_axi_dma_0_0_axi_datamover_skid_buf;design_1_axi_dma_0_0_axi_datamover_slice;design_1_axi_dma_0_0_axi_datamover_wr_status_cntl;design_1_axi_dma_0_0_axi_datamover_wrdata_cntl;design_1_axi_dma_0_0_axi_dma;design_1_axi_dma_0_0_axi_dma_lite_if;design_1_axi_dma_0_0_axi_dma_reg_module;design_1_axi_dma_0_0_axi_dma_register_s2mm;design_1_axi_dma_0_0_axi_dma_reset;design_1_axi_dma_0_0_axi_dma_rst_module;design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if;design_1_axi_dma_0_0_axi_dma_s2mm_mngr;design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr;design_1_axi_dma_0_0_axi_dma_smple_sm;design_1_axi_dma_0_0_cdc_sync;design_1_axi_dma_0_0_cdc_sync_0;design_1_axi_dma_0_0_cntr_incr_decr_addn_f;design_1_axi_dma_0_0_cntr_incr_decr_addn_f_1;design_1_axi_dma_0_0_dynshreg_f;design_1_axi_dma_0_0_srl_fifo_f;design_1_axi_dma_0_0_srl_fifo_rbu_f;design_1_axi_dma_0_0_sync_fifo_fg;design_1_axi_dma_0_0_xpm_fifo_base;design_1_axi_dma_0_0_xpm_fifo_reg_bit;design_1_axi_dma_0_0_xpm_fifo_reg_bit_6;design_1_axi_dma_0_0_xpm_fifo_rst;design_1_axi_dma_0_0_xpm_fifo_rst_9;design_1_axi_dma_0_0_xpm_fifo_sync;design_1_axi_dma_0_0_xpm_memory_base;design_1_axi_smc_1;design_1_axi_smc_1_bd_6f02;design_1_axi_smc_1_bd_6f02_m00e_0;design_1_axi_smc_1_bd_6f02_m00s2a_0;design_1_axi_smc_1_bd_6f02_psr_aclk_0;design_1_axi_smc_1_bd_6f02_s00a2s_0;design_1_axi_smc_1_bd_6f02_s00mmu_0;design_1_axi_smc_1_bd_6f02_s00sic_0;design_1_axi_smc_1_bd_6f02_s00tr_0;design_1_axi_smc_1_bd_6f02_sawn_0;design_1_axi_smc_1_bd_6f02_sbn_0;design_1_axi_smc_1_bd_6f02_swn_0;design_1_axi_smc_1_cdc_sync;design_1_axi_smc_1_clk_map_imp_19uc7hi;design_1_axi_smc_1_lpf;design_1_axi_smc_1_m00_exit_pipeline_imp_pyuqt9;design_1_axi_smc_1_proc_sys_reset;design_1_axi_smc_1_s00_entry_pipeline_imp_1psxoam;design_1_axi_smc_1_s00_nodes_imp_1kc0nqc;design_1_axi_smc_1_sc_axi2sc_v1_0_7_top;design_1_axi_smc_1_sc_exit_v1_0_12_exit;design_1_axi_smc_1_sc_exit_v1_0_12_top;design_1_axi_smc_1_sc_mmu_v1_0_10_top;design_1_axi_smc_1_sc_node_v1_0_14_fi_regulator;design_1_axi_smc_1_sc_node_v1_0_14_fifo;design_1_axi_smc_1_sc_node_v1_0_14_mi_handler;design_1_axi_smc_1_sc_node_v1_0_14_si_handler;design_1_axi_smc_1_sc_node_v1_0_14_top;design_1_axi_smc_1_sc_node_v1_0_14_upsizer;design_1_axi_smc_1_sc_sc2axi_v1_0_7_top;design_1_axi_smc_1_sc_si_converter_v1_0_10_splitter;design_1_axi_smc_1_sc_si_converter_v1_0_10_top;design_1_axi_smc_1_sc_transaction_regulator_v1_0_9_singleorder;design_1_axi_smc_1_sc_transaction_regulator_v1_0_9_top;design_1_axi_smc_1_sc_util_v1_0_4_counter;design_1_axi_smc_1_sc_util_v1_0_4_counter_0;design_1_axi_smc_1_sc_util_v1_0_4_counter_1;design_1_axi_smc_1_sc_util_v1_0_4_counter_2;design_1_axi_smc_1_sc_util_v1_0_4_counter_4;design_1_axi_smc_1_sc_util_v1_0_4_counter_5;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_10;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_11;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_12;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_13;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_7;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_8;design_1_axi_smc_1_sc_util_v1_0_4_srl_rtl_9;design_1_axi_smc_1_sc_util_v1_0_4_xpm_memory_fifo;design_1_axi_smc_1_sequence_psr;design_1_axi_smc_1_upcnt_n;design_1_axi_smc_1_xpm_memory_base;design_1_axi_smc_1_xpm_memory_sdpram;design_1_ps8_0_axi_periph_1;design_1_rst_ps8_0_99m_1;design_1_rst_ps8_0_99m_1_cdc_sync;design_1_rst_ps8_0_99m_1_cdc_sync_0;design_1_rst_ps8_0_99m_1_lpf;design_1_rst_ps8_0_99m_1_proc_sys_reset;design_1_rst_ps8_0_99m_1_sequence_psr;design_1_rst_ps8_0_99m_1_upcnt_n;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_26_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_26_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_26_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_26_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_26_splitter;design_1_xbar_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_zynq_ultra_ps_e_0_0;design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e;s00_couplers_imp_1a7zmw4,,,,,,,,
C:/Users/cse/Desktop/COMP3601/projects/COMP3601_group/COMP3601_group.sim/sim_1/impl/func/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,,,,,,
