
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 000fd08198, g++ 9.3.0 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing ILANG frontend.
Input filename: design.il

2. Printing statistics.

=== systolic_mult_cell ===

   Number of wires:                100
   Number of wire bits:            100
   Number of public wires:          12
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     $and                            4
     $anyseq                        17
     $assert                         7
     $assume                         5
     $dff                           24
     $eq                             4
     $logic_and                      2
     $logic_not                      4
     $logic_or                       1
     $mux                           31
     $ne                             1
     $not                            1
     $or                             1
     $xor                            3
     full_adder                      1

=== full_adder ===

   Number of wires:                 36
   Number of wire bits:             38
   Number of public wires:           6
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $and                            2
     $anyseq                         4
     $assert                         4
     $eq                             7
     $logic_or                       6
     $mux                            8
     $not                            2
     $or                             1
     $xor                            2

=== design hierarchy ===

   systolic_mult_cell                1
     full_adder                      1

   Number of wires:                136
   Number of wire bits:            138
   Number of public wires:          18
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $and                            6
     $anyseq                        21
     $assert                        11
     $assume                         5
     $dff                           24
     $eq                            11
     $logic_and                      2
     $logic_not                      4
     $logic_or                       7
     $mux                           39
     $ne                             1
     $not                            3
     $or                             2
     $xor                            5

3. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module full_adder.
Creating SMT-LIBv2 representation of module systolic_mult_cell.

End of script. Logfile hash: 04172dc8a5, CPU: user 0.02s system 0.00s, MEM: 13.26 MB peak
Yosys 0.9+2406 (git sha1 000fd08198, g++ 9.3.0 -fPIC -Os)
Time spent: 50% 2x write_smt2 (0 sec), 46% 2x read_ilang (0 sec), ...
