<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p397" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_397{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_397{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_397{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_397{left:125px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.62px;}
#t5_397{left:712px;bottom:1027px;letter-spacing:0.25px;}
#t6_397{left:69px;bottom:954px;letter-spacing:0.16px;}
#t7_397{left:150px;bottom:954px;letter-spacing:0.23px;}
#t8_397{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t9_397{left:551px;bottom:937px;}
#ta_397{left:566px;bottom:930px;letter-spacing:-0.19px;word-spacing:-0.88px;}
#tb_397{left:69px;bottom:914px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tc_397{left:69px;bottom:891px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_397{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_397{left:69px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tf_397{left:69px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_397{left:69px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_397{left:69px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_397{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tj_397{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_397{left:69px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tl_397{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_397{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_397{left:69px;bottom:700px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#to_397{left:69px;bottom:683px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_397{left:69px;bottom:615px;letter-spacing:0.16px;}
#tq_397{left:150px;bottom:615px;letter-spacing:0.21px;}
#tr_397{left:69px;bottom:591px;letter-spacing:-0.13px;}
#ts_397{left:101px;bottom:598px;}
#tt_397{left:116px;bottom:591px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tu_397{left:442px;bottom:598px;}
#tv_397{left:457px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_397{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_397{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#ty_397{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_397{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_397{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t11_397{left:69px;bottom:484px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#t12_397{left:69px;bottom:467px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t13_397{left:69px;bottom:444px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_397{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_397{left:69px;bottom:411px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t16_397{left:388px;bottom:411px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t17_397{left:502px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_397{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_397{left:69px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t1a_397{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_397{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_397{left:69px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_397{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1e_397{left:603px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1f_397{left:750px;bottom:296px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t1g_397{left:69px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t1h_397{left:69px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1i_397{left:69px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_397{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_397{left:69px;bottom:197px;}
#t1l_397{left:95px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1m_397{left:95px;bottom:183px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1n_397{left:69px;bottom:157px;}
#t1o_397{left:95px;bottom:160px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1p_397{left:95px;bottom:144px;letter-spacing:-0.13px;}

.s1_397{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_397{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_397{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_397{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_397{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_397{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_397{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts397" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg397Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg397" style="-webkit-user-select: none;"><object width="935" height="1210" data="397/397.svg" type="image/svg+xml" id="pdf397" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_397" class="t s1_397">Vol. 1 </span><span id="t2_397" class="t s1_397">16-1 </span>
<span id="t3_397" class="t s2_397">CHAPTER 16 </span>
<span id="t4_397" class="t s2_397">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION </span>
<span id="t5_397" class="t s2_397">EXTENSIONS </span>
<span id="t6_397" class="t s3_397">16.1 </span><span id="t7_397" class="t s3_397">OVERVIEW </span>
<span id="t8_397" class="t s4_397">This chapter describes the software programming interface to the Intel </span>
<span id="t9_397" class="t s5_397">® </span>
<span id="ta_397" class="t s4_397">Transactional Synchronization Extensions </span>
<span id="tb_397" class="t s4_397">of the Intel 64 architecture. </span>
<span id="tc_397" class="t s4_397">Multi-threaded applications take advantage of increasing number of cores to achieve high performance. However, </span>
<span id="td_397" class="t s4_397">writing multi-threaded applications requires programmers to reason about data sharing among multiple threads. </span>
<span id="te_397" class="t s4_397">Access to shared data typically requires synchronization mechanisms. These mechanisms ensure multiple threads </span>
<span id="tf_397" class="t s4_397">update shared data by serializing operations on the shared data, often through the use of a critical section </span>
<span id="tg_397" class="t s4_397">protected by a lock. Since serialization limits concurrency, programmers try to limit synchronization overheads. </span>
<span id="th_397" class="t s4_397">They do this either through minimizing the use of synchronization or through the use of fine-grain locks; where </span>
<span id="ti_397" class="t s4_397">multiple locks each protect different shared data. Unfortunately, this process is difficult and error prone; a missed </span>
<span id="tj_397" class="t s4_397">or incorrect synchronization can cause an application to fail. Conservatively adding synchronization and using </span>
<span id="tk_397" class="t s4_397">coarser granularity locks, where a few locks each protect many items of shared data, helps avoid correctness prob- </span>
<span id="tl_397" class="t s4_397">lems but limits performance due to excessive serialization. While programmers must use static information to </span>
<span id="tm_397" class="t s4_397">determine when to serialize, the determination as to whether actually to serialize is best done dynamically. </span>
<span id="tn_397" class="t s4_397">Intel® Transactional Synchronization Extensions aim to improve the performance of lock-protected critical sections </span>
<span id="to_397" class="t s4_397">while maintaining the lock-based programming model. </span>
<span id="tp_397" class="t s3_397">16.2 </span><span id="tq_397" class="t s3_397">INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="tr_397" class="t s4_397">Intel </span>
<span id="ts_397" class="t s5_397">® </span>
<span id="tt_397" class="t s4_397">Transactional Synchronization Extensions (Intel </span>
<span id="tu_397" class="t s5_397">® </span>
<span id="tv_397" class="t s4_397">TSX) allow the processor to determine dynamically </span>
<span id="tw_397" class="t s4_397">whether threads need to serialize through lock-protected critical sections, and to perform serialization only when </span>
<span id="tx_397" class="t s4_397">required. This lets the hardware expose and exploit concurrency hidden in an application due to dynamically unnec- </span>
<span id="ty_397" class="t s4_397">essary synchronization through a technique known as lock elision. </span>
<span id="tz_397" class="t s4_397">With lock elision, the hardware executes the programmer-specified critical sections (also referred to as transac- </span>
<span id="t10_397" class="t s4_397">tional regions) transactionally. In such an execution, the lock variable is only read within the transactional region; </span>
<span id="t11_397" class="t s4_397">it is not written to (and therefore not acquired) with the expectation that the lock variable remains unchanged after </span>
<span id="t12_397" class="t s4_397">the transactional region, thus exposing concurrency. </span>
<span id="t13_397" class="t s4_397">If the transactional execution completes successfully, then the hardware ensures that all memory operations </span>
<span id="t14_397" class="t s4_397">performed within the transactional region will appear to have occurred instantaneously when viewed from other </span>
<span id="t15_397" class="t s4_397">logical processors, a process referred to as an </span><span id="t16_397" class="t s6_397">atomic commit</span><span id="t17_397" class="t s4_397">. Any updates performed within the transactional </span>
<span id="t18_397" class="t s4_397">region are made visible to other processors only on an atomic commit. </span>
<span id="t19_397" class="t s4_397">Since a successful transactional execution ensures an atomic commit, the processor can execute the programmer- </span>
<span id="t1a_397" class="t s4_397">specified code section optimistically without synchronization. If synchronization was unnecessary for that specific </span>
<span id="t1b_397" class="t s4_397">execution, execution can commit without any cross-thread serialization. </span>
<span id="t1c_397" class="t s4_397">If the transactional execution is unsuccessful, the processor cannot commit the updates atomically. When this </span>
<span id="t1d_397" class="t s4_397">happens, the processor will roll back the execution, a process referred to as a </span><span id="t1e_397" class="t s6_397">transactional abort</span><span id="t1f_397" class="t s4_397">. On a transac- </span>
<span id="t1g_397" class="t s4_397">tional abort, the processor will discard all updates performed in the region, restore architectural state to appear as </span>
<span id="t1h_397" class="t s4_397">if the optimistic execution never occurred, and resume execution non-transactionally. Depending on the policy in </span>
<span id="t1i_397" class="t s4_397">place, lock elision may be retried or the lock may be explicitly acquired to ensure forward progress. </span>
<span id="t1j_397" class="t s4_397">Intel TSX provides two software interfaces for programmers. </span>
<span id="t1k_397" class="t s7_397">• </span><span id="t1l_397" class="t s4_397">Hardware Lock Elision (HLE) is a legacy compatible instruction set extension comprising the XACQUIRE and </span>
<span id="t1m_397" class="t s4_397">XRELEASE prefixes. </span>
<span id="t1n_397" class="t s7_397">• </span><span id="t1o_397" class="t s4_397">Restricted Transactional Memory (RTM) is an instruction set interface comprising the XBEGIN and XEND </span>
<span id="t1p_397" class="t s4_397">instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
