===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4626 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3133 ( 17.0%)    0.3133 ( 21.4%)  FIR Parser
    1.2235 ( 66.4%)    0.8431 ( 57.6%)  'firrtl.circuit' Pipeline
    0.1635 (  8.9%)    0.0893 (  6.1%)    'firrtl.module' Pipeline
    0.1443 (  7.8%)    0.0783 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0191 (  1.0%)    0.0110 (  0.7%)      LowerCHIRRTL
    0.0152 (  0.8%)    0.0152 (  1.0%)    InferWidths
    0.0811 (  4.4%)    0.0811 (  5.5%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0030 (  0.2%)    0.0030 (  0.2%)    PrefixModules
    0.0798 (  4.3%)    0.0798 (  5.5%)    LowerFIRRTLTypes
    0.6893 ( 37.4%)    0.3830 ( 26.2%)    'firrtl.module' Pipeline
    0.1033 (  5.6%)    0.0601 (  4.1%)      ExpandWhens
    0.5860 ( 31.8%)    0.3228 ( 22.1%)      Canonicalizer
    0.0253 (  1.4%)    0.0253 (  1.7%)    Inliner
    0.0314 (  1.7%)    0.0314 (  2.1%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1237 (  6.7%)    0.1237 (  8.5%)    'firrtl.module' Pipeline
    0.1237 (  6.7%)    0.1237 (  8.5%)      Canonicalizer
    0.0110 (  0.6%)    0.0110 (  0.7%)    CreateSiFiveMetadata
    0.0935 (  5.1%)    0.0935 (  6.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1265 (  6.9%)    0.1265 (  8.6%)  'hw.module' Pipeline
    0.0015 (  0.1%)    0.0015 (  0.1%)    HWCleanup
    0.0322 (  1.7%)    0.0322 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0729 (  4.0%)    0.0729 (  5.0%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0187 (  1.0%)    0.0187 (  1.3%)    PrettifyVerilog
    0.0851 (  4.6%)    0.0851 (  5.8%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.8430 (100.0%)    1.4626 (100.0%)  Total

{
  totalTime: 1.475,
  maxMemory: 68734976
}
