{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606188394249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606188394250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 22:26:34 2020 " "Processing started: Mon Nov 23 22:26:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606188394250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606188394250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlALU -c ControlALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlALU -c ControlALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606188394250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606188394862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlALU-ControlALU " "Found design unit 1: ControlALU-ControlALU" {  } { { "ControlALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ControlALU.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606188395525 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlALU " "Found entity 1: ControlALU" {  } { { "ControlALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ControlALU.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606188395525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606188395525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlALU " "Elaborating entity \"ControlALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606188395580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRA_S ControlALU.vhd(128) " "Verilog HDL or VHDL warning at ControlALU.vhd(128): object \"SRA_S\" assigned a value but never read" {  } { { "ControlALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ControlALU.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606188395583 "|ControlALU"}
{ "Warning" "WSGN_SEARCH_FILE" "selecctoropera.vhd 2 1 " "Using design file selecctoropera.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelecctorOpera-SelecctorOpera " "Found design unit 1: SelecctorOpera-SelecctorOpera" {  } { { "selecctoropera.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selecctoropera.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606188395628 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelecctorOpera " "Found entity 1: SelecctorOpera" {  } { { "selecctoropera.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selecctoropera.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606188395628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606188395628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelecctorOpera SelecctorOpera:B_SeleccionOpera " "Elaborating entity \"SelecctorOpera\" for hierarchy \"SelecctorOpera:B_SeleccionOpera\"" {  } { { "ControlALU.vhd" "B_SeleccionOpera" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ControlALU.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606188395629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countermulti.vhd 2 1 " "Using design file countermulti.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMulti-CounterMulti " "Found design unit 1: CounterMulti-CounterMulti" {  } { { "countermulti.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/countermulti.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606188395665 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMulti " "Found entity 1: CounterMulti" {  } { { "countermulti.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/countermulti.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606188395665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606188395665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMulti CounterMulti:B_Counter " "Elaborating entity \"CounterMulti\" for hierarchy \"CounterMulti:B_Counter\"" {  } { { "ControlALU.vhd" "B_Counter" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ControlALU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606188395667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ControlALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ControlALU.vhd" 199 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606188397454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606188397454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606188397626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606188397845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606188397845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606188397881 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606188397881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606188397881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606188397881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606188397898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 22:26:37 2020 " "Processing ended: Mon Nov 23 22:26:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606188397898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606188397898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606188397898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606188397898 ""}
