<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_2E423612-88A0-493B-9DC1-07E902A59547"><title>VCCPRIM_VNNAON (T4 PCB)</title><body><section id="SECTION_4D1763FD-C9DB-4BA6-9E11-86C16C3CB846" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_4D1763FD-C9DB-4BA6-9E11-86C16C3CB846_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_4D1763FD-C9DB-4BA6-9E11-86C16C3CB846_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Design at least two solid and wide power planes as continuous current path from VR output all the way to BGAs.  Advise to use 30um copper thickness layer for these two main routing layers.  Ensure solid ground reference plane in nearby layers.  Connect BGA pins when possible</p></entry><entry><p>VCCPRIM_VNNAON_1, VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>2</p></entry><entry><p>The VCCPRIM_VNNAON_FLTR rail require very clean supply, isolated from VCCPRIM_VNNAON in package and advise merge back to VCCPRIM_VNNAON only on board secondary side through an LC filter. VCCPRIM_VNNAON has two power pins CM16 and CM18.</p></entry><entry><p>VCCPRIM_VNNAON_3</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_VNNAON VRM uses differential sensing BP14 (SENSE_VCCPRIM_VNNAON) and BP12(SENSE_VSS_VCCPRIM_VNNAON).</p><p /></entry><entry><p /></entry></row><row><entry><p>4</p></entry><entry><p>Maximum Rpath from VRM output inductor location to VCCPRIM_VNNAON BGA groups is 3.5mOhm.</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_1_3"><title>VCCPRIM_VNNAON_1</title><image href="FIG_vccprim_vnnaon_1_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_1_3_png" /></fig><fig id="FIG_vccprim_vnnaon_2_3"><title>VCCPRIM_VNNAON_2</title><image href="FIG_vccprim_vnnaon_2_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_2_3_png" /></fig><fig id="FIG_vccprim_vnnaon_3_3"><title>VCCPRIM_VNNAON_3</title><image href="FIG_vccprim_vnnaon_3_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_3_3_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_4D1763FD-C9DB-4BA6-9E11-86C16C3CB846_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</p></entry></row><row><entry><p>Heighten capacitor effectiveness by placing them from VRM output to package in the following order : 0402 → 0603 → 0805 → Bulk</p></entry></row><row><entry><p>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</p></entry></row><row><entry><p>When placing capacitors, align their pads to the current path flowing from VR to package</p></entry></row><row><entry><p>Customers can choose capacitors of any form factor provided the caps meet the recommended parasitic capacitance. </p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_2E423612-88A0-493B-9DC1-07E902A59547_4D1763FD-C9DB-4BA6-9E11-86C16C3CB846_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary Side</p></entry><entry><p>7343</p></entry><entry><p>330uF</p></entry><entry><p>1</p></entry><entry><p>Place near VRM. ESR = 4.5 mΩ</p></entry><entry><p>VCCPRIM_VNNAON_4</p></entry></row><row><entry><p>Primary/Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>12</p></entry><entry><p>Place near VRM</p></entry><entry><p>VCCPRIM_VNNAON_4, VCCPRIM_VNNAON_5</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>47uF</p></entry><entry><p>3</p></entry><entry><p>Place 3 x 0603 47uF caps under VCCPRIM_VNNAON BGA region. One of the cap place need to place in processor die area.</p></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>5</p></entry><entry><p>Place 5 x 0603 22uF with distance &lt;10mm from Package edge.</p><p /></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0402</p></entry><entry><p>10uF</p></entry><entry><p>4</p></entry><entry><p>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGA region.</p></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>1</p></entry><entry><p>Capacitor of LC filter</p></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0402/0603</p></entry><entry><p>1 uH_120mΩ DCR</p></entry><entry><p>1</p></entry><entry><p>Inductor of LC filter. Electrical requirement of the inductor: rated current &gt; 200mA, DCR &lt; 0.12Ω</p></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_4_3"><title>VCCPRIM_VNNAON_4</title><image href="FIG_vccprim_vnnaon_4_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_4_3_png" /></fig><fig id="FIG_vccprim_vnnaon_5_3"><title>VCCPRIM_VNNAON_5</title><image href="FIG_vccprim_vnnaon_5_3.png" scalefit="yes" id="IMG_vccprim_vnnaon_5_3_png" /></fig></section></body></topic>