INTEL_GEN,FUNC_0
INTEL_OUTPUT_HDMI,VAR_0
IS_CANNONLAKE,FUNC_1
IS_GEN9_BC,FUNC_2
IS_GEN9_LP,FUNC_3
bxt_ddi_vswing_sequence,FUNC_4
cnl_ddi_vswing_sequence,FUNC_5
enc_to_dig_port,FUNC_6
icl_ddi_vswing_sequence,FUNC_7
icl_disable_phy_clock_gating,FUNC_8
icl_enable_phy_clock_gating,FUNC_9
icl_program_mg_dp_mode,FUNC_10
intel_ddi_clk_select,FUNC_11
intel_ddi_enable_pipe_clock,FUNC_12
intel_ddi_hdmi_level,FUNC_13
intel_display_power_get,FUNC_14
intel_dp_dual_mode_set_tmds_output,FUNC_15
intel_prepare_hdmi_ddi_buffers,FUNC_16
skl_ddi_set_iboost,FUNC_17
stub1,FUNC_18
to_i915,FUNC_19
intel_ddi_pre_enable_hdmi,FUNC_20
encoder,VAR_1
crtc_state,VAR_2
conn_state,VAR_3
intel_dig_port,VAR_4
intel_hdmi,VAR_5
dev_priv,VAR_6
port,VAR_7
level,VAR_8
dig_port,VAR_9
