[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Butterfly|Butterfly>io_out1_im",
    "sources":[
      "~Butterfly|Butterfly>io_in1_im",
      "~Butterfly|Butterfly>io_in2_im"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Butterfly|Butterfly>io_out2_re",
    "sources":[
      "~Butterfly|Butterfly>io_wn_re",
      "~Butterfly|Butterfly>io_wn_im",
      "~Butterfly|Butterfly>io_in1_re",
      "~Butterfly|Butterfly>io_in2_re",
      "~Butterfly|Butterfly>io_in1_im",
      "~Butterfly|Butterfly>io_in2_im"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Butterfly|Butterfly>io_out1_re",
    "sources":[
      "~Butterfly|Butterfly>io_in1_re",
      "~Butterfly|Butterfly>io_in2_re"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Butterfly|Butterfly>io_out2_im",
    "sources":[
      "~Butterfly|Butterfly>io_wn_im",
      "~Butterfly|Butterfly>io_wn_re",
      "~Butterfly|Butterfly>io_in1_re",
      "~Butterfly|Butterfly>io_in2_re",
      "~Butterfly|Butterfly>io_in1_im",
      "~Butterfly|Butterfly>io_in2_im"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"Verilog"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Butterfly"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  }
]