# MIPS-Processor-CompArch-Assignment

Computer Architecture (CS F342) Assignment. 

A 5-stage pipelined processor has been implemented in Verilog and tested in Vivado. Implementation has been done for the following instructions:
    
```
    LW R1, R11, #12
    RSR R3, R8, R2
    LSR R2, R1, R3
    J L1
    RSR R6, R6, R6
L1: RSR R4, R3, R5
```
