<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\LCD_display_Counter\impl\gwsynthesis\LCD_display_Counter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\LCD_display_Counter\src\LCD_display_Counter.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 23 23:59:34 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>354</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>225</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>25.000(MHz)</td>
<td>80.092(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.514</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/lcd_instruction_reg_2_s1/CE</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>12.442</td>
</tr>
<tr>
<td>2</td>
<td>27.516</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1/CE</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>12.441</td>
</tr>
<tr>
<td>3</td>
<td>27.748</td>
<td>user_logic_system_inst/count_reg_0_s0/Q</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.852</td>
</tr>
<tr>
<td>4</td>
<td>27.909</td>
<td>user_logic_system_inst/count_reg_2_s0/Q</td>
<td>lcd_controller_inst/lcd_instruction_reg_5_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.691</td>
</tr>
<tr>
<td>5</td>
<td>28.001</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/lcd_instruction_reg_3_s1/CE</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.956</td>
</tr>
<tr>
<td>6</td>
<td>28.051</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.549</td>
</tr>
<tr>
<td>7</td>
<td>28.094</td>
<td>bcd_counter_inst/bcd_hundreds_reg_0_s0/Q</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.506</td>
</tr>
<tr>
<td>8</td>
<td>28.105</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.495</td>
</tr>
<tr>
<td>9</td>
<td>28.128</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_8_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.472</td>
</tr>
<tr>
<td>10</td>
<td>28.181</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_9_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.419</td>
</tr>
<tr>
<td>11</td>
<td>28.181</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.419</td>
</tr>
<tr>
<td>12</td>
<td>28.181</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_12_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.419</td>
</tr>
<tr>
<td>13</td>
<td>28.262</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_7_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.338</td>
</tr>
<tr>
<td>14</td>
<td>28.297</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.303</td>
</tr>
<tr>
<td>15</td>
<td>28.297</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_4_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.303</td>
</tr>
<tr>
<td>16</td>
<td>28.347</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_17_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.253</td>
</tr>
<tr>
<td>17</td>
<td>28.347</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_18_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.253</td>
</tr>
<tr>
<td>18</td>
<td>28.347</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_19_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.253</td>
</tr>
<tr>
<td>19</td>
<td>28.347</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_20_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.253</td>
</tr>
<tr>
<td>20</td>
<td>28.428</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_21_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.172</td>
</tr>
<tr>
<td>21</td>
<td>28.511</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.089</td>
</tr>
<tr>
<td>22</td>
<td>28.589</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_14_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.011</td>
</tr>
<tr>
<td>23</td>
<td>28.589</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_15_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.011</td>
</tr>
<tr>
<td>24</td>
<td>28.643</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_22_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.957</td>
</tr>
<tr>
<td>25</td>
<td>28.663</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_10_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.937</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>enable_1hz_inst/curr_state_2_s0/Q</td>
<td>enable_1hz_inst/curr_state_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>lcd_controller_inst/ptr_reg_1_s1/Q</td>
<td>lcd_controller_inst/ptr_reg_1_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>enable_1hz_inst/curr_state_21_s0/Q</td>
<td>enable_1hz_inst/curr_state_21_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>lcd_controller_inst/clk_count_reg_4_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_4_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0/Q</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0/Q</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0/Q</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>enable_1hz_inst/curr_state_9_s0/Q</td>
<td>enable_1hz_inst/curr_state_9_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>enable_1hz_inst/curr_state_18_s0/Q</td>
<td>enable_1hz_inst/curr_state_18_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>lcd_controller_inst/clk_count_reg_2_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>lcd_controller_inst/clk_count_reg_16_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_16_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>lcd_controller_inst/ptr_reg_2_s0/Q</td>
<td>lcd_controller_inst/ptr_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.714</td>
<td>user_logic_system_inst/count_reg_0_s0/Q</td>
<td>user_logic_system_inst/count_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>lcd_controller_inst/clk_count_reg_21_s0/Q</td>
<td>lcd_controller_inst/clk_count_reg_21_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>15</td>
<td>0.893</td>
<td>enable_1hz_inst/curr_state_1_s0/Q</td>
<td>enable_1hz_inst/curr_state_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>16</td>
<td>0.894</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0/Q</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>17</td>
<td>0.894</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0/Q</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>18</td>
<td>0.895</td>
<td>lcd_controller_inst/ptr_reg_0_s1/Q</td>
<td>lcd_controller_inst/ptr_reg_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>19</td>
<td>0.895</td>
<td>enable_1hz_inst/curr_state_4_s0/Q</td>
<td>enable_1hz_inst/curr_state_4_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>20</td>
<td>0.943</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1/Q</td>
<td>lcd_controller_inst/LCD_state_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>21</td>
<td>0.944</td>
<td>lcd_controller_inst/LCD_state_reg_1_s0/Q</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>22</td>
<td>0.946</td>
<td>bcd_counter_inst/bcd_hundreds_reg_0_s0/Q</td>
<td>bcd_counter_inst/bcd_hundreds_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>23</td>
<td>0.950</td>
<td>bcd_counter_inst/bcd_units_reg_0_s0/Q</td>
<td>bcd_counter_inst/bcd_units_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>24</td>
<td>0.953</td>
<td>lcd_controller_inst/ptr_reg_2_s0/Q</td>
<td>lcd_controller_inst/ptr_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>25</td>
<td>0.953</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0/Q</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>enable_1hz_inst/curr_state_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>enable_1hz_inst/curr_state_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>enable_1hz_inst/curr_state_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>enable_1hz_inst/curr_state_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller_inst/clk_count_reg_16_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller_inst/clk_count_reg_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller_inst/clk_count_reg_18_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller_inst/clk_count_reg_19_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/lcd_instruction_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s5/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s5/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s10/I1</td>
</tr>
<tr>
<td>7.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s10/F</td>
</tr>
<tr>
<td>9.293</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_9_s4/I2</td>
</tr>
<tr>
<td>10.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_9_s4/F</td>
</tr>
<tr>
<td>10.826</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_2_s9/I2</td>
</tr>
<tr>
<td>11.852</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_2_s9/F</td>
</tr>
<tr>
<td>13.884</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/lcd_instruction_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_2_s1/CLK</td>
</tr>
<tr>
<td>41.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.524, 36.360%; route: 7.460, 59.956%; tC2Q: 0.458, 3.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s5/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s5/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s10/I1</td>
</tr>
<tr>
<td>7.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s10/F</td>
</tr>
<tr>
<td>9.293</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_9_s4/I2</td>
</tr>
<tr>
<td>10.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_9_s4/F</td>
</tr>
<tr>
<td>10.826</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s3/I2</td>
</tr>
<tr>
<td>11.852</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_0_s3/F</td>
</tr>
<tr>
<td>13.883</td>
<td>2.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/lcd_instruction_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1/CLK</td>
</tr>
<tr>
<td>41.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.524, 36.364%; route: 7.458, 59.951%; tC2Q: 0.458, 3.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>user_logic_system_inst/count_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>user_logic_system_inst/count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">user_logic_system_inst/count_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.401</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s12/I3</td>
</tr>
<tr>
<td>4.462</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_1_s12/F</td>
</tr>
<tr>
<td>4.881</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s13/I0</td>
</tr>
<tr>
<td>5.907</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_1_s13/F</td>
</tr>
<tr>
<td>6.326</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s7/I2</td>
</tr>
<tr>
<td>7.425</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_1_s7/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s4/I2</td>
</tr>
<tr>
<td>8.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_1_s4/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>lcd_controller_inst/lcd_instruction_next_1_s12/I2</td>
</tr>
<tr>
<td>10.228</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_next_1_s12/F</td>
</tr>
<tr>
<td>13.294</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/lcd_instruction_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s1/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.844, 40.871%; route: 6.550, 55.262%; tC2Q: 0.458, 3.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>user_logic_system_inst/count_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/lcd_instruction_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>user_logic_system_inst/count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">user_logic_system_inst/count_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.747</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>user_logic_system_inst/count_next_4_s1/I2</td>
</tr>
<tr>
<td>3.846</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">user_logic_system_inst/count_next_4_s1/F</td>
</tr>
<tr>
<td>4.655</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>user_logic_system_inst/count_next_5_s2/I1</td>
</tr>
<tr>
<td>5.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">user_logic_system_inst/count_next_5_s2/F</td>
</tr>
<tr>
<td>5.704</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>user_logic_system_inst/rs_Z_s/I1</td>
</tr>
<tr>
<td>6.330</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">user_logic_system_inst/rs_Z_s/F</td>
</tr>
<tr>
<td>7.652</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_5_s4/I3</td>
</tr>
<tr>
<td>8.751</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_5_s4/F</td>
</tr>
<tr>
<td>9.559</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>lcd_controller_inst/lcd_instruction_next_5_s12/I0</td>
</tr>
<tr>
<td>10.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_next_5_s12/F</td>
</tr>
<tr>
<td>13.133</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/lcd_instruction_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_5_s1/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 40.013%; route: 6.555, 56.067%; tC2Q: 0.458, 3.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/lcd_instruction_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s5/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s5/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s10/I1</td>
</tr>
<tr>
<td>7.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s10/F</td>
</tr>
<tr>
<td>9.293</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_9_s4/I2</td>
</tr>
<tr>
<td>10.319</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_9_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_3_s3/I2</td>
</tr>
<tr>
<td>11.365</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_3_s3/F</td>
</tr>
<tr>
<td>13.398</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/lcd_instruction_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_3_s1/CLK</td>
</tr>
<tr>
<td>41.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.117, 34.435%; route: 7.381, 61.732%; tC2Q: 0.458, 3.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.892</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_controller_inst/clk_count_next_3_s6/I1</td>
</tr>
<tr>
<td>12.991</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_3_s6/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 42.204%; route: 6.216, 53.827%; tC2Q: 0.458, 3.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_hundreds_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.376</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s9/I0</td>
</tr>
<tr>
<td>4.408</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_0_s9/F</td>
</tr>
<tr>
<td>5.212</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s6/I0</td>
</tr>
<tr>
<td>6.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_0_s6/F</td>
</tr>
<tr>
<td>6.040</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s4/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_reg_0_s4/F</td>
</tr>
<tr>
<td>8.850</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>lcd_controller_inst/lcd_instruction_next_0_s12/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/lcd_instruction_next_0_s12/F</td>
</tr>
<tr>
<td>12.948</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/lcd_instruction_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>lcd_controller_inst/lcd_instruction_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 34.052%; route: 7.130, 61.964%; tC2Q: 0.458, 3.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.905</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_next_2_s6/I1</td>
</tr>
<tr>
<td>12.937</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_2_s6/F</td>
</tr>
<tr>
<td>12.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 41.817%; route: 6.230, 54.196%; tC2Q: 0.458, 3.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>12.092</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>lcd_controller_inst/clk_count_next_8_s6/I1</td>
</tr>
<tr>
<td>12.914</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_8_s6/F</td>
</tr>
<tr>
<td>12.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_8_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.597, 40.070%; route: 6.417, 55.935%; tC2Q: 0.458, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>lcd_controller_inst/clk_count_next_9_s6/I1</td>
</tr>
<tr>
<td>12.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_9_s6/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_9_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 42.685%; route: 6.086, 53.301%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_next_11_s6/I1</td>
</tr>
<tr>
<td>12.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_11_s6/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 42.685%; route: 6.086, 53.301%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>lcd_controller_inst/clk_count_next_12_s6/I1</td>
</tr>
<tr>
<td>12.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_12_s6/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>lcd_controller_inst/clk_count_reg_12_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>lcd_controller_inst/clk_count_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 42.685%; route: 6.086, 53.301%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.748</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller_inst/clk_count_next_7_s6/I1</td>
</tr>
<tr>
<td>12.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_7_s6/F</td>
</tr>
<tr>
<td>12.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller_inst/clk_count_reg_7_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller_inst/clk_count_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 42.397%; route: 6.073, 53.560%; tC2Q: 0.458, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.923</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>lcd_controller_inst/clk_count_next_0_s6/I1</td>
</tr>
<tr>
<td>12.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_0_s6/F</td>
</tr>
<tr>
<td>12.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.597, 40.669%; route: 6.248, 55.276%; tC2Q: 0.458, 4.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.923</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_next_4_s6/I1</td>
</tr>
<tr>
<td>12.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_4_s6/F</td>
</tr>
<tr>
<td>12.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_4_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.597, 40.669%; route: 6.248, 55.276%; tC2Q: 0.458, 4.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.595</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>lcd_controller_inst/clk_count_next_17_s6/I1</td>
</tr>
<tr>
<td>12.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_17_s6/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_17_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 43.315%; route: 5.920, 52.612%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.595</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>lcd_controller_inst/clk_count_next_18_s6/I1</td>
</tr>
<tr>
<td>12.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_18_s6/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>lcd_controller_inst/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>lcd_controller_inst/clk_count_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 43.315%; route: 5.920, 52.612%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.595</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>lcd_controller_inst/clk_count_next_19_s6/I1</td>
</tr>
<tr>
<td>12.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_19_s6/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_19_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 43.315%; route: 5.920, 52.612%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.595</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>lcd_controller_inst/clk_count_next_20_s6/I1</td>
</tr>
<tr>
<td>12.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_20_s6/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_20_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 43.315%; route: 5.920, 52.612%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.582</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_next_21_s6/I1</td>
</tr>
<tr>
<td>12.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_21_s6/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 43.028%; route: 5.907, 52.870%; tC2Q: 0.458, 4.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.905</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>lcd_controller_inst/clk_count_next_1_s6/I1</td>
</tr>
<tr>
<td>12.531</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_1_s6/F</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>lcd_controller_inst/clk_count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>lcd_controller_inst/clk_count_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 39.687%; route: 6.230, 56.180%; tC2Q: 0.458, 4.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.421</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>lcd_controller_inst/clk_count_next_14_s6/I1</td>
</tr>
<tr>
<td>12.453</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_14_s6/F</td>
</tr>
<tr>
<td>12.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 43.657%; route: 5.745, 52.180%; tC2Q: 0.458, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.421</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>lcd_controller_inst/clk_count_next_15_s6/I1</td>
</tr>
<tr>
<td>12.453</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_15_s6/F</td>
</tr>
<tr>
<td>12.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_15_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 43.657%; route: 5.745, 52.180%; tC2Q: 0.458, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.577</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_controller_inst/clk_count_next_22_s6/I1</td>
</tr>
<tr>
<td>12.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_22_s6/F</td>
</tr>
<tr>
<td>12.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_22_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.597, 41.954%; route: 5.902, 53.863%; tC2Q: 0.458, 4.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>lcd_controller_inst/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>lcd_controller_inst/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s6/I3</td>
</tr>
<tr>
<td>5.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s6/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s4/I2</td>
</tr>
<tr>
<td>8.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_reg_0_s4/F</td>
</tr>
<tr>
<td>9.465</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller_inst/clk_count_next_31_s8/I0</td>
</tr>
<tr>
<td>10.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_31_s8/F</td>
</tr>
<tr>
<td>11.752</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>lcd_controller_inst/clk_count_next_10_s6/I1</td>
</tr>
<tr>
<td>12.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_10_s6/F</td>
</tr>
<tr>
<td>12.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_10_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>lcd_controller_inst/clk_count_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 40.241%; route: 6.077, 55.568%; tC2Q: 0.458, 4.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>enable_1hz_inst/next_state_2_s1/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_2_s1/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/ptr_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/ptr_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>lcd_controller_inst/ptr_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>lcd_controller_inst/n200_s2/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/n200_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>lcd_controller_inst/ptr_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>lcd_controller_inst/ptr_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>enable_1hz_inst/curr_state_21_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_21_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>enable_1hz_inst/next_state_21_s1/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_21_s1/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>enable_1hz_inst/curr_state_21_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>enable_1hz_inst/curr_state_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_4_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_next_4_s6/I3</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_4_s6/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>bcd_counter_inst/n50_s1/I3</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n50_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_units_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>bcd_counter_inst/n64_s1/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n64_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_units_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>bcd_counter_inst/bcd_units_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_units_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>bcd_counter_inst/n62_s1/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n62_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_units_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>bcd_counter_inst/bcd_units_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>enable_1hz_inst/curr_state_9_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_9_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>enable_1hz_inst/next_state_9_s1/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_9_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>enable_1hz_inst/curr_state_9_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>enable_1hz_inst/curr_state_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>enable_1hz_inst/curr_state_18_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_18_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>enable_1hz_inst/next_state_18_s1/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_18_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>enable_1hz_inst/curr_state_18_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>enable_1hz_inst/curr_state_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_next_2_s6/I3</td>
</tr>
<tr>
<td>1.725</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_2_s6/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_16_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_16_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>lcd_controller_inst/clk_count_next_16_s6/I2</td>
</tr>
<tr>
<td>1.725</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_16_s6/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_16_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>lcd_controller_inst/clk_count_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>lcd_controller_inst/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>lcd_controller_inst/n199_s0/I2</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/n199_s0/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>lcd_controller_inst/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>lcd_controller_inst/ptr_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>user_logic_system_inst/count_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>user_logic_system_inst/count_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>user_logic_system_inst/count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">user_logic_system_inst/count_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>user_logic_system_inst/count_next_0_s3/I3</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">user_logic_system_inst/count_next_0_s3/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">user_logic_system_inst/count_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>user_logic_system_inst/count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>user_logic_system_inst/count_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_21_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_next_21_s6/I2</td>
</tr>
<tr>
<td>1.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/clk_count_next_21_s6/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/clk_count_reg_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>lcd_controller_inst/clk_count_reg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>enable_1hz_inst/next_state_1_s1/I2</td>
</tr>
<tr>
<td>1.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s1/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_tens_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>bcd_counter_inst/n54_s1/I0</td>
</tr>
<tr>
<td>1.908</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n54_s1/F</td>
</tr>
<tr>
<td>1.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_tens_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>bcd_counter_inst/bcd_tens_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>bcd_counter_inst/n52_s1/I1</td>
</tr>
<tr>
<td>1.908</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n52_s1/F</td>
</tr>
<tr>
<td>1.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/ptr_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/ptr_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>lcd_controller_inst/ptr_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>lcd_controller_inst/n201_s3/I0</td>
</tr>
<tr>
<td>1.909</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/n201_s3/F</td>
</tr>
<tr>
<td>1.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>lcd_controller_inst/ptr_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>lcd_controller_inst/ptr_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>enable_1hz_inst/next_state_4_s1/I1</td>
</tr>
<tr>
<td>1.909</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_4_s1/F</td>
</tr>
<tr>
<td>1.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/LCD_state_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller_inst/LCD_state_next_3_s6/I1</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/LCD_state_next_3_s6/F</td>
</tr>
<tr>
<td>1.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/LCD_state_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller_inst/LCD_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller_inst/LCD_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.452%; route: 0.238, 25.196%; tC2Q: 0.333, 35.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/LCD_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>lcd_controller_inst/LCD_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/LCD_state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/LCD_state_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller_inst/LCD_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.675%; tC2Q: 0.333, 35.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_hundreds_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_hundreds_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>bcd_counter_inst/n51_s1/I1</td>
</tr>
<tr>
<td>1.960</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n51_s1/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_hundreds_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>bcd_counter_inst/bcd_hundreds_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_units_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_units_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>bcd_counter_inst/bcd_units_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_units_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>bcd_counter_inst/n63_s1/I1</td>
</tr>
<tr>
<td>1.964</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n63_s1/F</td>
</tr>
<tr>
<td>1.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_units_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>bcd_counter_inst/bcd_units_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>bcd_counter_inst/bcd_units_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.146%; route: 0.245, 25.778%; tC2Q: 0.333, 35.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller_inst/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller_inst/ptr_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>lcd_controller_inst/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>lcd_controller_inst/n198_s0/I2</td>
</tr>
<tr>
<td>1.966</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller_inst/n198_s0/F</td>
</tr>
<tr>
<td>1.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">lcd_controller_inst/ptr_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>lcd_controller_inst/ptr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>lcd_controller_inst/ptr_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.046%; route: 0.247, 25.967%; tC2Q: 0.333, 34.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C35[0][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_tens_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>bcd_counter_inst/n55_s1/I0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">bcd_counter_inst/n55_s1/F</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">bcd_counter_inst/bcd_tens_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.022%; route: 0.248, 26.011%; tC2Q: 0.333, 34.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_counter_inst/bcd_tens_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller_inst/clk_count_reg_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller_inst/clk_count_reg_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller_inst/clk_count_reg_16_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller_inst/clk_count_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller_inst/clk_count_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller_inst/clk_count_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_counter_inst/bcd_tens_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller_inst/clk_count_reg_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller_inst/clk_count_reg_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller_inst/clk_count_reg_18_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller_inst/clk_count_reg_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller_inst/clk_count_reg_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller_inst/clk_count_reg_19_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>94</td>
<td>clk</td>
<td>27.514</td>
<td>2.044</td>
</tr>
<tr>
<td>32</td>
<td>clk_count_next_31_11</td>
<td>30.544</td>
<td>1.387</td>
</tr>
<tr>
<td>32</td>
<td>clk_count_next_31_12</td>
<td>28.051</td>
<td>1.528</td>
</tr>
<tr>
<td>25</td>
<td>next_state_24_6</td>
<td>32.146</td>
<td>0.883</td>
</tr>
<tr>
<td>24</td>
<td>count_reg[1]</td>
<td>28.290</td>
<td>1.346</td>
</tr>
<tr>
<td>23</td>
<td>LCD_state_reg[3]</td>
<td>27.909</td>
<td>1.521</td>
</tr>
<tr>
<td>23</td>
<td>count_reg[0]</td>
<td>27.748</td>
<td>1.501</td>
</tr>
<tr>
<td>22</td>
<td>count_reg[2]</td>
<td>27.909</td>
<td>1.355</td>
</tr>
<tr>
<td>21</td>
<td>count_reg[3]</td>
<td>28.352</td>
<td>1.512</td>
</tr>
<tr>
<td>18</td>
<td>next_state_24_12</td>
<td>34.333</td>
<td>1.528</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C28</td>
<td>72.22%</td>
</tr>
<tr>
<td>R12C30</td>
<td>68.06%</td>
</tr>
<tr>
<td>R15C24</td>
<td>65.28%</td>
</tr>
<tr>
<td>R16C33</td>
<td>62.50%</td>
</tr>
<tr>
<td>R17C34</td>
<td>61.11%</td>
</tr>
<tr>
<td>R12C32</td>
<td>61.11%</td>
</tr>
<tr>
<td>R15C28</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
