EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 29F010
#
DEF 29F010 U 0 20 Y Y 1 F N
F0 "U" -300 1150 50 H V C CNN
F1 "29F010" 100 -1250 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 DIP*W15.24mm*
 PLCC*
$ENDFPLIST
DRAW
S -300 1100 300 -1200 1 1 10 f
X NC 1 -400 -900 100 R 50 50 1 1 I
X A2 10 -400 800 100 R 50 50 1 1 I
X A1 11 -400 900 100 R 50 50 1 1 I
X A0 12 -400 1000 100 R 50 50 1 1 I
X D0 13 400 1000 100 L 50 50 1 1 T
X D1 14 400 900 100 L 50 50 1 1 T
X D2 15 400 800 100 L 50 50 1 1 T
X GND 16 0 -1300 100 U 50 50 1 1 W
X D3 17 400 700 100 L 50 50 1 1 T
X D4 18 400 600 100 L 50 50 1 1 T
X D5 19 400 500 100 L 50 50 1 1 T
X A16 2 -400 -600 100 R 50 50 1 1 I
X D6 20 400 400 100 L 50 50 1 1 T
X D7 21 400 300 100 L 50 50 1 1 T
X ~CE 22 -400 -1000 100 R 50 50 1 1 I
X A10 23 -400 0 100 R 50 50 1 1 I
X ~OE 24 -400 -1100 100 R 50 50 1 1 I
X A11 25 -400 -100 100 R 50 50 1 1 I
X A9 26 -400 100 100 R 50 50 1 1 I
X A8 27 -400 200 100 R 50 50 1 1 I
X A13 28 -400 -300 100 R 50 50 1 1 I
X A14 29 -400 -400 100 R 50 50 1 1 I
X A15 3 -400 -500 100 R 50 50 1 1 I
X ~WE 31 -400 -800 100 R 50 50 1 1 I
X VCC 32 0 1200 100 D 50 50 1 1 W
X A12 4 -400 -200 100 R 50 50 1 1 I
X A7 5 -400 300 100 R 50 50 1 1 I
X A6 6 -400 400 100 R 50 50 1 1 I
X A5 7 -400 500 100 R 50 50 1 1 I
X A4 8 -400 600 100 R 50 50 1 1 I
X A3 9 -400 700 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# 6264
#
DEF 6264 U 0 20 Y Y 1 F N
F0 "U" -300 950 50 H V C CNN
F1 "6264" 100 -1050 50 H V L CNN
F2 "Package_DIP:DIP-28_W15.24mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS 2764
$FPLIST
 DIP*W15.24mm*
$ENDFPLIST
DRAW
S -300 900 300 -1000 1 1 10 f
X NC 1 -400 -700 100 R 50 50 1 1 I
X A0 10 -400 800 100 R 50 50 1 1 I
X D0 11 400 800 100 L 50 50 1 1 T
X D1 12 400 700 100 L 50 50 1 1 T
X D2 13 400 600 100 L 50 50 1 1 T
X GND 14 0 -1100 100 U 50 50 1 1 W
X D3 15 400 500 100 L 50 50 1 1 T
X D4 16 400 400 100 L 50 50 1 1 T
X D5 17 400 300 100 L 50 50 1 1 T
X D6 18 400 200 100 L 50 50 1 1 T
X D7 19 400 100 100 L 50 50 1 1 T
X A12 2 -400 -400 100 R 50 50 1 1 I
X ~CE 20 -400 -800 100 R 50 50 1 1 I
X A10 21 -400 -200 100 R 50 50 1 1 I
X ~OE 22 -400 -900 100 R 50 50 1 1 I
X A11 23 -400 -300 100 R 50 50 1 1 I
X A9 24 -400 -100 100 R 50 50 1 1 I
X A8 25 -400 0 100 R 50 50 1 1 I
X NC 26 300 0 100 L 50 50 1 1 N N
X ~WE 27 -400 -600 100 R 50 50 1 1 I
X VCC 28 0 1000 100 D 50 50 1 1 W
X A7 3 -400 100 100 R 50 50 1 1 I
X A6 4 -400 200 100 R 50 50 1 1 I
X A5 5 -400 300 100 R 50 50 1 1 I
X A4 6 -400 400 100 R 50 50 1 1 I
X A3 7 -400 500 100 R 50 50 1 1 I
X A2 8 -400 600 100 R 50 50 1 1 I
X A1 9 -400 700 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# FAMICOM_PROVE_CART-rescue_BUS_FC60-ryuk_org
#
DEF FAMICOM_PROVE_CART-rescue_BUS_FC60-ryuk_org U 0 40 Y Y 1 F N
F0 "U" 100 200 50 H V C CNN
F1 "FAMICOM_PROVE_CART-rescue_BUS_FC60-ryuk_org" 100 100 50 H V C CNN
F2 "" 100 200 50 H I C CNN
F3 "" 100 200 50 H I C CNN
DRAW
S -600 0 700 -3250 0 1 0 f
X GND 1 -800 -200 200 R 50 50 1 1 I
X CPU_A03 10 -800 -1100 200 R 50 50 1 1 I
X CPU_A02 11 -800 -1200 200 R 50 50 1 1 I
X CPU_A01 12 -800 -1300 200 R 50 50 1 1 I
X CPU_A00 13 -800 -1400 200 R 50 50 1 1 I
X _CPU_R/W_ 14 -800 -1500 200 R 50 50 1 1 I
X _IRQ_ 15 -800 -1600 200 R 50 50 1 1 I
X GND 16 -800 -1700 200 R 50 50 1 1 I
X _PPU_RD_ 17 -800 -1800 200 R 50 50 1 1 I
X _VRAM_A10_ 18 -800 -1900 200 R 50 50 1 1 I
X PPU_A06 19 -800 -2000 200 R 50 50 1 1 I
X CPU_A11 2 -800 -300 200 R 50 50 1 1 I
X PPU_A05 20 -800 -2100 200 R 50 50 1 1 I
X PPU_A04 21 -800 -2200 200 R 50 50 1 1 I
X PPU_A03 22 -800 -2300 200 R 50 50 1 1 I
X PPU_A02 23 -800 -2400 200 R 50 50 1 1 I
X PPU_A01 24 -800 -2500 200 R 50 50 1 1 I
X PPU_A00 25 -800 -2600 200 R 50 50 1 1 I
X PPU_D0 26 -800 -2700 200 R 50 50 1 1 I
X PPU_D1 27 -800 -2800 200 R 50 50 1 1 I
X PPU_D2 28 -800 -2900 200 R 50 50 1 1 I
X PPU_D3 29 -800 -3000 200 R 50 50 1 1 I
X CPU_A10 3 -800 -400 200 R 50 50 1 1 I
X +5V 30 -800 -3100 200 R 50 50 1 1 I
X RF_VCC 31 900 -200 200 L 50 50 1 1 I
X Ï†2 32 900 -300 200 L 50 50 1 1 I
X CPU_A12 33 900 -400 200 L 50 50 1 1 I
X CPU_A13 34 900 -500 200 L 50 50 1 1 I
X CPU_A14 35 900 -600 200 L 50 50 1 1 I
X CPU_D7 36 900 -700 200 L 50 50 1 1 I
X CPU_D6 37 900 -800 200 L 50 50 1 1 I
X CPU_D5 38 900 -900 200 L 50 50 1 1 I
X CPU_D4 39 900 -1000 200 L 50 50 1 1 I
X CPU_A09 4 -800 -500 200 R 50 50 1 1 I
X CPU_D3 40 900 -1100 200 L 50 50 1 1 I
X CPU_D2 41 900 -1200 200 L 50 50 1 1 I
X CPU_D1 42 900 -1300 200 L 50 50 1 1 I
X CPU_D0 43 900 -1400 200 L 50 50 1 1 I
X _ROMSEL_ 44 900 -1500 200 L 50 50 1 1 I
X SOUND_IN 45 900 -1600 200 L 50 50 1 1 I
X SOUND_OUT 46 900 -1700 200 L 50 50 1 1 I
X _PPU_WR_ 47 900 -1800 200 L 50 50 1 1 I
X _VRAM_CE_ 48 900 -1900 200 L 50 50 1 1 I
X _PPU_A13_ 49 900 -2000 200 L 50 50 1 1 I
X CPU_A08 5 -800 -600 200 R 50 50 1 1 I
X PPU_A07 50 900 -2100 200 L 50 50 1 1 I
X PPU_A08 51 900 -2200 200 L 50 50 1 1 I
X PPU_A09 52 900 -2300 200 L 50 50 1 1 I
X PPU_A10 53 900 -2400 200 L 50 50 1 1 I
X PPU_A11 54 900 -2500 200 L 50 50 1 1 I
X PPU_A12 55 900 -2600 200 L 50 50 1 1 I
X PPU_A13 56 900 -2700 200 L 50 50 1 1 I
X PPU_D7 57 900 -2800 200 L 50 50 1 1 I
X PPU_D6 58 900 -2900 200 L 50 50 1 1 I
X PPU_D5 59 900 -3000 200 L 50 50 1 1 I
X CPU_A07 6 -800 -700 200 R 50 50 1 1 I
X PPU_D4 60 900 -3100 200 L 50 50 1 1 I
X CPU_A06 7 -800 -800 200 R 50 50 1 1 I
X CPU_A05 8 -800 -900 200 R 50 50 1 1 I
X CPU_A04 9 -800 -1000 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#
#End Library
