// Seed: 1433970300
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10,
    output wand id_11,
    input wire id_12,
    input wand id_13,
    output tri id_14
);
  wire id_16;
endmodule
module module_1 (
    output wor id_0
    , id_7,
    input supply0 id_1,
    input wor id_2
    , id_8,
    output supply0 id_3,
    output wor id_4,
    input tri1 id_5
);
  module_0(
      id_0, id_5, id_4, id_1, id_3, id_4, id_5, id_3, id_2, id_3, id_0, id_0, id_5, id_1, id_3
  );
  wire id_9;
  wire id_10;
  assign id_7 = id_8 ? 1'd0 : 1 !=? 1'b0 * 1;
endmodule
