# Reading pref.tcl
# do DigitalClock_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/bhmed/Desktop/GUC/Semester 5/(CSEN605) Digital System Design/Project/Code/Assignment/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:58 on Nov 25,2024
# vcom -reportprogress 300 -93 -work work C:/Users/bhmed/Desktop/GUC/Semester 5/(CSEN605) Digital System Design/Project/Code/Assignment/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DigitalClock
# -- Compiling architecture clock_arch of DigitalClock
# End time: 00:20:58 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/bhmed/Desktop/GUC/Semester 5/(CSEN605) Digital System Design/Project/Code/Assignment/simulation/modelsim/DigitalClock.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:58 on Nov 25,2024
# vcom -reportprogress 300 -93 -work work C:/Users/bhmed/Desktop/GUC/Semester 5/(CSEN605) Digital System Design/Project/Code/Assignment/simulation/modelsim/DigitalClock.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock_vhd_tst
# -- Compiling architecture DigitalClock_arch of DigitalClock_vhd_tst
# End time: 00:20:58 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  my_testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" my_testbench 
# Start time: 00:20:58 on Nov 25,2024
# ** Error: (vsim-3170) Could not find 'my_testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/fiftyfivenm
#             C:/Users/bhmed/Desktop/GUC/Semester 5/(CSEN605) Digital System Design/Project/Code/Assignment/simulation/modelsim/rtl_work
#             C:/Users/bhmed/Desktop/GUC/Semester 5/(CSEN605) Digital System Design/Project/Code/Assignment/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DigitalClock_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.digitalclock_vhd_tst
# vsim work.digitalclock_vhd_tst 
# Start time: 00:20:58 on Nov 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock_vhd_tst(digitalclock_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digitalclock(clock_arch)
add wave -position end  sim:/digitalclock_vhd_tst/clk
add wave -position end  sim:/digitalclock_vhd_tst/reset
add wave -position end  sim:/digitalclock_vhd_tst/hours
add wave -position end  sim:/digitalclock_vhd_tst/minutes
add wave -position end  sim:/digitalclock_vhd_tst/seconds
force -freeze sim:/digitalclock_vhd_tst/clk 0 0, 1 {5 ps} -r 10
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart
force -freeze sim:/digitalclock_vhd_tst/clk 0 0, 1 {10 ps} -r 20
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 00:53:31 on Nov 25,2024, Elapsed time: 0:32:33
# Errors: 0, Warnings: 0
