# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project RISCVIMF
# 0 compiles, 24 failed with no errors.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# 24 compiles, 0 failed with no errors.
vsim work.rvsimtb
# vsim work.rvsimtb 
# Start time: 21:31:19 on Jul 15,2025
# Loading sv_std.std
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
add wave -position insertpoint sim:/rvsimtb/dut/rv1/d/regfile/*
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/regfile/regfile
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/regfile/clk
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/reset
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/InstrF
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/PCF
add wave -position insertpoint  \
sim:/rvsimtb/dut/dmem/RAM
run 250ps
# ** Warning: (vsim-7) Failed to open readmem file "D:/PERSONAL_PROJECTS/RISCV/tools/output/output1.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : D:/projects/RISCV/src/instructionmem.sv(7)
#    Time: 0 ps  Iteration: 0  Instance: /rvsimtb/dut/imem
# Test started
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 250ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/MemWriteM
restart -f
run 200ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/RdE
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/ALUResultE
restart -f
run 200ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/c/ALUControlE
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/AluAE
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/AluBE
restart -f
run 200ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/RD1E
restart -f
run 200ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/Rs1E
restart -f
run 200ps
# Test started
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 200ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/extend/Instr
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/extend/ImmExt
restart -f run 200ps
run 200ps
# Test started
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 200ps
# Test started
# End time: 23:28:03 on Jul 15,2025, Elapsed time: 1:56:44
# Errors: 0, Warnings: 1
