Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Tue Oct 16 16:41:07 2018
| Host             : ASUS running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.829  |
| Dynamic (W)              | 1.693  |
| Device Static (W)        | 0.136  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.9   |
| Junction Temperature (C) | 46.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        3 |       --- |             --- |
| Slice Logic              |     0.036 |    20443 |       --- |             --- |
|   LUT as Logic           |     0.028 |     6743 |     17600 |           38.31 |
|   CARRY4                 |     0.004 |      886 |      4400 |           20.14 |
|   Register               |     0.002 |     9814 |     35200 |           27.88 |
|   LUT as Shift Register  |    <0.001 |      416 |      6000 |            6.93 |
|   F7/F8 Muxes            |    <0.001 |        4 |     17600 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |       20 |      6000 |            0.33 |
|   Others                 |     0.000 |      916 |       --- |             --- |
| Signals                  |     0.041 |    15702 |       --- |             --- |
| Block RAM                |     0.005 |        2 |        60 |            3.33 |
| DSPs                     |     0.019 |       23 |        80 |           28.75 |
| PS7                      |     1.565 |        1 |       --- |             --- |
| Static Power             |     0.136 |          |           |                 |
| Total                    |     1.829 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.136 |       0.129 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.743 |       0.712 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------+-----------+
| Name                                                                 | Power (W) |
+----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                     |     1.693 |
|   design_1_i                                                         |     1.693 |
|     Conv_0                                                           |     0.065 |
|       inst                                                           |     0.065 |
|         Conv_AXILiteS_s_axi_U                                        |     0.001 |
|         Conv_fadd_32ns_32ns_32_5_full_dsp_U0                         |     0.008 |
|           Conv_ap_fadd_3_full_dsp_32_u                               |     0.007 |
|             U0                                                       |     0.007 |
|               i_synth                                                |     0.007 |
|                 ADDSUB_OP.ADDSUB                                     |     0.007 |
|                   SPEED_OP.DSP.OP                                    |     0.007 |
|                     A_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     B_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                           |     0.001 |
|                       DSP2                                           |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                          |     0.000 |
|                       ZERO_14_DET.ZERO_DET                           |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                       Z_14_LZD_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     DSP48E1_BODY.EXP                                 |     0.003 |
|                       A_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       A_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       BMA_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       CANCELLATION_DELAY                             |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       COND_DET_A                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       COND_DET_B                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       DET_SIGN_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       NUMB_CMP                                       |    <0.001 |
|                         NOT_FAST.CMP                                 |    <0.001 |
|                           C_CHAIN                                    |    <0.001 |
|                       STATE_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       SUB_DELAY                                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                            |     0.001 |
|                       FULL_USAGE_DSP.LOD                             |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                       |     0.001 |
|         Conv_fcmp_32ns_32ns_1_1_U2                                   |    <0.001 |
|           Conv_ap_fcmp_0_no_dsp_32_u                                 |    <0.001 |
|             U0                                                       |    <0.001 |
|               i_synth                                                |    <0.001 |
|                 COMP_OP.SPD.OP                                       |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                              |    <0.001 |
|                     WIDE_AND                                         |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                   |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                     |    <0.001 |
|                     WIDE_NOR                                         |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                              |    <0.001 |
|                     C_CHAIN                                          |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                                   |    <0.001 |
|         Conv_fmul_32ns_32ns_32_4_max_dsp_U1                          |     0.005 |
|           Conv_ap_fmul_2_max_dsp_32_u                                |     0.004 |
|             U0                                                       |     0.004 |
|               i_synth                                                |     0.004 |
|                 MULT.OP                                              |     0.004 |
|                   EXP                                                |    <0.001 |
|                     COND_DET_A                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     COND_DET_B                                       |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                     EXP_ADD.C_CHAIN                                  |    <0.001 |
|                     EXP_PRE_RND_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     IP_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     SIG_DELAY                                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     STATE_DELAY                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   MULT                                               |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.002 |
|                       DSP1                                           |    <0.001 |
|                       DSP2                                           |     0.002 |
|                   OP                                                 |    <0.001 |
|                   R_AND_R                                            |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|         Conv_gmem_m_axi_U                                            |     0.008 |
|           bus_read                                                   |     0.005 |
|             buff_rdata                                               |     0.002 |
|             fifo_rctl                                                |    <0.001 |
|             fifo_rreq                                                |    <0.001 |
|             rs_rdata                                                 |    <0.001 |
|           bus_write                                                  |     0.003 |
|             buff_wdata                                               |     0.002 |
|             bus_equal_gen.fifo_burst                                 |    <0.001 |
|             fifo_resp                                                |    <0.001 |
|             fifo_resp_to_user                                        |    <0.001 |
|             fifo_wreq                                                |    <0.001 |
|           rreq_throttl                                               |    <0.001 |
|           wreq_throttl                                               |    <0.001 |
|         Conv_mul_32ns_16ns_48_3_U5                                   |     0.002 |
|           Conv_mul_32ns_16ns_48_3_Mul3S_0_U                          |     0.002 |
|         Conv_mul_32ns_16ns_48_3_U7                                   |     0.003 |
|           Conv_mul_32ns_16ns_48_3_Mul3S_0_U                          |     0.003 |
|         Conv_mul_32s_16ns_48_3_U6                                    |     0.002 |
|           Conv_mul_32s_16ns_48_3_Mul3S_1_U                           |     0.002 |
|         Conv_sdiv_19s_9ns_19_23_U3                                   |     0.011 |
|           Conv_sdiv_19s_9ns_19_23_div_U                              |     0.011 |
|             Conv_sdiv_19s_9ns_19_23_div_u_0                          |     0.010 |
|         Conv_sdiv_19s_9ns_19_23_U4                                   |     0.011 |
|           Conv_sdiv_19s_9ns_19_23_div_U                              |     0.011 |
|             Conv_sdiv_19s_9ns_19_23_div_u_0                          |     0.010 |
|     Pool_0                                                           |     0.050 |
|       inst                                                           |     0.050 |
|         Pool_AXILiteS_s_axi_U                                        |    <0.001 |
|         Pool_fadd_32ns_32ns_32_5_full_dsp_U0                         |     0.005 |
|           Pool_ap_fadd_3_full_dsp_32_u                               |     0.004 |
|             U0                                                       |     0.004 |
|               i_synth                                                |     0.004 |
|                 ADDSUB_OP.ADDSUB                                     |     0.004 |
|                   SPEED_OP.DSP.OP                                    |     0.004 |
|                     A_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     B_IP_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                           |    <0.001 |
|                       DSP2                                           |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                          |     0.000 |
|                       ZERO_14_DET.ZERO_DET                           |    <0.001 |
|                         CARRY_ZERO_DET                               |    <0.001 |
|                       Z_14_LZD_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     DSP48E1_BODY.EXP                                 |     0.002 |
|                       A_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       A_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       BMA_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_EXP_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       B_SIGN_DELAY                                   |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       CANCELLATION_DELAY                             |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       COND_DET_A                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       COND_DET_B                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                           CARRY_ZERO_DET                             |    <0.001 |
|                       DET_SIGN_DELAY                                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       NUMB_CMP                                       |    <0.001 |
|                         NOT_FAST.CMP                                 |    <0.001 |
|                           C_CHAIN                                    |    <0.001 |
|                       STATE_DELAY                                    |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       SUB_DELAY                                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                            |    <0.001 |
|                       FULL_USAGE_DSP.LOD                             |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                      |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                 |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                       |    <0.001 |
|         Pool_fcmp_32ns_32ns_1_1_U3                                   |    <0.001 |
|           Pool_ap_fcmp_0_no_dsp_32_u                                 |    <0.001 |
|             U0                                                       |    <0.001 |
|               i_synth                                                |    <0.001 |
|                 COMP_OP.SPD.OP                                       |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                              |    <0.001 |
|                     WIDE_AND                                         |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                   |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                     |    <0.001 |
|                     WIDE_NOR                                         |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                              |    <0.001 |
|                     C_CHAIN                                          |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                   |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                     |    <0.001 |
|                     WIDE_NOR                                         |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                                   |    <0.001 |
|         Pool_fdiv_32ns_32ns_32_16_U1                                 |     0.021 |
|           Pool_ap_fdiv_14_no_dsp_32_u                                |     0.020 |
|             U0                                                       |     0.020 |
|               i_synth                                                |     0.020 |
|                 DIV_OP.SPD.OP                                        |     0.020 |
|                   EXP                                                |    <0.001 |
|                     DIV_BY_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     EXP_PRE_RND_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     EXP_SIG_DEL                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     FLOW_DEC_DEL                                     |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     INV_OP_DEL                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     IP_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     SIGN_UP_DELAY                                    |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     STATE_DELAY                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     STATE_UP_DELAY                                   |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   MANT_DIV                                           |     0.019 |
|                     RT[0].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[10].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[11].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[11].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[12].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[13].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[13].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[14].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[15].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[15].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[16].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[17].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[17].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[18].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[19].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[19].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[1].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[1].MANT_DEL                                   |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[1].Q_DEL                                      |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[20].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[21].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[21].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[22].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[23].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[23].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[23].Q_DEL                                     |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[24].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[25].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[25].Q_DEL                                     |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[2].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[3].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[3].MANT_DEL                                   |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[4].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[5].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[5].MANT_DEL                                   |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[6].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[7].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[7].MANT_DEL                                   |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     RT[8].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                     RT[9].ADDSUB                                     |    <0.001 |
|                       ADDSUB                                         |    <0.001 |
|                         Q_DEL                                        |    <0.001 |
|                           i_pipe                                     |    <0.001 |
|                     RT[9].MANT_DEL                                   |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   OP                                                 |    <0.001 |
|                   ROUND                                              |    <0.001 |
|                     EXP_ADD.ADD                                      |    <0.001 |
|                     LOGIC.RND1                                       |    <0.001 |
|                     LOGIC.RND2                                       |    <0.001 |
|                     RND_BIT_GEN                                      |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1            |    <0.001 |
|         Pool_gmem_m_axi_U                                            |     0.007 |
|           bus_read                                                   |     0.004 |
|             buff_rdata                                               |     0.002 |
|             fifo_rctl                                                |    <0.001 |
|             fifo_rreq                                                |    <0.001 |
|             rs_rdata                                                 |    <0.001 |
|           bus_write                                                  |     0.003 |
|             buff_wdata                                               |     0.001 |
|             bus_equal_gen.fifo_burst                                 |    <0.001 |
|             fifo_resp                                                |    <0.001 |
|             fifo_resp_to_user                                        |    <0.001 |
|             fifo_wreq                                                |    <0.001 |
|           rreq_throttl                                               |    <0.001 |
|           wreq_throttl                                               |    <0.001 |
|         Pool_mac_muladd_16ns_16s_48ns_48_1_U8                        |     0.002 |
|           Pool_mac_muladd_16ns_16s_48ns_48_1_DSP48_0_U               |     0.002 |
|         Pool_mul_32ns_16ns_48_3_U6                                   |     0.001 |
|           Pool_mul_32ns_16ns_48_3_Mul3S_0_U                          |     0.001 |
|         Pool_mul_32s_16ns_48_3_U7                                    |     0.002 |
|           Pool_mul_32s_16ns_48_3_Mul3S_1_U                           |     0.002 |
|         Pool_sitofp_32ns_32_6_U2                                     |     0.002 |
|           Pool_ap_sitofp_4_no_dsp_32_u                               |     0.002 |
|             U0                                                       |     0.002 |
|               i_synth                                                |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                                 |     0.002 |
|                   EXP                                                |    <0.001 |
|                     ZERO_DELAY                                       |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                        |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                            |    <0.001 |
|                     Q_DEL                                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   LZE                                                |    <0.001 |
|                     ENCODE[0].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].DIST_DEL                               |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     ENCODE[1].MUX_0                                  |    <0.001 |
|                       OP_DEL                                         |    <0.001 |
|                         i_pipe                                       |    <0.001 |
|                     ZERO_DET_CC_1                                    |    <0.001 |
|                     ZERO_DET_CC_2.CC                                 |    <0.001 |
|                   NEED_Z_DET.Z_DET                                   |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                              |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                     Z_C_DEL                                          |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   NORM_SHIFT                                         |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                            |    <0.001 |
|                       i_pipe                                         |    <0.001 |
|                   OP                                                 |    <0.001 |
|                   ROUND                                              |    <0.001 |
|                     LOGIC.RND1                                       |    <0.001 |
|                     LOGIC.RND2                                       |    <0.001 |
|                     RND_BIT_GEN                                      |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1            |     0.000 |
|                   Z_C_DEL                                            |    <0.001 |
|                     i_pipe                                           |    <0.001 |
|         Pool_udiv_16ns_8ns_16_20_seq_U4                              |    <0.001 |
|           Pool_udiv_16ns_8ns_16_20_seq_div_U                         |    <0.001 |
|             Pool_udiv_16ns_8ns_16_20_seq_div_u_0                     |    <0.001 |
|         Pool_udiv_16ns_8ns_16_20_seq_U5                              |    <0.001 |
|           Pool_udiv_16ns_8ns_16_20_seq_div_U                         |    <0.001 |
|             Pool_udiv_16ns_8ns_16_20_seq_div_u_0                     |    <0.001 |
|     axi_mem_intercon                                                 |     0.004 |
|       s00_couplers                                                   |     0.004 |
|         auto_pc                                                      |     0.001 |
|           inst                                                       |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                             |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.gr1_int.rfwft                      |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm_gen.dm                          |    <0.001 |
|                                 RAM_reg_0_31_0_0                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                    |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 USE_BURSTS.cmd_queue                                 |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.gr1_int.rfwft                      |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm_gen.dm                          |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.gr1_int.rfwft                      |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm_gen.dm                          |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|         auto_us                                                      |     0.003 |
|           inst                                                       |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|     axi_mem_intercon_1                                               |     0.004 |
|       s00_couplers                                                   |     0.004 |
|         auto_pc                                                      |     0.001 |
|           inst                                                       |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                             |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.gr1_int.rfwft                      |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm_gen.dm                          |    <0.001 |
|                                 RAM_reg_0_31_0_0                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                    |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 USE_BURSTS.cmd_queue                                 |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.gr1_int.rfwft                      |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm_gen.dm                          |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.gr1_int.rfwft                      |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm_gen.dm                          |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|         auto_us                                                      |     0.003 |
|           inst                                                       |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|     processing_system7_0                                             |     1.566 |
|       inst                                                           |     1.566 |
|     processing_system7_0_axi_periph                                  |     0.005 |
|       s00_couplers                                                   |     0.004 |
|         auto_pc                                                      |     0.004 |
|           inst                                                       |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                     |     0.004 |
|               RD.ar_channel_0                                        |    <0.001 |
|                 ar_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               RD.r_channel_0                                         |    <0.001 |
|                 rd_data_fifo_0                                       |    <0.001 |
|                 transaction_fifo_0                                   |    <0.001 |
|               SI_REG                                                 |     0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|                 b_pipe                                               |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               WR.aw_channel_0                                        |    <0.001 |
|                 aw_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               WR.b_channel_0                                         |    <0.001 |
|                 bid_fifo_0                                           |    <0.001 |
|                 bresp_fifo_0                                         |    <0.001 |
|       xbar                                                           |    <0.001 |
|         inst                                                         |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                   |    <0.001 |
|             addr_arbiter_inst                                        |    <0.001 |
|             gen_decerr.decerr_slave_inst                             |    <0.001 |
|             reg_slice_r                                              |    <0.001 |
|             splitter_ar                                              |    <0.001 |
|             splitter_aw                                              |    <0.001 |
|     rst_processing_system7_0_100M                                    |    <0.001 |
|       U0                                                             |    <0.001 |
|         EXT_LPF                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|         SEQ                                                          |    <0.001 |
|           SEQ_COUNTER                                                |    <0.001 |
+----------------------------------------------------------------------+-----------+


