
logic-design-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b24c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  0800b360  0800b360  0001b360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7ec  0800b7ec  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b7ec  0800b7ec  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b7ec  0800b7ec  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7ec  0800b7ec  0001b7ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7f0  0800b7f0  0001b7f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800b7f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001e8  0800b9dc  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  0800b9dc  000204b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015496  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b54  00000000  00000000  000356a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00038200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001028  00000000  00000000  00039328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019abc  00000000  00000000  0003a350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014730  00000000  00000000  00053e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f585  00000000  00000000  0006853c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f7ac1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a28  00000000  00000000  000f7b14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b344 	.word	0x0800b344

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b344 	.word	0x0800b344

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <__aeabi_f2uiz>:
 8001030:	0042      	lsls	r2, r0, #1
 8001032:	d20e      	bcs.n	8001052 <__aeabi_f2uiz+0x22>
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001038:	d30b      	bcc.n	8001052 <__aeabi_f2uiz+0x22>
 800103a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d409      	bmi.n	8001058 <__aeabi_f2uiz+0x28>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800104c:	fa23 f002 	lsr.w	r0, r3, r2
 8001050:	4770      	bx	lr
 8001052:	f04f 0000 	mov.w	r0, #0
 8001056:	4770      	bx	lr
 8001058:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800105c:	d101      	bne.n	8001062 <__aeabi_f2uiz+0x32>
 800105e:	0242      	lsls	r2, r0, #9
 8001060:	d102      	bne.n	8001068 <__aeabi_f2uiz+0x38>
 8001062:	f04f 30ff 	mov.w	r0, #4294967295
 8001066:	4770      	bx	lr
 8001068:	f04f 0000 	mov.w	r0, #0
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <DHT20_Init>:
#include <dht20.h>

#include "i2c_master.h"
#define Slave_address_dht20 0x38

void DHT20_Init(DHT20_t *dht20, I2C_HandleTypeDef *hi2c) {
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
    dht20->hi2c = hi2c;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	683a      	ldr	r2, [r7, #0]
 800107e:	601a      	str	r2, [r3, #0]
    dht20->humidity = 0;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	605a      	str	r2, [r3, #4]
    dht20->temperature = 0;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
    dht20->humOffset = 0;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	60da      	str	r2, [r3, #12]
    dht20->tempOffset = 0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
    dht20->status = DHT20_OK;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	751a      	strb	r2, [r3, #20]
    dht20->lastRequest = 0;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
    dht20->lastRead = 0;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr

080010bc <DHT20_IsConnected>:



uint8_t DHT20_IsConnected(DHT20_t *dht20) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af02      	add	r7, sp, #8
 80010c2:	6078      	str	r0, [r7, #4]
    uint8_t dummy = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	73fb      	strb	r3, [r7, #15]
    if (HAL_I2C_Master_Transmit(dht20->hi2c, Slave_address_dht20 << 1, &dummy, 1, HAL_MAX_DELAY) == HAL_OK) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6818      	ldr	r0, [r3, #0]
 80010cc:	f107 020f 	add.w	r2, r7, #15
 80010d0:	f04f 33ff 	mov.w	r3, #4294967295
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2301      	movs	r3, #1
 80010d8:	2170      	movs	r1, #112	; 0x70
 80010da:	f002 fb31 	bl	8003740 <HAL_I2C_Master_Transmit>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <DHT20_IsConnected+0x2c>
        return 1;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e000      	b.n	80010ea <DHT20_IsConnected+0x2e>
    }
    return 0;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <DHT20_RequestData>:

uint8_t DHT20_RequestData(DHT20_t *dht20) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	6078      	str	r0, [r7, #4]
    uint8_t data[3] = {0xAC, 0x33, 0x00};
 80010fc:	4a11      	ldr	r2, [pc, #68]	; (8001144 <DHT20_RequestData+0x50>)
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	6812      	ldr	r2, [r2, #0]
 8001104:	4611      	mov	r1, r2
 8001106:	8019      	strh	r1, [r3, #0]
 8001108:	3302      	adds	r3, #2
 800110a:	0c12      	lsrs	r2, r2, #16
 800110c:	701a      	strb	r2, [r3, #0]
    if (HAL_I2C_Master_Transmit(dht20->hi2c, Slave_address_dht20 << 1, data, 3, HAL_MAX_DELAY) != HAL_OK) {
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	f107 020c 	add.w	r2, r7, #12
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2303      	movs	r3, #3
 800111e:	2170      	movs	r1, #112	; 0x70
 8001120:	f002 fb0e 	bl	8003740 <HAL_I2C_Master_Transmit>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <DHT20_RequestData+0x3a>
        return DHT20_ERROR_CONNECT;
 800112a:	2302      	movs	r3, #2
 800112c:	e005      	b.n	800113a <DHT20_RequestData+0x46>
    }
    dht20->lastRequest = HAL_GetTick();
 800112e:	f001 fc29 	bl	8002984 <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
    return DHT20_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	0800b360 	.word	0x0800b360

08001148 <DHT20_ReadData>:


uint8_t DHT20_ReadData(DHT20_t *dht20) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af02      	add	r7, sp, #8
 800114e:	6078      	str	r0, [r7, #4]
    uint8_t length = 7;
 8001150:	2307      	movs	r3, #7
 8001152:	73fb      	strb	r3, [r7, #15]
    if (HAL_I2C_Master_Receive(dht20->hi2c, Slave_address_dht20 << 1, dht20->bytes, length, HAL_MAX_DELAY) != HAL_OK) {
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6818      	ldr	r0, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f103 0220 	add.w	r2, r3, #32
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	b29b      	uxth	r3, r3
 8001162:	f04f 31ff 	mov.w	r1, #4294967295
 8001166:	9100      	str	r1, [sp, #0]
 8001168:	2170      	movs	r1, #112	; 0x70
 800116a:	f002 fbe7 	bl	800393c <HAL_I2C_Master_Receive>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <DHT20_ReadData+0x30>
        return DHT20_ERROR_CONNECT;
 8001174:	2302      	movs	r3, #2
 8001176:	e020      	b.n	80011ba <DHT20_ReadData+0x72>
    }

    // Kim tra nu tt c cc byte u bng 0
    uint8_t allZero = 1;
 8001178:	2301      	movs	r3, #1
 800117a:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < length; i++) {
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	e00c      	b.n	800119c <DHT20_ReadData+0x54>
        if (dht20->bytes[i] != 0) {
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4413      	add	r3, r2
 8001188:	3320      	adds	r3, #32
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d002      	beq.n	8001196 <DHT20_ReadData+0x4e>
            allZero = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	75fb      	strb	r3, [r7, #23]
            break;
 8001194:	e006      	b.n	80011a4 <DHT20_ReadData+0x5c>
    for (int i = 0; i < length; i++) {
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	3301      	adds	r3, #1
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	dbee      	blt.n	8001182 <DHT20_ReadData+0x3a>
        }
    }
    if (allZero) return DHT20_ERROR_BYTES_ALL_ZERO;
 80011a4:	7dfb      	ldrb	r3, [r7, #23]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <DHT20_ReadData+0x66>
 80011aa:	2304      	movs	r3, #4
 80011ac:	e005      	b.n	80011ba <DHT20_ReadData+0x72>

    dht20->lastRead = HAL_GetTick();
 80011ae:	f001 fbe9 	bl	8002984 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	61da      	str	r2, [r3, #28]
    return DHT20_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3718      	adds	r7, #24
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <DHT20_Convert>:


uint8_t DHT20_Convert(DHT20_t *dht20) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    dht20->status = dht20->bytes[0];
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f893 2020 	ldrb.w	r2, [r3, #32]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	751a      	strb	r2, [r3, #20]

    // Chuyn i  m
    uint32_t rawHumidity = (dht20->bytes[1] << 12) | (dht20->bytes[2] << 4) | (dht20->bytes[3] >> 4);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011dc:	031a      	lsls	r2, r3, #12
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	4313      	orrs	r3, r2
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 80011ee:	0912      	lsrs	r2, r2, #4
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	4313      	orrs	r3, r2
 80011f4:	617b      	str	r3, [r7, #20]
    dht20->humidity = rawHumidity * 9.5367431640625e-5; // Chuyn i theo cng thc datasheet
 80011f6:	6978      	ldr	r0, [r7, #20]
 80011f8:	f7ff f8f4 	bl	80003e4 <__aeabi_ui2d>
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	4b25      	ldr	r3, [pc, #148]	; (8001298 <DHT20_Convert+0xd4>)
 8001202:	f7ff f969 	bl	80004d8 <__aeabi_dmul>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff fc3b 	bl	8000a88 <__aeabi_d2f>
 8001212:	4602      	mov	r2, r0
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	605a      	str	r2, [r3, #4]

    // Chuyn i nhit 
    uint32_t rawTemperature = ((dht20->bytes[3] & 0x0F) << 16) | (dht20->bytes[4] << 8) | dht20->bytes[5];
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800121e:	041b      	lsls	r3, r3, #16
 8001220:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	4313      	orrs	r3, r2
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8001234:	4313      	orrs	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
    dht20->temperature = rawTemperature * 1.9073486328125e-4 - 50; // Chuyn i theo cng thc datasheet
 8001238:	6938      	ldr	r0, [r7, #16]
 800123a:	f7ff f8d3 	bl	80003e4 <__aeabi_ui2d>
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	4b16      	ldr	r3, [pc, #88]	; (800129c <DHT20_Convert+0xd8>)
 8001244:	f7ff f948 	bl	80004d8 <__aeabi_dmul>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4610      	mov	r0, r2
 800124e:	4619      	mov	r1, r3
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <DHT20_Convert+0xdc>)
 8001256:	f7fe ff87 	bl	8000168 <__aeabi_dsub>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	f7ff fc11 	bl	8000a88 <__aeabi_d2f>
 8001266:	4602      	mov	r2, r0
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	609a      	str	r2, [r3, #8]

    // Kim tra CRC
    uint8_t crc = DHT20_CRC8(dht20->bytes, 6);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3320      	adds	r3, #32
 8001270:	2106      	movs	r1, #6
 8001272:	4618      	mov	r0, r3
 8001274:	f000 f82f 	bl	80012d6 <DHT20_CRC8>
 8001278:	4603      	mov	r3, r0
 800127a:	73fb      	strb	r3, [r7, #15]
    if (crc != dht20->bytes[6]) {
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001282:	7bfa      	ldrb	r2, [r7, #15]
 8001284:	429a      	cmp	r2, r3
 8001286:	d001      	beq.n	800128c <DHT20_Convert+0xc8>
        return DHT20_ERROR_CHECKSUM;
 8001288:	2301      	movs	r3, #1
 800128a:	e000      	b.n	800128e <DHT20_Convert+0xca>
    }

    return DHT20_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	3f190000 	.word	0x3f190000
 800129c:	3f290000 	.word	0x3f290000
 80012a0:	40490000 	.word	0x40490000

080012a4 <DHT20_ReadStatus>:
    if (status < 0) return status;

    return DHT20_Convert(dht20);
}

uint8_t DHT20_ReadStatus(DHT20_t *dht20) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af02      	add	r7, sp, #8
 80012aa:	6078      	str	r0, [r7, #4]
    uint8_t status = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Receive(dht20->hi2c, Slave_address_dht20 << 1, &status, 1, HAL_MAX_DELAY);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6818      	ldr	r0, [r3, #0]
 80012b4:	f107 020f 	add.w	r2, r7, #15
 80012b8:	f04f 33ff 	mov.w	r3, #4294967295
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2301      	movs	r3, #1
 80012c0:	2170      	movs	r1, #112	; 0x70
 80012c2:	f002 fb3b 	bl	800393c <HAL_I2C_Master_Receive>
    HAL_Delay(1);
 80012c6:	2001      	movs	r0, #1
 80012c8:	f001 fb66 	bl	8002998 <HAL_Delay>
    return status;
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <DHT20_CRC8>:

uint8_t DHT20_IsMeasuring(DHT20_t *dht20) {
    return (DHT20_ReadStatus(dht20) & 0x80) == 0x80;
}

uint8_t DHT20_CRC8(uint8_t *ptr, uint8_t len) {
 80012d6:	b480      	push	{r7}
 80012d8:	b085      	sub	sp, #20
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
 80012de:	460b      	mov	r3, r1
 80012e0:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0xFF;
 80012e2:	23ff      	movs	r3, #255	; 0xff
 80012e4:	73fb      	strb	r3, [r7, #15]
    while (len--) {
 80012e6:	e01e      	b.n	8001326 <DHT20_CRC8+0x50>
        crc ^= *ptr++;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	4053      	eors	r3, r2
 80012f4:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; i++) {    if (crc & 0x80) {
 80012f6:	2300      	movs	r3, #0
 80012f8:	73bb      	strb	r3, [r7, #14]
 80012fa:	e011      	b.n	8001320 <DHT20_CRC8+0x4a>
 80012fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001300:	2b00      	cmp	r3, #0
 8001302:	da07      	bge.n	8001314 <DHT20_CRC8+0x3e>
            crc = (crc << 1) ^ 0x31;
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	b25b      	sxtb	r3, r3
 800130a:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800130e:	b25b      	sxtb	r3, r3
 8001310:	73fb      	strb	r3, [r7, #15]
 8001312:	e002      	b.n	800131a <DHT20_CRC8+0x44>
        } else {
            crc <<= 1;
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; i++) {    if (crc & 0x80) {
 800131a:	7bbb      	ldrb	r3, [r7, #14]
 800131c:	3301      	adds	r3, #1
 800131e:	73bb      	strb	r3, [r7, #14]
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	2b07      	cmp	r3, #7
 8001324:	d9ea      	bls.n	80012fc <DHT20_CRC8+0x26>
    while (len--) {
 8001326:	78fb      	ldrb	r3, [r7, #3]
 8001328:	1e5a      	subs	r2, r3, #1
 800132a:	70fa      	strb	r2, [r7, #3]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d1db      	bne.n	80012e8 <DHT20_CRC8+0x12>
        }
    }
}
return crc;
 8001330:	7bfb      	ldrb	r3, [r7, #15]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <DHT20_ResetSensor>:

uint8_t DHT20_ResetSensor(DHT20_t *dht20) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
uint8_t count = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]

// c trng thi v reset nu khng phi l 0x18
if ((DHT20_ReadStatus(dht20) & 0x18) != 0x18) {
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff ffab 	bl	80012a4 <DHT20_ReadStatus>
 800134e:	4603      	mov	r3, r0
 8001350:	f003 0318 	and.w	r3, r3, #24
 8001354:	2b18      	cmp	r3, #24
 8001356:	d023      	beq.n	80013a0 <DHT20_ResetSensor+0x64>
    count++;
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	3301      	adds	r3, #1
 800135c:	73fb      	strb	r3, [r7, #15]
    if (DHT20_ResetRegister(dht20, 0x1B)) count++;
 800135e:	211b      	movs	r1, #27
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f823 	bl	80013ac <DHT20_ResetRegister>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d002      	beq.n	8001372 <DHT20_ResetSensor+0x36>
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	3301      	adds	r3, #1
 8001370:	73fb      	strb	r3, [r7, #15]
    if (DHT20_ResetRegister(dht20, 0x1C)) count++;
 8001372:	211c      	movs	r1, #28
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 f819 	bl	80013ac <DHT20_ResetRegister>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <DHT20_ResetSensor+0x4a>
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	3301      	adds	r3, #1
 8001384:	73fb      	strb	r3, [r7, #15]
    if (DHT20_ResetRegister(dht20, 0x1E)) count++;
 8001386:	211e      	movs	r1, #30
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f80f 	bl	80013ac <DHT20_ResetRegister>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d002      	beq.n	800139a <DHT20_ResetSensor+0x5e>
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	3301      	adds	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(10);
 800139a:	200a      	movs	r0, #10
 800139c:	f001 fafc 	bl	8002998 <HAL_Delay>
}
return count;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <DHT20_ResetRegister>:

uint8_t DHT20_ResetRegister(DHT20_t *dht20, uint8_t reg) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af02      	add	r7, sp, #8
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	70fb      	strb	r3, [r7, #3]
uint8_t value[3] = {0};
 80013b8:	4b25      	ldr	r3, [pc, #148]	; (8001450 <DHT20_ResetRegister+0xa4>)
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	81bb      	strh	r3, [r7, #12]
 80013be:	2300      	movs	r3, #0
 80013c0:	73bb      	strb	r3, [r7, #14]

// Bt u giao tip vi cm bin  reset
if (HAL_I2C_Master_Transmit(dht20->hi2c, Slave_address_dht20 << 1, &reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	1cfa      	adds	r2, r7, #3
 80013c8:	f04f 33ff 	mov.w	r3, #4294967295
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	2170      	movs	r1, #112	; 0x70
 80013d2:	f002 f9b5 	bl	8003740 <HAL_I2C_Master_Transmit>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <DHT20_ResetRegister+0x34>
    return 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	e032      	b.n	8001446 <DHT20_ResetRegister+0x9a>
}
HAL_Delay(5);
 80013e0:	2005      	movs	r0, #5
 80013e2:	f001 fad9 	bl	8002998 <HAL_Delay>

// c gi tr t cm bin
if (HAL_I2C_Master_Receive(dht20->hi2c, Slave_address_dht20 << 1, value, 3, HAL_MAX_DELAY) != HAL_OK) {
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6818      	ldr	r0, [r3, #0]
 80013ea:	f107 020c 	add.w	r2, r7, #12
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2303      	movs	r3, #3
 80013f6:	2170      	movs	r1, #112	; 0x70
 80013f8:	f002 faa0 	bl	800393c <HAL_I2C_Master_Receive>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <DHT20_ResetRegister+0x5a>
    return 0;
 8001402:	2300      	movs	r3, #0
 8001404:	e01f      	b.n	8001446 <DHT20_ResetRegister+0x9a>
}
HAL_Delay(10);
 8001406:	200a      	movs	r0, #10
 8001408:	f001 fac6 	bl	8002998 <HAL_Delay>

// Ghi li gi tr iu chnh vo thanh ghi
uint8_t buffer[3] = {0xB0 | reg, value[1], value[2]};
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8001412:	b2db      	uxtb	r3, r3
 8001414:	723b      	strb	r3, [r7, #8]
 8001416:	7b7b      	ldrb	r3, [r7, #13]
 8001418:	727b      	strb	r3, [r7, #9]
 800141a:	7bbb      	ldrb	r3, [r7, #14]
 800141c:	72bb      	strb	r3, [r7, #10]
if (HAL_I2C_Master_Transmit(dht20->hi2c, Slave_address_dht20 << 1, buffer, 3, HAL_MAX_DELAY) != HAL_OK) {
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	f107 0208 	add.w	r2, r7, #8
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2303      	movs	r3, #3
 800142e:	2170      	movs	r1, #112	; 0x70
 8001430:	f002 f986 	bl	8003740 <HAL_I2C_Master_Transmit>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <DHT20_ResetRegister+0x92>
    return 0;
 800143a:	2300      	movs	r3, #0
 800143c:	e003      	b.n	8001446 <DHT20_ResetRegister+0x9a>
}
HAL_Delay(5);
 800143e:	2005      	movs	r0, #5
 8001440:	f001 faaa 	bl	8002998 <HAL_Delay>

return 1;
 8001444:	2301      	movs	r3, #1
}
 8001446:	4618      	mov	r0, r3
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	0800b364 	.word	0x0800b364

08001454 <lcd_send_buffer>:
DHT20_t dht20;   // nh ngha cu trc DHT20
status_active active;      // nh ngha bin trng thi hot ng
static uint8_t lcd_status;
char lcd_buffer_1[17];
char lcd_buffer_2[17];
static void lcd_send_buffer(){
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	lcd_set_cursor(1, 0);
 8001458:	2100      	movs	r1, #0
 800145a:	2001      	movs	r0, #1
 800145c:	f000 fa8d 	bl	800197a <lcd_set_cursor>
	lcd_send_string(lcd_buffer_1);
 8001460:	4805      	ldr	r0, [pc, #20]	; (8001478 <lcd_send_buffer+0x24>)
 8001462:	f000 fa75 	bl	8001950 <lcd_send_string>
	lcd_set_cursor(2, 0);
 8001466:	2100      	movs	r1, #0
 8001468:	2002      	movs	r0, #2
 800146a:	f000 fa86 	bl	800197a <lcd_set_cursor>
	lcd_send_string(lcd_buffer_2);
 800146e:	4803      	ldr	r0, [pc, #12]	; (800147c <lcd_send_buffer+0x28>)
 8001470:	f000 fa6e 	bl	8001950 <lcd_send_string>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000374 	.word	0x20000374
 800147c:	20000278 	.word	0x20000278

08001480 <global_init>:

void global_init(){
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
//	lcd_initialize();
	DHT20_Init(&dht20, &hi2c1);
 8001484:	4909      	ldr	r1, [pc, #36]	; (80014ac <global_init+0x2c>)
 8001486:	480a      	ldr	r0, [pc, #40]	; (80014b0 <global_init+0x30>)
 8001488:	f7ff fdf2 	bl	8001070 <DHT20_Init>
	active=DHT20_OK;
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <global_init+0x34>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
	setTimer(GLOBAL_TIMER, 1000); // Cho khoi dong cac thiet bi
 8001492:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001496:	2000      	movs	r0, #0
 8001498:	f000 fef6 	bl	8002288 <setTimer>
	status = INIT;
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <global_init+0x38>)
 800149e:	2200      	movs	r2, #0
 80014a0:	701a      	strb	r2, [r3, #0]
	next = INIT;
 80014a2:	4b06      	ldr	r3, [pc, #24]	; (80014bc <global_init+0x3c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000224 	.word	0x20000224
 80014b0:	2000028c 	.word	0x2000028c
 80014b4:	20000289 	.word	0x20000289
 80014b8:	20000385 	.word	0x20000385
 80014bc:	20000204 	.word	0x20000204

080014c0 <watchdog>:

void watchdog(){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	if(active == DHT20_ERROR_CONNECT){
 80014c4:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <watchdog+0x40>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d117      	bne.n	80014fc <watchdog+0x3c>
		status = ERROR_STATE;
 80014cc:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <watchdog+0x44>)
 80014ce:	2208      	movs	r2, #8
 80014d0:	701a      	strb	r2, [r3, #0]
		setTimer(GLOBAL_TIMER, 10000);
 80014d2:	f242 7110 	movw	r1, #10000	; 0x2710
 80014d6:	2000      	movs	r0, #0
 80014d8:	f000 fed6 	bl	8002288 <setTimer>
		if(active == DHT20_ERROR_CONNECT){
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <watchdog+0x40>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d10b      	bne.n	80014fc <watchdog+0x3c>
			snprintf(lcd_buffer_1,17,"DHT20 E_CONNECT");
 80014e4:	4a08      	ldr	r2, [pc, #32]	; (8001508 <watchdog+0x48>)
 80014e6:	2111      	movs	r1, #17
 80014e8:	4808      	ldr	r0, [pc, #32]	; (800150c <watchdog+0x4c>)
 80014ea:	f007 fcdf 	bl	8008eac <sniprintf>
			snprintf(lcd_buffer_2,17,"RECONNECTING ");
 80014ee:	4a08      	ldr	r2, [pc, #32]	; (8001510 <watchdog+0x50>)
 80014f0:	2111      	movs	r1, #17
 80014f2:	4808      	ldr	r0, [pc, #32]	; (8001514 <watchdog+0x54>)
 80014f4:	f007 fcda 	bl	8008eac <sniprintf>
			lcd_send_buffer();
 80014f8:	f7ff ffac 	bl	8001454 <lcd_send_buffer>
		}
	}
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000289 	.word	0x20000289
 8001504:	20000385 	.word	0x20000385
 8001508:	0800b368 	.word	0x0800b368
 800150c:	20000374 	.word	0x20000374
 8001510:	0800b378 	.word	0x0800b378
 8001514:	20000278 	.word	0x20000278

08001518 <global_fsm>:
void global_fsm(){
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b085      	sub	sp, #20
 800151c:	af04      	add	r7, sp, #16
	switch(status){
 800151e:	4ba8      	ldr	r3, [pc, #672]	; (80017c0 <global_fsm+0x2a8>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b09      	cmp	r3, #9
 8001524:	f200 813b 	bhi.w	800179e <global_fsm+0x286>
 8001528:	a201      	add	r2, pc, #4	; (adr r2, 8001530 <global_fsm+0x18>)
 800152a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152e:	bf00      	nop
 8001530:	08001559 	.word	0x08001559
 8001534:	0800157d 	.word	0x0800157d
 8001538:	08001595 	.word	0x08001595
 800153c:	080015bd 	.word	0x080015bd
 8001540:	08001601 	.word	0x08001601
 8001544:	08001649 	.word	0x08001649
 8001548:	08001689 	.word	0x08001689
 800154c:	080016a9 	.word	0x080016a9
 8001550:	0800172f 	.word	0x0800172f
 8001554:	08001707 	.word	0x08001707
	case INIT:
		lcd_init_fsm();
 8001558:	f000 f946 	bl	80017e8 <lcd_init_fsm>
		if(isFlagTimer(GLOBAL_TIMER)){
 800155c:	2000      	movs	r0, #0
 800155e:	f000 fe83 	bl	8002268 <isFlagTimer>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	f000 811c 	beq.w	80017a2 <global_fsm+0x28a>
			setTimer(UPDATE_TIMER, UPDATE_CYCLE);
 800156a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800156e:	2001      	movs	r0, #1
 8001570:	f000 fe8a 	bl	8002288 <setTimer>
			status = CHECK_CONNECTION;
 8001574:	4b92      	ldr	r3, [pc, #584]	; (80017c0 <global_fsm+0x2a8>)
 8001576:	2202      	movs	r2, #2
 8001578:	701a      	strb	r2, [r3, #0]
		}
	 	 break;
 800157a:	e112      	b.n	80017a2 <global_fsm+0x28a>
	case IDLE:
		if(isFlagTimer(GLOBAL_TIMER)){
 800157c:	2000      	movs	r0, #0
 800157e:	f000 fe73 	bl	8002268 <isFlagTimer>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 810e 	beq.w	80017a6 <global_fsm+0x28e>
			status = next;
 800158a:	4b8e      	ldr	r3, [pc, #568]	; (80017c4 <global_fsm+0x2ac>)
 800158c:	781a      	ldrb	r2, [r3, #0]
 800158e:	4b8c      	ldr	r3, [pc, #560]	; (80017c0 <global_fsm+0x2a8>)
 8001590:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001592:	e108      	b.n	80017a6 <global_fsm+0x28e>
	case CHECK_CONNECTION:
		if(DHT20_IsConnected(&dht20) ){
 8001594:	488c      	ldr	r0, [pc, #560]	; (80017c8 <global_fsm+0x2b0>)
 8001596:	f7ff fd91 	bl	80010bc <DHT20_IsConnected>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d006      	beq.n	80015ae <global_fsm+0x96>
			active = DHT20_OK;
 80015a0:	4b8a      	ldr	r3, [pc, #552]	; (80017cc <global_fsm+0x2b4>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	701a      	strb	r2, [r3, #0]
			status = CHECK_READY;
 80015a6:	4b86      	ldr	r3, [pc, #536]	; (80017c0 <global_fsm+0x2a8>)
 80015a8:	2203      	movs	r2, #3
 80015aa:	701a      	strb	r2, [r3, #0]
		}
		else{
			active = DHT20_ERROR_CONNECT;
			status = ERROR_STATE;
		}
		break;
 80015ac:	e104      	b.n	80017b8 <global_fsm+0x2a0>
			active = DHT20_ERROR_CONNECT;
 80015ae:	4b87      	ldr	r3, [pc, #540]	; (80017cc <global_fsm+0x2b4>)
 80015b0:	2202      	movs	r2, #2
 80015b2:	701a      	strb	r2, [r3, #0]
			status = ERROR_STATE;
 80015b4:	4b82      	ldr	r3, [pc, #520]	; (80017c0 <global_fsm+0x2a8>)
 80015b6:	2208      	movs	r2, #8
 80015b8:	701a      	strb	r2, [r3, #0]
		break;
 80015ba:	e0fd      	b.n	80017b8 <global_fsm+0x2a0>
	case CHECK_READY:
		if((DHT20_ReadStatus(&dht20) & 0x18) != 0x18){
 80015bc:	4882      	ldr	r0, [pc, #520]	; (80017c8 <global_fsm+0x2b0>)
 80015be:	f7ff fe71 	bl	80012a4 <DHT20_ReadStatus>
 80015c2:	4603      	mov	r3, r0
 80015c4:	f003 0318 	and.w	r3, r3, #24
 80015c8:	2b18      	cmp	r3, #24
 80015ca:	d00e      	beq.n	80015ea <global_fsm+0xd2>
			DHT20_ResetSensor(&dht20);
 80015cc:	487e      	ldr	r0, [pc, #504]	; (80017c8 <global_fsm+0x2b0>)
 80015ce:	f7ff feb5 	bl	800133c <DHT20_ResetSensor>
		 	setTimer(GLOBAL_TIMER, 1000);
 80015d2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015d6:	2000      	movs	r0, #0
 80015d8:	f000 fe56 	bl	8002288 <setTimer>
			next = CHECK_CONNECTION;
 80015dc:	4b79      	ldr	r3, [pc, #484]	; (80017c4 <global_fsm+0x2ac>)
 80015de:	2202      	movs	r2, #2
 80015e0:	701a      	strb	r2, [r3, #0]
			status = IDLE;
 80015e2:	4b77      	ldr	r3, [pc, #476]	; (80017c0 <global_fsm+0x2a8>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	701a      	strb	r2, [r3, #0]
		else {
			setTimer(GLOBAL_TIMER, 20);
			next = REQUEST_DATA;
			status = IDLE;
		}
		break;
 80015e8:	e0e6      	b.n	80017b8 <global_fsm+0x2a0>
			setTimer(GLOBAL_TIMER, 20);
 80015ea:	2114      	movs	r1, #20
 80015ec:	2000      	movs	r0, #0
 80015ee:	f000 fe4b 	bl	8002288 <setTimer>
			next = REQUEST_DATA;
 80015f2:	4b74      	ldr	r3, [pc, #464]	; (80017c4 <global_fsm+0x2ac>)
 80015f4:	2204      	movs	r2, #4
 80015f6:	701a      	strb	r2, [r3, #0]
			status = IDLE;
 80015f8:	4b71      	ldr	r3, [pc, #452]	; (80017c0 <global_fsm+0x2a8>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	701a      	strb	r2, [r3, #0]
		break;
 80015fe:	e0db      	b.n	80017b8 <global_fsm+0x2a0>
	case REQUEST_DATA:
		if(HAL_GetTick() - dht20.lastRead >= 1000){
 8001600:	f001 f9c0 	bl	8002984 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	4b70      	ldr	r3, [pc, #448]	; (80017c8 <global_fsm+0x2b0>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001610:	d316      	bcc.n	8001640 <global_fsm+0x128>
			active = DHT20_RequestData(&dht20);
 8001612:	486d      	ldr	r0, [pc, #436]	; (80017c8 <global_fsm+0x2b0>)
 8001614:	f7ff fd6e 	bl	80010f4 <DHT20_RequestData>
 8001618:	4603      	mov	r3, r0
 800161a:	461a      	mov	r2, r3
 800161c:	4b6b      	ldr	r3, [pc, #428]	; (80017cc <global_fsm+0x2b4>)
 800161e:	701a      	strb	r2, [r3, #0]
			if (active == DHT20_OK){
 8001620:	4b6a      	ldr	r3, [pc, #424]	; (80017cc <global_fsm+0x2b4>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	f040 80c0 	bne.w	80017aa <global_fsm+0x292>
				setTimer(GLOBAL_TIMER, 80);
 800162a:	2150      	movs	r1, #80	; 0x50
 800162c:	2000      	movs	r0, #0
 800162e:	f000 fe2b 	bl	8002288 <setTimer>
				next = READ_DATA;
 8001632:	4b64      	ldr	r3, [pc, #400]	; (80017c4 <global_fsm+0x2ac>)
 8001634:	2205      	movs	r2, #5
 8001636:	701a      	strb	r2, [r3, #0]
				status = IDLE;
 8001638:	4b61      	ldr	r3, [pc, #388]	; (80017c0 <global_fsm+0x2a8>)
 800163a:	2201      	movs	r2, #1
 800163c:	701a      	strb	r2, [r3, #0]
			}
		}
		else{
			active = DHT20_ERROR_LASTREAD;
		}
		break;
 800163e:	e0b4      	b.n	80017aa <global_fsm+0x292>
			active = DHT20_ERROR_LASTREAD;
 8001640:	4b62      	ldr	r3, [pc, #392]	; (80017cc <global_fsm+0x2b4>)
 8001642:	2206      	movs	r2, #6
 8001644:	701a      	strb	r2, [r3, #0]
		break;
 8001646:	e0b0      	b.n	80017aa <global_fsm+0x292>
	case READ_DATA:
		if(HAL_GetTick() - dht20.lastRequest < 1000){
 8001648:	f001 f99c 	bl	8002984 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	4b5e      	ldr	r3, [pc, #376]	; (80017c8 <global_fsm+0x2b0>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001658:	d212      	bcs.n	8001680 <global_fsm+0x168>
			active = DHT20_ReadData(&dht20);
 800165a:	485b      	ldr	r0, [pc, #364]	; (80017c8 <global_fsm+0x2b0>)
 800165c:	f7ff fd74 	bl	8001148 <DHT20_ReadData>
 8001660:	4603      	mov	r3, r0
 8001662:	461a      	mov	r2, r3
 8001664:	4b59      	ldr	r3, [pc, #356]	; (80017cc <global_fsm+0x2b4>)
 8001666:	701a      	strb	r2, [r3, #0]
			if(active == DHT20_OK){
 8001668:	4b58      	ldr	r3, [pc, #352]	; (80017cc <global_fsm+0x2b4>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d103      	bne.n	8001678 <global_fsm+0x160>
				status = CONVERT_DATA;
 8001670:	4b53      	ldr	r3, [pc, #332]	; (80017c0 <global_fsm+0x2a8>)
 8001672:	2206      	movs	r2, #6
 8001674:	701a      	strb	r2, [r3, #0]
			}
		}
		else{
			active = DHT20_ERROR_READ_TIMEOUT;
		}
		break;
 8001676:	e09f      	b.n	80017b8 <global_fsm+0x2a0>
				status = REQUEST_DATA;
 8001678:	4b51      	ldr	r3, [pc, #324]	; (80017c0 <global_fsm+0x2a8>)
 800167a:	2204      	movs	r2, #4
 800167c:	701a      	strb	r2, [r3, #0]
		break;
 800167e:	e09b      	b.n	80017b8 <global_fsm+0x2a0>
			active = DHT20_ERROR_READ_TIMEOUT;
 8001680:	4b52      	ldr	r3, [pc, #328]	; (80017cc <global_fsm+0x2b4>)
 8001682:	2205      	movs	r2, #5
 8001684:	701a      	strb	r2, [r3, #0]
		break;
 8001686:	e097      	b.n	80017b8 <global_fsm+0x2a0>
	case CONVERT_DATA:
		active = DHT20_Convert(&dht20);
 8001688:	484f      	ldr	r0, [pc, #316]	; (80017c8 <global_fsm+0x2b0>)
 800168a:	f7ff fd9b 	bl	80011c4 <DHT20_Convert>
 800168e:	4603      	mov	r3, r0
 8001690:	461a      	mov	r2, r3
 8001692:	4b4e      	ldr	r3, [pc, #312]	; (80017cc <global_fsm+0x2b4>)
 8001694:	701a      	strb	r2, [r3, #0]
		if(active == DHT20_OK){
 8001696:	4b4d      	ldr	r3, [pc, #308]	; (80017cc <global_fsm+0x2b4>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	f040 8087 	bne.w	80017ae <global_fsm+0x296>
			status = SEND_DATA;
 80016a0:	4b47      	ldr	r3, [pc, #284]	; (80017c0 <global_fsm+0x2a8>)
 80016a2:	2207      	movs	r2, #7
 80016a4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80016a6:	e082      	b.n	80017ae <global_fsm+0x296>
	case SEND_DATA:
	    if (isFlagTimer(UPDATE_TIMER)) {
 80016a8:	2001      	movs	r0, #1
 80016aa:	f000 fddd 	bl	8002268 <isFlagTimer>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d07e      	beq.n	80017b2 <global_fsm+0x29a>
	        setTimer(UPDATE_TIMER, UPDATE_CYCLE);
 80016b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016b8:	2001      	movs	r0, #1
 80016ba:	f000 fde5 	bl	8002288 <setTimer>
	        snprintf(lcd_buffer_1, 17, "Temp: %.2f %cC  ", dht20.temperature, 0xDF);
 80016be:	4b42      	ldr	r3, [pc, #264]	; (80017c8 <global_fsm+0x2b0>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe feb0 	bl	8000428 <__aeabi_f2d>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	21df      	movs	r1, #223	; 0xdf
 80016ce:	9102      	str	r1, [sp, #8]
 80016d0:	e9cd 2300 	strd	r2, r3, [sp]
 80016d4:	4a3e      	ldr	r2, [pc, #248]	; (80017d0 <global_fsm+0x2b8>)
 80016d6:	2111      	movs	r1, #17
 80016d8:	483e      	ldr	r0, [pc, #248]	; (80017d4 <global_fsm+0x2bc>)
 80016da:	f007 fbe7 	bl	8008eac <sniprintf>
	        snprintf(lcd_buffer_2, 17, "Humi: %.2f %%   ", dht20.humidity);
 80016de:	4b3a      	ldr	r3, [pc, #232]	; (80017c8 <global_fsm+0x2b0>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fea0 	bl	8000428 <__aeabi_f2d>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	e9cd 2300 	strd	r2, r3, [sp]
 80016f0:	4a39      	ldr	r2, [pc, #228]	; (80017d8 <global_fsm+0x2c0>)
 80016f2:	2111      	movs	r1, #17
 80016f4:	4839      	ldr	r0, [pc, #228]	; (80017dc <global_fsm+0x2c4>)
 80016f6:	f007 fbd9 	bl	8008eac <sniprintf>
	        lcd_send_buffer();
 80016fa:	f7ff feab 	bl	8001454 <lcd_send_buffer>

	        // Chuyn sang trng thi iu khin LED
	        status = UPDATE_LED;
 80016fe:	4b30      	ldr	r3, [pc, #192]	; (80017c0 <global_fsm+0x2a8>)
 8001700:	2209      	movs	r2, #9
 8001702:	701a      	strb	r2, [r3, #0]
	    }
	    break;
 8001704:	e055      	b.n	80017b2 <global_fsm+0x29a>
	case UPDATE_LED:
	    // iu chnh LED 1 (nhit ) v LED 2 ( m)
	    setting_led_RGB((int)dht20.temperature, (int)dht20.humidity);
 8001706:	4b30      	ldr	r3, [pc, #192]	; (80017c8 <global_fsm+0x2b0>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fc6a 	bl	8000fe4 <__aeabi_f2iz>
 8001710:	4604      	mov	r4, r0
 8001712:	4b2d      	ldr	r3, [pc, #180]	; (80017c8 <global_fsm+0x2b0>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fc64 	bl	8000fe4 <__aeabi_f2iz>
 800171c:	4603      	mov	r3, r0
 800171e:	4619      	mov	r1, r3
 8001720:	4620      	mov	r0, r4
 8001722:	f000 fb6d 	bl	8001e00 <setting_led_RGB>

	    // Sau khi cp nht LED, quay li trng thi ch
	    status = CHECK_READY;
 8001726:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <global_fsm+0x2a8>)
 8001728:	2203      	movs	r2, #3
 800172a:	701a      	strb	r2, [r3, #0]
	    break;
 800172c:	e044      	b.n	80017b8 <global_fsm+0x2a0>

	case ERROR_STATE:
		if(active == DHT20_ERROR_CONNECT){
 800172e:	4b27      	ldr	r3, [pc, #156]	; (80017cc <global_fsm+0x2b4>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b02      	cmp	r3, #2
 8001734:	d124      	bne.n	8001780 <global_fsm+0x268>
			while(!DHT20_IsConnected(&dht20)){
 8001736:	e013      	b.n	8001760 <global_fsm+0x248>
				if(isFlagTimer(GLOBAL_TIMER)){
 8001738:	2000      	movs	r0, #0
 800173a:	f000 fd95 	bl	8002268 <isFlagTimer>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d00d      	beq.n	8001760 <global_fsm+0x248>
					snprintf(lcd_buffer_1,17,"Time out! DHT20");
 8001744:	4a26      	ldr	r2, [pc, #152]	; (80017e0 <global_fsm+0x2c8>)
 8001746:	2111      	movs	r1, #17
 8001748:	4822      	ldr	r0, [pc, #136]	; (80017d4 <global_fsm+0x2bc>)
 800174a:	f007 fbaf 	bl	8008eac <sniprintf>
					snprintf(lcd_buffer_2,17,"Can't connect");
 800174e:	4a25      	ldr	r2, [pc, #148]	; (80017e4 <global_fsm+0x2cc>)
 8001750:	2111      	movs	r1, #17
 8001752:	4822      	ldr	r0, [pc, #136]	; (80017dc <global_fsm+0x2c4>)
 8001754:	f007 fbaa 	bl	8008eac <sniprintf>
					lcd_send_buffer();
 8001758:	f7ff fe7c 	bl	8001454 <lcd_send_buffer>
					Error_Handler();
 800175c:	f000 fd7e 	bl	800225c <Error_Handler>
			while(!DHT20_IsConnected(&dht20)){
 8001760:	4819      	ldr	r0, [pc, #100]	; (80017c8 <global_fsm+0x2b0>)
 8001762:	f7ff fcab 	bl	80010bc <DHT20_IsConnected>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0e5      	beq.n	8001738 <global_fsm+0x220>
				}
			}
			setTimer(GLOBAL_TIMER, 100);
 800176c:	2164      	movs	r1, #100	; 0x64
 800176e:	2000      	movs	r0, #0
 8001770:	f000 fd8a 	bl	8002288 <setTimer>
			status = INIT;
 8001774:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <global_fsm+0x2a8>)
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]
			active = DHT20_OK;
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <global_fsm+0x2b4>)
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
		  }
		if(isFlagTimer(LCD_TIMER)){
 8001780:	2002      	movs	r0, #2
 8001782:	f000 fd71 	bl	8002268 <isFlagTimer>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d014      	beq.n	80017b6 <global_fsm+0x29e>
			setTimer(GLOBAL_TIMER, 1000);
 800178c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001790:	2000      	movs	r0, #0
 8001792:	f000 fd79 	bl	8002288 <setTimer>
			status = INIT;
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <global_fsm+0x2a8>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
		}
	    break;
 800179c:	e00b      	b.n	80017b6 <global_fsm+0x29e>

	default :
		break;
 800179e:	bf00      	nop
 80017a0:	e00a      	b.n	80017b8 <global_fsm+0x2a0>
	 	 break;
 80017a2:	bf00      	nop
 80017a4:	e008      	b.n	80017b8 <global_fsm+0x2a0>
		break;
 80017a6:	bf00      	nop
 80017a8:	e006      	b.n	80017b8 <global_fsm+0x2a0>
		break;
 80017aa:	bf00      	nop
 80017ac:	e004      	b.n	80017b8 <global_fsm+0x2a0>
		break;
 80017ae:	bf00      	nop
 80017b0:	e002      	b.n	80017b8 <global_fsm+0x2a0>
	    break;
 80017b2:	bf00      	nop
 80017b4:	e000      	b.n	80017b8 <global_fsm+0x2a0>
	    break;
 80017b6:	bf00      	nop
	}
}
 80017b8:	bf00      	nop
 80017ba:	3704      	adds	r7, #4
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd90      	pop	{r4, r7, pc}
 80017c0:	20000385 	.word	0x20000385
 80017c4:	20000204 	.word	0x20000204
 80017c8:	2000028c 	.word	0x2000028c
 80017cc:	20000289 	.word	0x20000289
 80017d0:	0800b388 	.word	0x0800b388
 80017d4:	20000374 	.word	0x20000374
 80017d8:	0800b39c 	.word	0x0800b39c
 80017dc:	20000278 	.word	0x20000278
 80017e0:	0800b3b0 	.word	0x0800b3b0
 80017e4:	0800b3c0 	.word	0x0800b3c0

080017e8 <lcd_init_fsm>:
	LCD_WAIT,
	LCD_DONE
};
static uint8_t init_status = LCD_SEND, cmd_index = 0;
static uint8_t init_cmds[]={0x33, 0x32, 0x28, 0x01, 0x06, 0x0C, 0x02, 0x80 };
void lcd_init_fsm(){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
	switch (init_status) {
 80017ec:	4b1b      	ldr	r3, [pc, #108]	; (800185c <lcd_init_fsm+0x74>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d002      	beq.n	80017fa <lcd_init_fsm+0x12>
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d016      	beq.n	8001826 <lcd_init_fsm+0x3e>
				else init_status = LCD_SEND;
			}
			break;

		default:
			break;
 80017f8:	e02d      	b.n	8001856 <lcd_init_fsm+0x6e>
			lcd_send_command(init_cmds[cmd_index]);
 80017fa:	4b19      	ldr	r3, [pc, #100]	; (8001860 <lcd_init_fsm+0x78>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	4b18      	ldr	r3, [pc, #96]	; (8001864 <lcd_init_fsm+0x7c>)
 8001802:	5c9b      	ldrb	r3, [r3, r2]
 8001804:	4618      	mov	r0, r3
 8001806:	f000 f833 	bl	8001870 <lcd_send_command>
			cmd_index++;
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <lcd_init_fsm+0x78>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b13      	ldr	r3, [pc, #76]	; (8001860 <lcd_init_fsm+0x78>)
 8001814:	701a      	strb	r2, [r3, #0]
			setTimer(LCD_TIMER, 50);
 8001816:	2132      	movs	r1, #50	; 0x32
 8001818:	2002      	movs	r0, #2
 800181a:	f000 fd35 	bl	8002288 <setTimer>
			init_status=LCD_WAIT;
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <lcd_init_fsm+0x74>)
 8001820:	2201      	movs	r2, #1
 8001822:	701a      	strb	r2, [r3, #0]
			break;
 8001824:	e017      	b.n	8001856 <lcd_init_fsm+0x6e>
			if(isFlagTimer(LCD_TIMER)){
 8001826:	2002      	movs	r0, #2
 8001828:	f000 fd1e 	bl	8002268 <isFlagTimer>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d010      	beq.n	8001854 <lcd_init_fsm+0x6c>
				if(cmd_index > 7 ){
 8001832:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <lcd_init_fsm+0x78>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b07      	cmp	r3, #7
 8001838:	d909      	bls.n	800184e <lcd_init_fsm+0x66>
					lcd_send_string("Please wait...");
 800183a:	480b      	ldr	r0, [pc, #44]	; (8001868 <lcd_init_fsm+0x80>)
 800183c:	f000 f888 	bl	8001950 <lcd_send_string>
					lcd_status = 0;
 8001840:	4b0a      	ldr	r3, [pc, #40]	; (800186c <lcd_init_fsm+0x84>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
					init_status = LCD_DONE;
 8001846:	4b05      	ldr	r3, [pc, #20]	; (800185c <lcd_init_fsm+0x74>)
 8001848:	2202      	movs	r2, #2
 800184a:	701a      	strb	r2, [r3, #0]
			break;
 800184c:	e002      	b.n	8001854 <lcd_init_fsm+0x6c>
				else init_status = LCD_SEND;
 800184e:	4b03      	ldr	r3, [pc, #12]	; (800185c <lcd_init_fsm+0x74>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
			break;
 8001854:	bf00      	nop
	}
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000206 	.word	0x20000206
 8001860:	20000207 	.word	0x20000207
 8001864:	20000000 	.word	0x20000000
 8001868:	0800b3d0 	.word	0x0800b3d0
 800186c:	20000205 	.word	0x20000205

08001870 <lcd_send_command>:
// Gui du lieu dieu khien
/*
 * @brief
 * @param
 */
void lcd_send_command(uint8_t command) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af02      	add	r7, sp, #8
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer[4];
    // Doc 4-bit dau
    buffer[0] = (command & 0b11110000) | START_READ_CMD;
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	f023 030f 	bic.w	r3, r3, #15
 8001882:	b25b      	sxtb	r3, r3
 8001884:	f043 030c 	orr.w	r3, r3, #12
 8001888:	b25b      	sxtb	r3, r3
 800188a:	b2db      	uxtb	r3, r3
 800188c:	733b      	strb	r3, [r7, #12]
    buffer[1] = (command & 0b11110000) | STOP_READ_CMD;
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	f023 030f 	bic.w	r3, r3, #15
 8001896:	b25b      	sxtb	r3, r3
 8001898:	f043 0308 	orr.w	r3, r3, #8
 800189c:	b25b      	sxtb	r3, r3
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	737b      	strb	r3, [r7, #13]
    // Doc 4-bit sau
    buffer[2] = (command << 4) | START_READ_CMD;
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f043 030c 	orr.w	r3, r3, #12
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	73bb      	strb	r3, [r7, #14]
    buffer[3] = (command << 4) | STOP_READ_CMD;
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	011b      	lsls	r3, r3, #4
 80018b6:	b25b      	sxtb	r3, r3
 80018b8:	f043 0308 	orr.w	r3, r3, #8
 80018bc:	b25b      	sxtb	r3, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	73fb      	strb	r3, [r7, #15]
    // Gui qua i2c
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS, buffer, 4, 100);
 80018c2:	f107 020c 	add.w	r2, r7, #12
 80018c6:	2364      	movs	r3, #100	; 0x64
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2304      	movs	r3, #4
 80018cc:	2142      	movs	r1, #66	; 0x42
 80018ce:	4803      	ldr	r0, [pc, #12]	; (80018dc <lcd_send_command+0x6c>)
 80018d0:	f001 ff36 	bl	8003740 <HAL_I2C_Master_Transmit>
}
 80018d4:	bf00      	nop
 80018d6:	3710      	adds	r7, #16
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000224 	.word	0x20000224

080018e0 <lcd_send_data>:
// Gui du lieu hien thi
void lcd_send_data(uint8_t data) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer[4];
    // Doc 4-bit dau
    buffer[0] = (data & 0b11110000) | START_READ_DATA;
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	f023 030f 	bic.w	r3, r3, #15
 80018f2:	b25b      	sxtb	r3, r3
 80018f4:	f043 030d 	orr.w	r3, r3, #13
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	733b      	strb	r3, [r7, #12]
    buffer[1] = (data & 0b11110000) | STOP_READ_DATA;
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	f023 030f 	bic.w	r3, r3, #15
 8001906:	b25b      	sxtb	r3, r3
 8001908:	f043 0309 	orr.w	r3, r3, #9
 800190c:	b25b      	sxtb	r3, r3
 800190e:	b2db      	uxtb	r3, r3
 8001910:	737b      	strb	r3, [r7, #13]
    // Doc 4-bit sau
    buffer[2] = (data << 4) | START_READ_DATA;
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	b25b      	sxtb	r3, r3
 8001918:	f043 030d 	orr.w	r3, r3, #13
 800191c:	b25b      	sxtb	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	73bb      	strb	r3, [r7, #14]
    buffer[3] = (data << 4) | STOP_READ_DATA;
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	011b      	lsls	r3, r3, #4
 8001926:	b25b      	sxtb	r3, r3
 8001928:	f043 0309 	orr.w	r3, r3, #9
 800192c:	b25b      	sxtb	r3, r3
 800192e:	b2db      	uxtb	r3, r3
 8001930:	73fb      	strb	r3, [r7, #15]
    // Gui qua i2c
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS, buffer, 4, 100);
 8001932:	f107 020c 	add.w	r2, r7, #12
 8001936:	2364      	movs	r3, #100	; 0x64
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2304      	movs	r3, #4
 800193c:	2142      	movs	r1, #66	; 0x42
 800193e:	4803      	ldr	r0, [pc, #12]	; (800194c <lcd_send_data+0x6c>)
 8001940:	f001 fefe 	bl	8003740 <HAL_I2C_Master_Transmit>
}
 8001944:	bf00      	nop
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000224 	.word	0x20000224

08001950 <lcd_send_string>:
    HAL_Delay(50);

    lcd_send_command(0x80); // Vi tri DRAM = 0
}
// Gui chuoi den lcd
void lcd_send_string(const char *str) {
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
    while (*str)
 8001958:	e006      	b.n	8001968 <lcd_send_string+0x18>
    {
        lcd_send_data(*str++);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff ffbc 	bl	80018e0 <lcd_send_data>
    while (*str)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1f4      	bne.n	800195a <lcd_send_string+0xa>
    }
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <lcd_set_cursor>:
    lcd_send_command(0x01); // Lnh xa mn hnh
}

// Di chuyen con tro
void lcd_set_cursor(uint8_t row, uint8_t col)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b084      	sub	sp, #16
 800197e:	af00      	add	r7, sp, #0
 8001980:	4603      	mov	r3, r0
 8001982:	460a      	mov	r2, r1
 8001984:	71fb      	strb	r3, [r7, #7]
 8001986:	4613      	mov	r3, r2
 8001988:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    if (row == 1) {
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d103      	bne.n	8001998 <lcd_set_cursor+0x1e>
        address = 0x80 + col; // Hang 1
 8001990:	79bb      	ldrb	r3, [r7, #6]
 8001992:	3b80      	subs	r3, #128	; 0x80
 8001994:	73fb      	strb	r3, [r7, #15]
 8001996:	e002      	b.n	800199e <lcd_set_cursor+0x24>
    }else {
        address = 0xC0 + col; // Hang 2
 8001998:	79bb      	ldrb	r3, [r7, #6]
 800199a:	3b40      	subs	r3, #64	; 0x40
 800199c:	73fb      	strb	r3, [r7, #15]
    }
    lcd_send_command(address);
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff65 	bl	8001870 <lcd_send_command>
}
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <resetAllLED>:
 *  Created on: Nov 20, 2024
 *      Author: ASUS
 */
#include "led_RGB.h"

void resetAllLED(void) {
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
	for (int i = 0; i < 24 * NUM_OF_LED; i++) pwmData[i] = 1;
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	e007      	b.n	80019cc <resetAllLED+0x1c>
 80019bc:	4a08      	ldr	r2, [pc, #32]	; (80019e0 <resetAllLED+0x30>)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2101      	movs	r1, #1
 80019c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	3301      	adds	r3, #1
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b5f      	cmp	r3, #95	; 0x5f
 80019d0:	ddf4      	ble.n	80019bc <resetAllLED+0xc>
}
 80019d2:	bf00      	nop
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	200002b4 	.word	0x200002b4

080019e4 <setLED>:
void setAllLED (void) {
	for (int i = 0; i < 24 * NUM_OF_LED; i++) pwmData[i] = 2;
}
void setLED (int LEDposition, int Red, int Green, int Blue) {
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	; 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
 80019f0:	603b      	str	r3, [r7, #0]
	for (int i = 7; i >= 0; i--) { // Set the first 8 out of 24 to green
 80019f2:	2307      	movs	r3, #7
 80019f4:	61fb      	str	r3, [r7, #28]
 80019f6:	e017      	b.n	8001a28 <setLED+0x44>
	        pwmData[24*LEDposition + 7 - i] = ((Green >> i) & 1) + 1;
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	fa42 f303 	asr.w	r3, r2, r3
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	b299      	uxth	r1, r3
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	4413      	add	r3, r2
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	1dda      	adds	r2, r3, #7
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	1c4a      	adds	r2, r1, #1
 8001a1a:	b291      	uxth	r1, r2
 8001a1c:	4a26      	ldr	r2, [pc, #152]	; (8001ab8 <setLED+0xd4>)
 8001a1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 7; i >= 0; i--) { // Set the first 8 out of 24 to green
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	61fb      	str	r3, [r7, #28]
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	dae4      	bge.n	80019f8 <setLED+0x14>
	    }
	for (int i = 7; i >= 0; i--) { // Set the second 8 out of 24 to red
 8001a2e:	2307      	movs	r3, #7
 8001a30:	61bb      	str	r3, [r7, #24]
 8001a32:	e018      	b.n	8001a66 <setLED+0x82>
	        pwmData[24*LEDposition + 15 - i] = ((Red >> i) & 1) + 1;
 8001a34:	68ba      	ldr	r2, [r7, #8]
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	fa42 f303 	asr.w	r3, r2, r3
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	b299      	uxth	r1, r3
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	f103 020f 	add.w	r2, r3, #15
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	1c4a      	adds	r2, r1, #1
 8001a58:	b291      	uxth	r1, r2
 8001a5a:	4a17      	ldr	r2, [pc, #92]	; (8001ab8 <setLED+0xd4>)
 8001a5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 7; i >= 0; i--) { // Set the second 8 out of 24 to red
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	dae3      	bge.n	8001a34 <setLED+0x50>
	}
	for (int i = 7; i >= 0; i--) { // Set the third 8 out of 24 to blue
 8001a6c:	2307      	movs	r3, #7
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e018      	b.n	8001aa4 <setLED+0xc0>
	        pwmData[24*LEDposition + 23 - i] = ((Blue >> i) & 1) + 1;
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	fa42 f303 	asr.w	r3, r2, r3
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	b299      	uxth	r1, r3
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	f103 0217 	add.w	r2, r3, #23
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	1c4a      	adds	r2, r1, #1
 8001a96:	b291      	uxth	r1, r2
 8001a98:	4a07      	ldr	r2, [pc, #28]	; (8001ab8 <setLED+0xd4>)
 8001a9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 7; i >= 0; i--) { // Set the third 8 out of 24 to blue
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	dae3      	bge.n	8001a72 <setLED+0x8e>
	}
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	3724      	adds	r7, #36	; 0x24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	200002b4 	.word	0x200002b4

08001abc <ws2812Send>:

void ws2812Send()
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
    if (HAL_DMA_GetState(htim3.hdma[TIM_DMA_ID_CC1]) == HAL_DMA_STATE_READY)
 8001ac0:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <ws2812Send+0x24>)
 8001ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f001 fb0d 	bl	80030e4 <HAL_DMA_GetState>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d105      	bne.n	8001adc <ws2812Send+0x20>
    {
        HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)pwmData, 24 * NUM_OF_LED);
 8001ad0:	2360      	movs	r3, #96	; 0x60
 8001ad2:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <ws2812Send+0x28>)
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4802      	ldr	r0, [pc, #8]	; (8001ae0 <ws2812Send+0x24>)
 8001ad8:	f004 ff24 	bl	8006924 <HAL_TIM_PWM_Start_DMA>
    }
}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000388 	.word	0x20000388
 8001ae4:	200002b4 	.word	0x200002b4

08001ae8 <interpolateColor>:

void interpolateColor(int startValue, int endValue, int currentValue,
                      uint8_t startRed, uint8_t startGreen, uint8_t startBlue,
                      uint8_t endRed, uint8_t endGreen, uint8_t endBlue,
                      uint8_t *red, uint8_t *green, uint8_t *blue) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b087      	sub	sp, #28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
 8001af4:	70fb      	strb	r3, [r7, #3]
    float factor = (float)(currentValue - startValue) / (endValue - startValue);
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff f8cd 	bl	8000c9c <__aeabi_i2f>
 8001b02:	4604      	mov	r4, r0
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff f8c6 	bl	8000c9c <__aeabi_i2f>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4619      	mov	r1, r3
 8001b14:	4620      	mov	r0, r4
 8001b16:	f7ff f9c9 	bl	8000eac <__aeabi_fdiv>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	617b      	str	r3, [r7, #20]

    *red = (uint8_t)(startRed + factor * (endRed - startRed));
 8001b1e:	78fb      	ldrb	r3, [r7, #3]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff f8bb 	bl	8000c9c <__aeabi_i2f>
 8001b26:	4604      	mov	r4, r0
 8001b28:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff f8b3 	bl	8000c9c <__aeabi_i2f>
 8001b36:	4603      	mov	r3, r0
 8001b38:	6979      	ldr	r1, [r7, #20]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff f902 	bl	8000d44 <__aeabi_fmul>
 8001b40:	4603      	mov	r3, r0
 8001b42:	4619      	mov	r1, r3
 8001b44:	4620      	mov	r0, r4
 8001b46:	f7fe fff5 	bl	8000b34 <__addsf3>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fa6f 	bl	8001030 <__aeabi_f2uiz>
 8001b52:	4603      	mov	r3, r0
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b58:	701a      	strb	r2, [r3, #0]
    *green = (uint8_t)(startGreen + factor * (endGreen - startGreen));
 8001b5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff f89c 	bl	8000c9c <__aeabi_i2f>
 8001b64:	4604      	mov	r4, r0
 8001b66:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8001b6a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff f893 	bl	8000c9c <__aeabi_i2f>
 8001b76:	4603      	mov	r3, r0
 8001b78:	6979      	ldr	r1, [r7, #20]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff f8e2 	bl	8000d44 <__aeabi_fmul>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4619      	mov	r1, r3
 8001b84:	4620      	mov	r0, r4
 8001b86:	f7fe ffd5 	bl	8000b34 <__addsf3>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fa4f 	bl	8001030 <__aeabi_f2uiz>
 8001b92:	4603      	mov	r3, r0
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b98:	701a      	strb	r2, [r3, #0]
    *blue = (uint8_t)(startBlue + factor * (endBlue - startBlue));
 8001b9a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff f87c 	bl	8000c9c <__aeabi_i2f>
 8001ba4:	4604      	mov	r4, r0
 8001ba6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001baa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff f873 	bl	8000c9c <__aeabi_i2f>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6979      	ldr	r1, [r7, #20]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff f8c2 	bl	8000d44 <__aeabi_fmul>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	f7fe ffb5 	bl	8000b34 <__addsf3>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff fa2f 	bl	8001030 <__aeabi_f2uiz>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bd8:	701a      	strb	r2, [r3, #0]
}
 8001bda:	bf00      	nop
 8001bdc:	371c      	adds	r7, #28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd90      	pop	{r4, r7, pc}

08001be2 <setTemperatureColor>:

void setTemperatureColor(int temperature, uint8_t *red, uint8_t *green, uint8_t *blue) {
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b08c      	sub	sp, #48	; 0x30
 8001be6:	af08      	add	r7, sp, #32
 8001be8:	60f8      	str	r0, [r7, #12]
 8001bea:	60b9      	str	r1, [r7, #8]
 8001bec:	607a      	str	r2, [r7, #4]
 8001bee:	603b      	str	r3, [r7, #0]
    if (temperature < 30 && temperature > 20) {
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2b1d      	cmp	r3, #29
 8001bf4:	dc19      	bgt.n	8001c2a <setTemperatureColor+0x48>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2b14      	cmp	r3, #20
 8001bfa:	dd16      	ble.n	8001c2a <setTemperatureColor+0x48>
        // Xanh dng nht chuyn sang m
        interpolateColor(20, 30, temperature, 0, 0, 255, 0, 0, 128, red, green, blue);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	9307      	str	r3, [sp, #28]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	9306      	str	r3, [sp, #24]
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	9305      	str	r3, [sp, #20]
 8001c08:	2380      	movs	r3, #128	; 0x80
 8001c0a:	9304      	str	r3, [sp, #16]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9303      	str	r3, [sp, #12]
 8001c10:	2300      	movs	r3, #0
 8001c12:	9302      	str	r3, [sp, #8]
 8001c14:	23ff      	movs	r3, #255	; 0xff
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	2300      	movs	r3, #0
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	211e      	movs	r1, #30
 8001c22:	2014      	movs	r0, #20
 8001c24:	f7ff ff60 	bl	8001ae8 <interpolateColor>
 8001c28:	e050      	b.n	8001ccc <setTemperatureColor+0xea>
    } else if (temperature >= 30 && temperature < 35) {
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b1d      	cmp	r3, #29
 8001c2e:	dd19      	ble.n	8001c64 <setTemperatureColor+0x82>
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b22      	cmp	r3, #34	; 0x22
 8001c34:	dc16      	bgt.n	8001c64 <setTemperatureColor+0x82>
        // Vng sang cam
        interpolateColor(30, 35, temperature, 255, 255, 0, 255, 128, 0, red, green, blue);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	9307      	str	r3, [sp, #28]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	9306      	str	r3, [sp, #24]
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	9305      	str	r3, [sp, #20]
 8001c42:	2300      	movs	r3, #0
 8001c44:	9304      	str	r3, [sp, #16]
 8001c46:	2380      	movs	r3, #128	; 0x80
 8001c48:	9303      	str	r3, [sp, #12]
 8001c4a:	23ff      	movs	r3, #255	; 0xff
 8001c4c:	9302      	str	r3, [sp, #8]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	9301      	str	r3, [sp, #4]
 8001c52:	23ff      	movs	r3, #255	; 0xff
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	23ff      	movs	r3, #255	; 0xff
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	2123      	movs	r1, #35	; 0x23
 8001c5c:	201e      	movs	r0, #30
 8001c5e:	f7ff ff43 	bl	8001ae8 <interpolateColor>
 8001c62:	e033      	b.n	8001ccc <setTemperatureColor+0xea>
    } else if (temperature >= 35 && temperature <= 40) {
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b22      	cmp	r3, #34	; 0x22
 8001c68:	dd19      	ble.n	8001c9e <setTemperatureColor+0xbc>
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2b28      	cmp	r3, #40	; 0x28
 8001c6e:	dc16      	bgt.n	8001c9e <setTemperatureColor+0xbc>
        // Cam sang 
        interpolateColor(35, 40, temperature, 255, 128, 0, 255, 0, 0, red, green, blue);
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	9307      	str	r3, [sp, #28]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	9306      	str	r3, [sp, #24]
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	9305      	str	r3, [sp, #20]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9304      	str	r3, [sp, #16]
 8001c80:	2300      	movs	r3, #0
 8001c82:	9303      	str	r3, [sp, #12]
 8001c84:	23ff      	movs	r3, #255	; 0xff
 8001c86:	9302      	str	r3, [sp, #8]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	2380      	movs	r3, #128	; 0x80
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	23ff      	movs	r3, #255	; 0xff
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	2128      	movs	r1, #40	; 0x28
 8001c96:	2023      	movs	r0, #35	; 0x23
 8001c98:	f7ff ff26 	bl	8001ae8 <interpolateColor>
 8001c9c:	e016      	b.n	8001ccc <setTemperatureColor+0xea>
    } else if (temperature > 40) {
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2b28      	cmp	r3, #40	; 0x28
 8001ca2:	dd09      	ble.n	8001cb8 <setTemperatureColor+0xd6>
    	*red = 255;
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	22ff      	movs	r2, #255	; 0xff
 8001ca8:	701a      	strb	r2, [r3, #0]
    	*green = 0;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]
    	*blue = 0;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
    } else {
        *red = 0;
        *green = 0;
        *blue = 0;
    }
}
 8001cb6:	e009      	b.n	8001ccc <setTemperatureColor+0xea>
        *red = 0;
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
        *green = 0;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]
        *blue = 0;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	701a      	strb	r2, [r3, #0]
}
 8001cca:	e7ff      	b.n	8001ccc <setTemperatureColor+0xea>
 8001ccc:	bf00      	nop
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <setHumidityColor>:

void setHumidityColor(int humidity, uint8_t *red, uint8_t *green, uint8_t *blue) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08c      	sub	sp, #48	; 0x30
 8001cd8:	af08      	add	r7, sp, #32
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
 8001ce0:	603b      	str	r3, [r7, #0]
    if (humidity < 50) {
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2b31      	cmp	r3, #49	; 0x31
 8001ce6:	dc16      	bgt.n	8001d16 <setHumidityColor+0x42>
        // Chuyn t vng sang cam sang  khi  m < 50
        interpolateColor(0, 50, humidity, 255, 0, 0, 255, 255, 0, red, green, blue);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	9307      	str	r3, [sp, #28]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	9306      	str	r3, [sp, #24]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	9305      	str	r3, [sp, #20]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	9304      	str	r3, [sp, #16]
 8001cf8:	23ff      	movs	r3, #255	; 0xff
 8001cfa:	9303      	str	r3, [sp, #12]
 8001cfc:	23ff      	movs	r3, #255	; 0xff
 8001cfe:	9302      	str	r3, [sp, #8]
 8001d00:	2300      	movs	r3, #0
 8001d02:	9301      	str	r3, [sp, #4]
 8001d04:	2300      	movs	r3, #0
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	23ff      	movs	r3, #255	; 0xff
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	2132      	movs	r1, #50	; 0x32
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f7ff feea 	bl	8001ae8 <interpolateColor>
    } else {
        *red = 0;
        *green = 0;
        *blue = 0;
    }
}
 8001d14:	e070      	b.n	8001df8 <setHumidityColor+0x124>
    } else if (humidity >= 50 && humidity < 70) {
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2b31      	cmp	r3, #49	; 0x31
 8001d1a:	dd19      	ble.n	8001d50 <setHumidityColor+0x7c>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2b45      	cmp	r3, #69	; 0x45
 8001d20:	dc16      	bgt.n	8001d50 <setHumidityColor+0x7c>
        interpolateColor(50, 70, humidity, 0, 0, 0, 0, 0, 255, red, green, blue);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	9307      	str	r3, [sp, #28]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	9306      	str	r3, [sp, #24]
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	9305      	str	r3, [sp, #20]
 8001d2e:	23ff      	movs	r3, #255	; 0xff
 8001d30:	9304      	str	r3, [sp, #16]
 8001d32:	2300      	movs	r3, #0
 8001d34:	9303      	str	r3, [sp, #12]
 8001d36:	2300      	movs	r3, #0
 8001d38:	9302      	str	r3, [sp, #8]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2300      	movs	r3, #0
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	2146      	movs	r1, #70	; 0x46
 8001d48:	2032      	movs	r0, #50	; 0x32
 8001d4a:	f7ff fecd 	bl	8001ae8 <interpolateColor>
 8001d4e:	e053      	b.n	8001df8 <setHumidityColor+0x124>
    } else if (humidity >= 70 && humidity < 80) {
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2b45      	cmp	r3, #69	; 0x45
 8001d54:	dd19      	ble.n	8001d8a <setHumidityColor+0xb6>
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2b4f      	cmp	r3, #79	; 0x4f
 8001d5a:	dc16      	bgt.n	8001d8a <setHumidityColor+0xb6>
        interpolateColor(70, 80, humidity, 255, 255, 0, 255, 128, 0, red, green, blue);
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	9307      	str	r3, [sp, #28]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	9306      	str	r3, [sp, #24]
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	9305      	str	r3, [sp, #20]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	9304      	str	r3, [sp, #16]
 8001d6c:	2380      	movs	r3, #128	; 0x80
 8001d6e:	9303      	str	r3, [sp, #12]
 8001d70:	23ff      	movs	r3, #255	; 0xff
 8001d72:	9302      	str	r3, [sp, #8]
 8001d74:	2300      	movs	r3, #0
 8001d76:	9301      	str	r3, [sp, #4]
 8001d78:	23ff      	movs	r3, #255	; 0xff
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	23ff      	movs	r3, #255	; 0xff
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	2150      	movs	r1, #80	; 0x50
 8001d82:	2046      	movs	r0, #70	; 0x46
 8001d84:	f7ff feb0 	bl	8001ae8 <interpolateColor>
 8001d88:	e036      	b.n	8001df8 <setHumidityColor+0x124>
    } else if (humidity >= 80 && humidity < 90) {
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2b4f      	cmp	r3, #79	; 0x4f
 8001d8e:	dd19      	ble.n	8001dc4 <setHumidityColor+0xf0>
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2b59      	cmp	r3, #89	; 0x59
 8001d94:	dc16      	bgt.n	8001dc4 <setHumidityColor+0xf0>
        interpolateColor(80, 90, humidity, 255, 128, 0, 255, 0, 0, red, green, blue);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	9307      	str	r3, [sp, #28]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	9306      	str	r3, [sp, #24]
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	9305      	str	r3, [sp, #20]
 8001da2:	2300      	movs	r3, #0
 8001da4:	9304      	str	r3, [sp, #16]
 8001da6:	2300      	movs	r3, #0
 8001da8:	9303      	str	r3, [sp, #12]
 8001daa:	23ff      	movs	r3, #255	; 0xff
 8001dac:	9302      	str	r3, [sp, #8]
 8001dae:	2300      	movs	r3, #0
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	2380      	movs	r3, #128	; 0x80
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	23ff      	movs	r3, #255	; 0xff
 8001db8:	68fa      	ldr	r2, [r7, #12]
 8001dba:	215a      	movs	r1, #90	; 0x5a
 8001dbc:	2050      	movs	r0, #80	; 0x50
 8001dbe:	f7ff fe93 	bl	8001ae8 <interpolateColor>
 8001dc2:	e019      	b.n	8001df8 <setHumidityColor+0x124>
    } else if (humidity >= 90 && humidity <= 100) {
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2b59      	cmp	r3, #89	; 0x59
 8001dc8:	dd0c      	ble.n	8001de4 <setHumidityColor+0x110>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2b64      	cmp	r3, #100	; 0x64
 8001dce:	dc09      	bgt.n	8001de4 <setHumidityColor+0x110>
        *red = 255;
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	22ff      	movs	r2, #255	; 0xff
 8001dd4:	701a      	strb	r2, [r3, #0]
        *green = 0;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	701a      	strb	r2, [r3, #0]
        *blue = 0;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
 8001de2:	e009      	b.n	8001df8 <setHumidityColor+0x124>
        *red = 0;
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	2200      	movs	r2, #0
 8001de8:	701a      	strb	r2, [r3, #0]
        *green = 0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]
        *blue = 0;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
}
 8001df6:	e7ff      	b.n	8001df8 <setHumidityColor+0x124>
 8001df8:	bf00      	nop
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <setting_led_RGB>:

void setting_led_RGB(int temperature, int humidity) {
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
    resetAllLED();
 8001e0a:	f7ff fdd1 	bl	80019b0 <resetAllLED>

    uint8_t red1 = 0, green1 = 0, blue1 = 0; // LED 1 - Nhit 
 8001e0e:	2300      	movs	r3, #0
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	2300      	movs	r3, #0
 8001e14:	73bb      	strb	r3, [r7, #14]
 8001e16:	2300      	movs	r3, #0
 8001e18:	737b      	strb	r3, [r7, #13]
    uint8_t red3 = 0, green3 = 0, blue3 = 0; // LED 3 -  m
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	733b      	strb	r3, [r7, #12]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	72fb      	strb	r3, [r7, #11]
 8001e22:	2300      	movs	r3, #0
 8001e24:	72bb      	strb	r3, [r7, #10]

    setTemperatureColor(temperature, &red1, &green1, &blue1);
 8001e26:	f107 030d 	add.w	r3, r7, #13
 8001e2a:	f107 020e 	add.w	r2, r7, #14
 8001e2e:	f107 010f 	add.w	r1, r7, #15
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff fed5 	bl	8001be2 <setTemperatureColor>
    setHumidityColor(humidity, &red3, &green3, &blue3);
 8001e38:	f107 030a 	add.w	r3, r7, #10
 8001e3c:	f107 020b 	add.w	r2, r7, #11
 8001e40:	f107 010c 	add.w	r1, r7, #12
 8001e44:	6838      	ldr	r0, [r7, #0]
 8001e46:	f7ff ff45 	bl	8001cd4 <setHumidityColor>

    setLED(0, red1, green1, blue1);
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	7bbb      	ldrb	r3, [r7, #14]
 8001e50:	461a      	mov	r2, r3
 8001e52:	7b7b      	ldrb	r3, [r7, #13]
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fdc5 	bl	80019e4 <setLED>
    setLED(2, red3, green3, blue3);
 8001e5a:	7b3b      	ldrb	r3, [r7, #12]
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	7afb      	ldrb	r3, [r7, #11]
 8001e60:	461a      	mov	r2, r3
 8001e62:	7abb      	ldrb	r3, [r7, #10]
 8001e64:	2002      	movs	r0, #2
 8001e66:	f7ff fdbd 	bl	80019e4 <setLED>

    ws2812Send();
 8001e6a:	f7ff fe27 	bl	8001abc <ws2812Send>
}
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e7c:	f000 fd2a 	bl	80028d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e80:	f000 f818 	bl	8001eb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e84:	f000 f990 	bl	80021a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001e88:	f000 f856 	bl	8001f38 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001e8c:	f000 f944 	bl	8002118 <MX_USART2_UART_Init>
  MX_DMA_Init();
 8001e90:	f000 f96c 	bl	800216c <MX_DMA_Init>
  MX_TIM3_Init();
 8001e94:	f000 f8ca 	bl	800202c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001e98:	f000 f87c 	bl	8001f94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8001e9c:	4804      	ldr	r0, [pc, #16]	; (8001eb0 <main+0x38>)
 8001e9e:	f004 fc97 	bl	80067d0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  global_init();
 8001ea2:	f7ff faed 	bl	8001480 <global_init>

  while (1)
  {
	  watchdog();
 8001ea6:	f7ff fb0b 	bl	80014c0 <watchdog>
	  global_fsm();
 8001eaa:	f7ff fb35 	bl	8001518 <global_fsm>
	  watchdog();
 8001eae:	e7fa      	b.n	8001ea6 <main+0x2e>
 8001eb0:	20000414 	.word	0x20000414

08001eb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b090      	sub	sp, #64	; 0x40
 8001eb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eba:	f107 0318 	add.w	r3, r7, #24
 8001ebe:	2228      	movs	r2, #40	; 0x28
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f006 fb8a 	bl	80085dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
 8001ed4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eda:	2301      	movs	r3, #1
 8001edc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ede:	2310      	movs	r3, #16
 8001ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001eea:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8001eee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef0:	f107 0318 	add.w	r3, r7, #24
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f004 f80d 	bl	8005f14 <HAL_RCC_OscConfig>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001f00:	f000 f9ac 	bl	800225c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f04:	230f      	movs	r3, #15
 8001f06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f004 fa78 	bl	8006414 <HAL_RCC_ClockConfig>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001f2a:	f000 f997 	bl	800225c <Error_Handler>
  }
}
 8001f2e:	bf00      	nop
 8001f30:	3740      	adds	r7, #64	; 0x40
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f3e:	4a13      	ldr	r2, [pc, #76]	; (8001f8c <MX_I2C1_Init+0x54>)
 8001f40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f44:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <MX_I2C1_Init+0x58>)
 8001f46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f74:	4804      	ldr	r0, [pc, #16]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f76:	f001 fa8b 	bl	8003490 <HAL_I2C_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f80:	f000 f96c 	bl	800225c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000224 	.word	0x20000224
 8001f8c:	40005400 	.word	0x40005400
 8001f90:	000186a0 	.word	0x000186a0

08001f94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9a:	f107 0308 	add.w	r3, r7, #8
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa8:	463b      	mov	r3, r7
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb0:	4b1d      	ldr	r3, [pc, #116]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fba:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8001fbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc0:	4b19      	ldr	r3, [pc, #100]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001fc6:	4b18      	ldr	r3, [pc, #96]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fc8:	2263      	movs	r2, #99	; 0x63
 8001fca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fcc:	4b16      	ldr	r3, [pc, #88]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fd8:	4813      	ldr	r0, [pc, #76]	; (8002028 <MX_TIM2_Init+0x94>)
 8001fda:	f004 fba9 	bl	8006730 <HAL_TIM_Base_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001fe4:	f000 f93a 	bl	800225c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fee:	f107 0308 	add.w	r3, r7, #8
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	480c      	ldr	r0, [pc, #48]	; (8002028 <MX_TIM2_Init+0x94>)
 8001ff6:	f005 f8af 	bl	8007158 <HAL_TIM_ConfigClockSource>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002000:	f000 f92c 	bl	800225c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002004:	2300      	movs	r3, #0
 8002006:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800200c:	463b      	mov	r3, r7
 800200e:	4619      	mov	r1, r3
 8002010:	4805      	ldr	r0, [pc, #20]	; (8002028 <MX_TIM2_Init+0x94>)
 8002012:	f005 fd17 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800201c:	f000 f91e 	bl	800225c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002020:	bf00      	nop
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000414 	.word	0x20000414

0800202c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08e      	sub	sp, #56	; 0x38
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002040:	f107 0320 	add.w	r3, r7, #32
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
 8002058:	615a      	str	r2, [r3, #20]
 800205a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800205c:	4b2c      	ldr	r3, [pc, #176]	; (8002110 <MX_TIM3_Init+0xe4>)
 800205e:	4a2d      	ldr	r2, [pc, #180]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002060:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20-1;
 8002062:	4b2b      	ldr	r3, [pc, #172]	; (8002110 <MX_TIM3_Init+0xe4>)
 8002064:	2213      	movs	r2, #19
 8002066:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002068:	4b29      	ldr	r3, [pc, #164]	; (8002110 <MX_TIM3_Init+0xe4>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3-1;
 800206e:	4b28      	ldr	r3, [pc, #160]	; (8002110 <MX_TIM3_Init+0xe4>)
 8002070:	2202      	movs	r2, #2
 8002072:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002074:	4b26      	ldr	r3, [pc, #152]	; (8002110 <MX_TIM3_Init+0xe4>)
 8002076:	2200      	movs	r2, #0
 8002078:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207a:	4b25      	ldr	r3, [pc, #148]	; (8002110 <MX_TIM3_Init+0xe4>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002080:	4823      	ldr	r0, [pc, #140]	; (8002110 <MX_TIM3_Init+0xe4>)
 8002082:	f004 fb55 	bl	8006730 <HAL_TIM_Base_Init>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800208c:	f000 f8e6 	bl	800225c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002094:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002096:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800209a:	4619      	mov	r1, r3
 800209c:	481c      	ldr	r0, [pc, #112]	; (8002110 <MX_TIM3_Init+0xe4>)
 800209e:	f005 f85b 	bl	8007158 <HAL_TIM_ConfigClockSource>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80020a8:	f000 f8d8 	bl	800225c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80020ac:	4818      	ldr	r0, [pc, #96]	; (8002110 <MX_TIM3_Init+0xe4>)
 80020ae:	f004 fbe1 	bl	8006874 <HAL_TIM_PWM_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80020b8:	f000 f8d0 	bl	800225c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020bc:	2300      	movs	r3, #0
 80020be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020c4:	f107 0320 	add.w	r3, r7, #32
 80020c8:	4619      	mov	r1, r3
 80020ca:	4811      	ldr	r0, [pc, #68]	; (8002110 <MX_TIM3_Init+0xe4>)
 80020cc:	f005 fcba 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80020d6:	f000 f8c1 	bl	800225c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020da:	2360      	movs	r3, #96	; 0x60
 80020dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020ea:	1d3b      	adds	r3, r7, #4
 80020ec:	2200      	movs	r2, #0
 80020ee:	4619      	mov	r1, r3
 80020f0:	4807      	ldr	r0, [pc, #28]	; (8002110 <MX_TIM3_Init+0xe4>)
 80020f2:	f004 ff6f 	bl	8006fd4 <HAL_TIM_PWM_ConfigChannel>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80020fc:	f000 f8ae 	bl	800225c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002100:	4803      	ldr	r0, [pc, #12]	; (8002110 <MX_TIM3_Init+0xe4>)
 8002102:	f000 fa09 	bl	8002518 <HAL_TIM_MspPostInit>

}
 8002106:	bf00      	nop
 8002108:	3738      	adds	r7, #56	; 0x38
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000388 	.word	0x20000388
 8002114:	40000400 	.word	0x40000400

08002118 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 800211e:	4a12      	ldr	r2, [pc, #72]	; (8002168 <MX_USART2_UART_Init+0x50>)
 8002120:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 8002124:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002128:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002130:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800213c:	4b09      	ldr	r3, [pc, #36]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 800213e:	220c      	movs	r2, #12
 8002140:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002142:	4b08      	ldr	r3, [pc, #32]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002148:	4b06      	ldr	r3, [pc, #24]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 800214a:	2200      	movs	r2, #0
 800214c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800214e:	4805      	ldr	r0, [pc, #20]	; (8002164 <MX_USART2_UART_Init+0x4c>)
 8002150:	f005 fce8 	bl	8007b24 <HAL_UART_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800215a:	f000 f87f 	bl	800225c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	2000045c 	.word	0x2000045c
 8002168:	40004400 	.word	0x40004400

0800216c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002172:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <MX_DMA_Init+0x38>)
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	4a0b      	ldr	r2, [pc, #44]	; (80021a4 <MX_DMA_Init+0x38>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6153      	str	r3, [r2, #20]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <MX_DMA_Init+0x38>)
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2100      	movs	r1, #0
 800218e:	2010      	movs	r0, #16
 8002190:	f000 fcfd 	bl	8002b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002194:	2010      	movs	r0, #16
 8002196:	f000 fd16 	bl	8002bc6 <HAL_NVIC_EnableIRQ>

}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000

080021a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021bc:	4b17      	ldr	r3, [pc, #92]	; (800221c <MX_GPIO_Init+0x74>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	4a16      	ldr	r2, [pc, #88]	; (800221c <MX_GPIO_Init+0x74>)
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	6193      	str	r3, [r2, #24]
 80021c8:	4b14      	ldr	r3, [pc, #80]	; (800221c <MX_GPIO_Init+0x74>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	607b      	str	r3, [r7, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <MX_GPIO_Init+0x74>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	4a10      	ldr	r2, [pc, #64]	; (800221c <MX_GPIO_Init+0x74>)
 80021da:	f043 0308 	orr.w	r3, r3, #8
 80021de:	6193      	str	r3, [r2, #24]
 80021e0:	4b0e      	ldr	r3, [pc, #56]	; (800221c <MX_GPIO_Init+0x74>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	603b      	str	r3, [r7, #0]
 80021ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD0_GPIO_Port, LD0_Pin, GPIO_PIN_RESET);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2120      	movs	r1, #32
 80021f0:	480b      	ldr	r0, [pc, #44]	; (8002220 <MX_GPIO_Init+0x78>)
 80021f2:	f001 f935 	bl	8003460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD0_Pin */
  GPIO_InitStruct.Pin = LD0_Pin;
 80021f6:	2320      	movs	r3, #32
 80021f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fa:	2301      	movs	r3, #1
 80021fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2302      	movs	r3, #2
 8002204:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LD0_GPIO_Port, &GPIO_InitStruct);
 8002206:	f107 0308 	add.w	r3, r7, #8
 800220a:	4619      	mov	r1, r3
 800220c:	4804      	ldr	r0, [pc, #16]	; (8002220 <MX_GPIO_Init+0x78>)
 800220e:	f000 ffa3 	bl	8003158 <HAL_GPIO_Init>

}
 8002212:	bf00      	nop
 8002214:	3718      	adds	r7, #24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000
 8002220:	40010800 	.word	0x40010800

08002224 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	timerRun();
 800222c:	f000 f84a 	bl	80022c4 <timerRun>
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8002240:	2100      	movs	r1, #0
 8002242:	4805      	ldr	r0, [pc, #20]	; (8002258 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8002244:	f004 fd10 	bl	8006c68 <HAL_TIM_PWM_Stop_DMA>
    htim3.Instance->CCR1 = 0;
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2200      	movs	r2, #0
 800224e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000388 	.word	0x20000388

0800225c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002260:	b672      	cpsid	i
}
 8002262:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002264:	e7fe      	b.n	8002264 <Error_Handler+0x8>
	...

08002268 <isFlagTimer>:

static uint32_t timer_counters[MAX_TIMERS] ={0,0};
static uint8_t timer_flags[] = {0,0};


uint8_t isFlagTimer(uint8_t index){
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
	return timer_flags[index];
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	4a03      	ldr	r2, [pc, #12]	; (8002284 <isFlagTimer+0x1c>)
 8002276:	5cd3      	ldrb	r3, [r2, r3]
}
 8002278:	4618      	mov	r0, r3
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	20000214 	.word	0x20000214

08002288 <setTimer>:
void setTimer(uint8_t index, uint32_t duration){
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	6039      	str	r1, [r7, #0]
 8002292:	71fb      	strb	r3, [r7, #7]
	timer_flags[index] = 0;
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	4a08      	ldr	r2, [pc, #32]	; (80022b8 <setTimer+0x30>)
 8002298:	2100      	movs	r1, #0
 800229a:	54d1      	strb	r1, [r2, r3]
	timer_counters[index] = duration / TIMER_CYCLE;
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <setTimer+0x34>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	6839      	ldr	r1, [r7, #0]
 80022a4:	fbb1 f2f2 	udiv	r2, r1, r2
 80022a8:	4905      	ldr	r1, [pc, #20]	; (80022c0 <setTimer+0x38>)
 80022aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr
 80022b8:	20000214 	.word	0x20000214
 80022bc:	20000008 	.word	0x20000008
 80022c0:	20000208 	.word	0x20000208

080022c4 <timerRun>:
void timerInit(uint32_t prescaler, uint32_t period){
	uint32_t frequency = HAL_RCC_GetHCLKFreq();
	TIMER_CYCLE  = (prescaler+1)*(period+1)*1000/frequency;
}
void timerRun(){
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < MAX_TIMERS; i++ ){
 80022ca:	2300      	movs	r3, #0
 80022cc:	71fb      	strb	r3, [r7, #7]
 80022ce:	e01a      	b.n	8002306 <timerRun+0x42>
		if(timer_counters[i] > 0){
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	4a11      	ldr	r2, [pc, #68]	; (8002318 <timerRun+0x54>)
 80022d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d011      	beq.n	8002300 <timerRun+0x3c>
			timer_counters[i] --;
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <timerRun+0x54>)
 80022e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80022e4:	3a01      	subs	r2, #1
 80022e6:	490c      	ldr	r1, [pc, #48]	; (8002318 <timerRun+0x54>)
 80022e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counters[i] <=0){
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	4a0a      	ldr	r2, [pc, #40]	; (8002318 <timerRun+0x54>)
 80022f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d103      	bne.n	8002300 <timerRun+0x3c>
				timer_flags[i] = 1;
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	4a08      	ldr	r2, [pc, #32]	; (800231c <timerRun+0x58>)
 80022fc:	2101      	movs	r1, #1
 80022fe:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0 ; i < MAX_TIMERS; i++ ){
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	3301      	adds	r3, #1
 8002304:	71fb      	strb	r3, [r7, #7]
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	2b02      	cmp	r3, #2
 800230a:	d9e1      	bls.n	80022d0 <timerRun+0xc>
			}
		}
	}

}
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	20000208 	.word	0x20000208
 800231c:	20000214 	.word	0x20000214

08002320 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_MspInit+0x5c>)
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	4a14      	ldr	r2, [pc, #80]	; (800237c <HAL_MspInit+0x5c>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6193      	str	r3, [r2, #24]
 8002332:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_MspInit+0x5c>)
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800233e:	4b0f      	ldr	r3, [pc, #60]	; (800237c <HAL_MspInit+0x5c>)
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	4a0e      	ldr	r2, [pc, #56]	; (800237c <HAL_MspInit+0x5c>)
 8002344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002348:	61d3      	str	r3, [r2, #28]
 800234a:	4b0c      	ldr	r3, [pc, #48]	; (800237c <HAL_MspInit+0x5c>)
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002352:	607b      	str	r3, [r7, #4]
 8002354:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002356:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <HAL_MspInit+0x60>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	4a04      	ldr	r2, [pc, #16]	; (8002380 <HAL_MspInit+0x60>)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002372:	bf00      	nop
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	40021000 	.word	0x40021000
 8002380:	40010000 	.word	0x40010000

08002384 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a25      	ldr	r2, [pc, #148]	; (8002434 <HAL_I2C_MspInit+0xb0>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d142      	bne.n	800242a <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a4:	4b24      	ldr	r3, [pc, #144]	; (8002438 <HAL_I2C_MspInit+0xb4>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4a23      	ldr	r2, [pc, #140]	; (8002438 <HAL_I2C_MspInit+0xb4>)
 80023aa:	f043 0308 	orr.w	r3, r3, #8
 80023ae:	6193      	str	r3, [r2, #24]
 80023b0:	4b21      	ldr	r3, [pc, #132]	; (8002438 <HAL_I2C_MspInit+0xb4>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023c2:	2312      	movs	r3, #18
 80023c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023c6:	2303      	movs	r3, #3
 80023c8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ca:	f107 0314 	add.w	r3, r7, #20
 80023ce:	4619      	mov	r1, r3
 80023d0:	481a      	ldr	r0, [pc, #104]	; (800243c <HAL_I2C_MspInit+0xb8>)
 80023d2:	f000 fec1 	bl	8003158 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80023d6:	4b1a      	ldr	r3, [pc, #104]	; (8002440 <HAL_I2C_MspInit+0xbc>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	627b      	str	r3, [r7, #36]	; 0x24
 80023dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023de:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80023e2:	627b      	str	r3, [r7, #36]	; 0x24
 80023e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e6:	f043 0302 	orr.w	r3, r3, #2
 80023ea:	627b      	str	r3, [r7, #36]	; 0x24
 80023ec:	4a14      	ldr	r2, [pc, #80]	; (8002440 <HAL_I2C_MspInit+0xbc>)
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_I2C_MspInit+0xb4>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	4a10      	ldr	r2, [pc, #64]	; (8002438 <HAL_I2C_MspInit+0xb4>)
 80023f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023fc:	61d3      	str	r3, [r2, #28]
 80023fe:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <HAL_I2C_MspInit+0xb4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	201f      	movs	r0, #31
 8002410:	f000 fbbd 	bl	8002b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002414:	201f      	movs	r0, #31
 8002416:	f000 fbd6 	bl	8002bc6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	2020      	movs	r0, #32
 8002420:	f000 fbb5 	bl	8002b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002424:	2020      	movs	r0, #32
 8002426:	f000 fbce 	bl	8002bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800242a:	bf00      	nop
 800242c:	3728      	adds	r7, #40	; 0x28
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40005400 	.word	0x40005400
 8002438:	40021000 	.word	0x40021000
 800243c:	40010c00 	.word	0x40010c00
 8002440:	40010000 	.word	0x40010000

08002444 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002454:	d114      	bne.n	8002480 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002456:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <HAL_TIM_Base_MspInit+0xc4>)
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	4a2b      	ldr	r2, [pc, #172]	; (8002508 <HAL_TIM_Base_MspInit+0xc4>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	61d3      	str	r3, [r2, #28]
 8002462:	4b29      	ldr	r3, [pc, #164]	; (8002508 <HAL_TIM_Base_MspInit+0xc4>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800246e:	2200      	movs	r2, #0
 8002470:	2100      	movs	r1, #0
 8002472:	201c      	movs	r0, #28
 8002474:	f000 fb8b 	bl	8002b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002478:	201c      	movs	r0, #28
 800247a:	f000 fba4 	bl	8002bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800247e:	e03e      	b.n	80024fe <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a21      	ldr	r2, [pc, #132]	; (800250c <HAL_TIM_Base_MspInit+0xc8>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d139      	bne.n	80024fe <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800248a:	4b1f      	ldr	r3, [pc, #124]	; (8002508 <HAL_TIM_Base_MspInit+0xc4>)
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	4a1e      	ldr	r2, [pc, #120]	; (8002508 <HAL_TIM_Base_MspInit+0xc4>)
 8002490:	f043 0302 	orr.w	r3, r3, #2
 8002494:	61d3      	str	r3, [r2, #28]
 8002496:	4b1c      	ldr	r3, [pc, #112]	; (8002508 <HAL_TIM_Base_MspInit+0xc4>)
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 80024a2:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024a4:	4a1b      	ldr	r2, [pc, #108]	; (8002514 <HAL_TIM_Base_MspInit+0xd0>)
 80024a6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024a8:	4b19      	ldr	r3, [pc, #100]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024aa:	2210      	movs	r2, #16
 80024ac:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ae:	4b18      	ldr	r3, [pc, #96]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80024b4:	4b16      	ldr	r3, [pc, #88]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024b6:	2280      	movs	r2, #128	; 0x80
 80024b8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024ba:	4b15      	ldr	r3, [pc, #84]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024c0:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024c8:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80024ca:	4b11      	ldr	r3, [pc, #68]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80024d0:	4b0f      	ldr	r3, [pc, #60]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80024d6:	480e      	ldr	r0, [pc, #56]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024d8:	f000 fb90 	bl	8002bfc <HAL_DMA_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_TIM_Base_MspInit+0xa2>
      Error_Handler();
 80024e2:	f7ff febb 	bl	800225c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a09      	ldr	r2, [pc, #36]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024ea:	625a      	str	r2, [r3, #36]	; 0x24
 80024ec:	4a08      	ldr	r2, [pc, #32]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a06      	ldr	r2, [pc, #24]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024f6:	639a      	str	r2, [r3, #56]	; 0x38
 80024f8:	4a05      	ldr	r2, [pc, #20]	; (8002510 <HAL_TIM_Base_MspInit+0xcc>)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6253      	str	r3, [r2, #36]	; 0x24
}
 80024fe:	bf00      	nop
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40021000 	.word	0x40021000
 800250c:	40000400 	.word	0x40000400
 8002510:	200003d0 	.word	0x200003d0
 8002514:	4002006c 	.word	0x4002006c

08002518 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b088      	sub	sp, #32
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a18      	ldr	r2, [pc, #96]	; (8002594 <HAL_TIM_MspPostInit+0x7c>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d129      	bne.n	800258c <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002538:	4b17      	ldr	r3, [pc, #92]	; (8002598 <HAL_TIM_MspPostInit+0x80>)
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	4a16      	ldr	r2, [pc, #88]	; (8002598 <HAL_TIM_MspPostInit+0x80>)
 800253e:	f043 0308 	orr.w	r3, r3, #8
 8002542:	6193      	str	r3, [r2, #24]
 8002544:	4b14      	ldr	r3, [pc, #80]	; (8002598 <HAL_TIM_MspPostInit+0x80>)
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f003 0308 	and.w	r3, r3, #8
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002550:	2310      	movs	r3, #16
 8002552:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2302      	movs	r3, #2
 800255a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	f107 030c 	add.w	r3, r7, #12
 8002560:	4619      	mov	r1, r3
 8002562:	480e      	ldr	r0, [pc, #56]	; (800259c <HAL_TIM_MspPostInit+0x84>)
 8002564:	f000 fdf8 	bl	8003158 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002568:	4b0d      	ldr	r3, [pc, #52]	; (80025a0 <HAL_TIM_MspPostInit+0x88>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	61fb      	str	r3, [r7, #28]
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800257c:	61fb      	str	r3, [r7, #28]
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002584:	61fb      	str	r3, [r7, #28]
 8002586:	4a06      	ldr	r2, [pc, #24]	; (80025a0 <HAL_TIM_MspPostInit+0x88>)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800258c:	bf00      	nop
 800258e:	3720      	adds	r7, #32
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40000400 	.word	0x40000400
 8002598:	40021000 	.word	0x40021000
 800259c:	40010c00 	.word	0x40010c00
 80025a0:	40010000 	.word	0x40010000

080025a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	f107 0310 	add.w	r3, r7, #16
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a1f      	ldr	r2, [pc, #124]	; (800263c <HAL_UART_MspInit+0x98>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d137      	bne.n	8002634 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025c4:	4b1e      	ldr	r3, [pc, #120]	; (8002640 <HAL_UART_MspInit+0x9c>)
 80025c6:	69db      	ldr	r3, [r3, #28]
 80025c8:	4a1d      	ldr	r2, [pc, #116]	; (8002640 <HAL_UART_MspInit+0x9c>)
 80025ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025ce:	61d3      	str	r3, [r2, #28]
 80025d0:	4b1b      	ldr	r3, [pc, #108]	; (8002640 <HAL_UART_MspInit+0x9c>)
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025dc:	4b18      	ldr	r3, [pc, #96]	; (8002640 <HAL_UART_MspInit+0x9c>)
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	4a17      	ldr	r2, [pc, #92]	; (8002640 <HAL_UART_MspInit+0x9c>)
 80025e2:	f043 0304 	orr.w	r3, r3, #4
 80025e6:	6193      	str	r3, [r2, #24]
 80025e8:	4b15      	ldr	r3, [pc, #84]	; (8002640 <HAL_UART_MspInit+0x9c>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80025f4:	2304      	movs	r3, #4
 80025f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f8:	2302      	movs	r3, #2
 80025fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002600:	f107 0310 	add.w	r3, r7, #16
 8002604:	4619      	mov	r1, r3
 8002606:	480f      	ldr	r0, [pc, #60]	; (8002644 <HAL_UART_MspInit+0xa0>)
 8002608:	f000 fda6 	bl	8003158 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800260c:	2308      	movs	r3, #8
 800260e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002614:	2300      	movs	r3, #0
 8002616:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002618:	f107 0310 	add.w	r3, r7, #16
 800261c:	4619      	mov	r1, r3
 800261e:	4809      	ldr	r0, [pc, #36]	; (8002644 <HAL_UART_MspInit+0xa0>)
 8002620:	f000 fd9a 	bl	8003158 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002624:	2200      	movs	r2, #0
 8002626:	2100      	movs	r1, #0
 8002628:	2026      	movs	r0, #38	; 0x26
 800262a:	f000 fab0 	bl	8002b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800262e:	2026      	movs	r0, #38	; 0x26
 8002630:	f000 fac9 	bl	8002bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002634:	bf00      	nop
 8002636:	3720      	adds	r7, #32
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40004400 	.word	0x40004400
 8002640:	40021000 	.word	0x40021000
 8002644:	40010800 	.word	0x40010800

08002648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800264c:	e7fe      	b.n	800264c <NMI_Handler+0x4>

0800264e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002652:	e7fe      	b.n	8002652 <HardFault_Handler+0x4>

08002654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002658:	e7fe      	b.n	8002658 <MemManage_Handler+0x4>

0800265a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800265e:	e7fe      	b.n	800265e <BusFault_Handler+0x4>

08002660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002664:	e7fe      	b.n	8002664 <UsageFault_Handler+0x4>

08002666 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr

08002672 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr

0800268a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800268e:	f000 f967 	bl	8002960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <DMA1_Channel6_IRQHandler+0x10>)
 800269e:	f000 fc1b 	bl	8002ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200003d0 	.word	0x200003d0

080026ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026b0:	4802      	ldr	r0, [pc, #8]	; (80026bc <TIM2_IRQHandler+0x10>)
 80026b2:	f004 fb9f 	bl	8006df4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000414 	.word	0x20000414

080026c0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80026c4:	4802      	ldr	r0, [pc, #8]	; (80026d0 <I2C1_EV_IRQHandler+0x10>)
 80026c6:	f001 fba5 	bl	8003e14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000224 	.word	0x20000224

080026d4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80026d8:	4802      	ldr	r0, [pc, #8]	; (80026e4 <I2C1_ER_IRQHandler+0x10>)
 80026da:	f001 fd0c 	bl	80040f6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000224 	.word	0x20000224

080026e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026ec:	4802      	ldr	r0, [pc, #8]	; (80026f8 <USART2_IRQHandler+0x10>)
 80026ee:	f005 fa69 	bl	8007bc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	2000045c 	.word	0x2000045c

080026fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
	return 1;
 8002700:	2301      	movs	r3, #1
}
 8002702:	4618      	mov	r0, r3
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <_kill>:

int _kill(int pid, int sig)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b082      	sub	sp, #8
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002714:	f005 ff38 	bl	8008588 <__errno>
 8002718:	4603      	mov	r3, r0
 800271a:	2216      	movs	r2, #22
 800271c:	601a      	str	r2, [r3, #0]
	return -1;
 800271e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <_exit>:

void _exit (int status)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b082      	sub	sp, #8
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002732:	f04f 31ff 	mov.w	r1, #4294967295
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7ff ffe7 	bl	800270a <_kill>
	while (1) {}		/* Make sure we hang here */
 800273c:	e7fe      	b.n	800273c <_exit+0x12>

0800273e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b086      	sub	sp, #24
 8002742:	af00      	add	r7, sp, #0
 8002744:	60f8      	str	r0, [r7, #12]
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
 800274e:	e00a      	b.n	8002766 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002750:	f3af 8000 	nop.w
 8002754:	4601      	mov	r1, r0
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	60ba      	str	r2, [r7, #8]
 800275c:	b2ca      	uxtb	r2, r1
 800275e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	3301      	adds	r3, #1
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	429a      	cmp	r2, r3
 800276c:	dbf0      	blt.n	8002750 <_read+0x12>
	}

return len;
 800276e:	687b      	ldr	r3, [r7, #4]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]
 8002788:	e009      	b.n	800279e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	60ba      	str	r2, [r7, #8]
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	3301      	adds	r3, #1
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	dbf1      	blt.n	800278a <_write+0x12>
	}
	return len;
 80027a6:	687b      	ldr	r3, [r7, #4]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <_close>:

int _close(int file)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
	return -1;
 80027b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027bc:	4618      	mov	r0, r3
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr

080027c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027d6:	605a      	str	r2, [r3, #4]
	return 0;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr

080027e4 <_isatty>:

int _isatty(int file)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
	return 1;
 80027ec:	2301      	movs	r3, #1
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
	return 0;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002818:	4a14      	ldr	r2, [pc, #80]	; (800286c <_sbrk+0x5c>)
 800281a:	4b15      	ldr	r3, [pc, #84]	; (8002870 <_sbrk+0x60>)
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002824:	4b13      	ldr	r3, [pc, #76]	; (8002874 <_sbrk+0x64>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d102      	bne.n	8002832 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800282c:	4b11      	ldr	r3, [pc, #68]	; (8002874 <_sbrk+0x64>)
 800282e:	4a12      	ldr	r2, [pc, #72]	; (8002878 <_sbrk+0x68>)
 8002830:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002832:	4b10      	ldr	r3, [pc, #64]	; (8002874 <_sbrk+0x64>)
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4413      	add	r3, r2
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	429a      	cmp	r2, r3
 800283e:	d207      	bcs.n	8002850 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002840:	f005 fea2 	bl	8008588 <__errno>
 8002844:	4603      	mov	r3, r0
 8002846:	220c      	movs	r2, #12
 8002848:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800284a:	f04f 33ff 	mov.w	r3, #4294967295
 800284e:	e009      	b.n	8002864 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002850:	4b08      	ldr	r3, [pc, #32]	; (8002874 <_sbrk+0x64>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002856:	4b07      	ldr	r3, [pc, #28]	; (8002874 <_sbrk+0x64>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4413      	add	r3, r2
 800285e:	4a05      	ldr	r2, [pc, #20]	; (8002874 <_sbrk+0x64>)
 8002860:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002862:	68fb      	ldr	r3, [r7, #12]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	20005000 	.word	0x20005000
 8002870:	00000400 	.word	0x00000400
 8002874:	20000218 	.word	0x20000218
 8002878:	200004b8 	.word	0x200004b8

0800287c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002888:	f7ff fff8 	bl	800287c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800288c:	480b      	ldr	r0, [pc, #44]	; (80028bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800288e:	490c      	ldr	r1, [pc, #48]	; (80028c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002890:	4a0c      	ldr	r2, [pc, #48]	; (80028c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002894:	e002      	b.n	800289c <LoopCopyDataInit>

08002896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800289a:	3304      	adds	r3, #4

0800289c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800289c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800289e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028a0:	d3f9      	bcc.n	8002896 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028a2:	4a09      	ldr	r2, [pc, #36]	; (80028c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80028a4:	4c09      	ldr	r4, [pc, #36]	; (80028cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028a8:	e001      	b.n	80028ae <LoopFillZerobss>

080028aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028ac:	3204      	adds	r2, #4

080028ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028b0:	d3fb      	bcc.n	80028aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028b2:	f005 fe6f 	bl	8008594 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028b6:	f7ff fadf 	bl	8001e78 <main>
  bx lr
 80028ba:	4770      	bx	lr
  ldr r0, =_sdata
 80028bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028c0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80028c4:	0800b7f4 	.word	0x0800b7f4
  ldr r2, =_sbss
 80028c8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80028cc:	200004b8 	.word	0x200004b8

080028d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028d0:	e7fe      	b.n	80028d0 <ADC1_2_IRQHandler>
	...

080028d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028d8:	4b08      	ldr	r3, [pc, #32]	; (80028fc <HAL_Init+0x28>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a07      	ldr	r2, [pc, #28]	; (80028fc <HAL_Init+0x28>)
 80028de:	f043 0310 	orr.w	r3, r3, #16
 80028e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028e4:	2003      	movs	r0, #3
 80028e6:	f000 f947 	bl	8002b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ea:	200f      	movs	r0, #15
 80028ec:	f000 f808 	bl	8002900 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028f0:	f7ff fd16 	bl	8002320 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40022000 	.word	0x40022000

08002900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002908:	4b12      	ldr	r3, [pc, #72]	; (8002954 <HAL_InitTick+0x54>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4b12      	ldr	r3, [pc, #72]	; (8002958 <HAL_InitTick+0x58>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	4619      	mov	r1, r3
 8002912:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002916:	fbb3 f3f1 	udiv	r3, r3, r1
 800291a:	fbb2 f3f3 	udiv	r3, r2, r3
 800291e:	4618      	mov	r0, r3
 8002920:	f000 f95f 	bl	8002be2 <HAL_SYSTICK_Config>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e00e      	b.n	800294c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2b0f      	cmp	r3, #15
 8002932:	d80a      	bhi.n	800294a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002934:	2200      	movs	r2, #0
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	f04f 30ff 	mov.w	r0, #4294967295
 800293c:	f000 f927 	bl	8002b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002940:	4a06      	ldr	r2, [pc, #24]	; (800295c <HAL_InitTick+0x5c>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	e000      	b.n	800294c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
}
 800294c:	4618      	mov	r0, r3
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	2000000c 	.word	0x2000000c
 8002958:	20000014 	.word	0x20000014
 800295c:	20000010 	.word	0x20000010

08002960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002964:	4b05      	ldr	r3, [pc, #20]	; (800297c <HAL_IncTick+0x1c>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	4b05      	ldr	r3, [pc, #20]	; (8002980 <HAL_IncTick+0x20>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4413      	add	r3, r2
 8002970:	4a03      	ldr	r2, [pc, #12]	; (8002980 <HAL_IncTick+0x20>)
 8002972:	6013      	str	r3, [r2, #0]
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr
 800297c:	20000014 	.word	0x20000014
 8002980:	200004a4 	.word	0x200004a4

08002984 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return uwTick;
 8002988:	4b02      	ldr	r3, [pc, #8]	; (8002994 <HAL_GetTick+0x10>)
 800298a:	681b      	ldr	r3, [r3, #0]
}
 800298c:	4618      	mov	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	200004a4 	.word	0x200004a4

08002998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a0:	f7ff fff0 	bl	8002984 <HAL_GetTick>
 80029a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b0:	d005      	beq.n	80029be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029b2:	4b0a      	ldr	r3, [pc, #40]	; (80029dc <HAL_Delay+0x44>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4413      	add	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029be:	bf00      	nop
 80029c0:	f7ff ffe0 	bl	8002984 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d8f7      	bhi.n	80029c0 <HAL_Delay+0x28>
  {
  }
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000014 	.word	0x20000014

080029e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f0:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029fc:	4013      	ands	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a12:	4a04      	ldr	r2, [pc, #16]	; (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	60d3      	str	r3, [r2, #12]
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a2c:	4b04      	ldr	r3, [pc, #16]	; (8002a40 <__NVIC_GetPriorityGrouping+0x18>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0a1b      	lsrs	r3, r3, #8
 8002a32:	f003 0307 	and.w	r3, r3, #7
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bc80      	pop	{r7}
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	db0b      	blt.n	8002a6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	f003 021f 	and.w	r2, r3, #31
 8002a5c:	4906      	ldr	r1, [pc, #24]	; (8002a78 <__NVIC_EnableIRQ+0x34>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	2001      	movs	r0, #1
 8002a66:	fa00 f202 	lsl.w	r2, r0, r2
 8002a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr
 8002a78:	e000e100 	.word	0xe000e100

08002a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	6039      	str	r1, [r7, #0]
 8002a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	db0a      	blt.n	8002aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	490c      	ldr	r1, [pc, #48]	; (8002ac8 <__NVIC_SetPriority+0x4c>)
 8002a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9a:	0112      	lsls	r2, r2, #4
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	440b      	add	r3, r1
 8002aa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa4:	e00a      	b.n	8002abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	4908      	ldr	r1, [pc, #32]	; (8002acc <__NVIC_SetPriority+0x50>)
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	3b04      	subs	r3, #4
 8002ab4:	0112      	lsls	r2, r2, #4
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	440b      	add	r3, r1
 8002aba:	761a      	strb	r2, [r3, #24]
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bc80      	pop	{r7}
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	e000e100 	.word	0xe000e100
 8002acc:	e000ed00 	.word	0xe000ed00

08002ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b089      	sub	sp, #36	; 0x24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f003 0307 	and.w	r3, r3, #7
 8002ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f1c3 0307 	rsb	r3, r3, #7
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	bf28      	it	cs
 8002aee:	2304      	movcs	r3, #4
 8002af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	3304      	adds	r3, #4
 8002af6:	2b06      	cmp	r3, #6
 8002af8:	d902      	bls.n	8002b00 <NVIC_EncodePriority+0x30>
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	3b03      	subs	r3, #3
 8002afe:	e000      	b.n	8002b02 <NVIC_EncodePriority+0x32>
 8002b00:	2300      	movs	r3, #0
 8002b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b04:	f04f 32ff 	mov.w	r2, #4294967295
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43da      	mvns	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	401a      	ands	r2, r3
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b18:	f04f 31ff 	mov.w	r1, #4294967295
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b22:	43d9      	mvns	r1, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b28:	4313      	orrs	r3, r2
         );
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3724      	adds	r7, #36	; 0x24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr

08002b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b44:	d301      	bcc.n	8002b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b46:	2301      	movs	r3, #1
 8002b48:	e00f      	b.n	8002b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	; (8002b74 <SysTick_Config+0x40>)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b52:	210f      	movs	r1, #15
 8002b54:	f04f 30ff 	mov.w	r0, #4294967295
 8002b58:	f7ff ff90 	bl	8002a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b5c:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <SysTick_Config+0x40>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b62:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <SysTick_Config+0x40>)
 8002b64:	2207      	movs	r2, #7
 8002b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	e000e010 	.word	0xe000e010

08002b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ff2d 	bl	80029e0 <__NVIC_SetPriorityGrouping>
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b086      	sub	sp, #24
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	4603      	mov	r3, r0
 8002b96:	60b9      	str	r1, [r7, #8]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba0:	f7ff ff42 	bl	8002a28 <__NVIC_GetPriorityGrouping>
 8002ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	6978      	ldr	r0, [r7, #20]
 8002bac:	f7ff ff90 	bl	8002ad0 <NVIC_EncodePriority>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bb6:	4611      	mov	r1, r2
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff ff5f 	bl	8002a7c <__NVIC_SetPriority>
}
 8002bbe:	bf00      	nop
 8002bc0:	3718      	adds	r7, #24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b082      	sub	sp, #8
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	4603      	mov	r3, r0
 8002bce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff ff35 	bl	8002a44 <__NVIC_EnableIRQ>
}
 8002bda:	bf00      	nop
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7ff ffa2 	bl	8002b34 <SysTick_Config>
 8002bf0:	4603      	mov	r3, r0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e043      	b.n	8002c9a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	461a      	mov	r2, r3
 8002c18:	4b22      	ldr	r3, [pc, #136]	; (8002ca4 <HAL_DMA_Init+0xa8>)
 8002c1a:	4413      	add	r3, r2
 8002c1c:	4a22      	ldr	r2, [pc, #136]	; (8002ca8 <HAL_DMA_Init+0xac>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	091b      	lsrs	r3, r3, #4
 8002c24:	009a      	lsls	r2, r3, #2
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a1f      	ldr	r2, [pc, #124]	; (8002cac <HAL_DMA_Init+0xb0>)
 8002c2e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c46:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002c4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr
 8002ca4:	bffdfff8 	.word	0xbffdfff8
 8002ca8:	cccccccd 	.word	0xcccccccd
 8002cac:	40020000 	.word	0x40020000

08002cb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_DMA_Start_IT+0x20>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e04b      	b.n	8002d68 <HAL_DMA_Start_IT+0xb8>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d13a      	bne.n	8002d5a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0201 	bic.w	r2, r2, #1
 8002d00:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f9f8 	bl	80030fe <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d008      	beq.n	8002d28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 020e 	orr.w	r2, r2, #14
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e00f      	b.n	8002d48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0204 	bic.w	r2, r2, #4
 8002d36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 020a 	orr.w	r2, r2, #10
 8002d46:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	e005      	b.n	8002d66 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d62:	2302      	movs	r3, #2
 8002d64:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d008      	beq.n	8002d9a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e020      	b.n	8002ddc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 020e 	bic.w	r2, r2, #14
 8002da8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0201 	bic.w	r2, r2, #1
 8002db8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
	...

08002de8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d005      	beq.n	8002e0c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2204      	movs	r2, #4
 8002e04:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
 8002e0a:	e051      	b.n	8002eb0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 020e 	bic.w	r2, r2, #14
 8002e1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f022 0201 	bic.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a22      	ldr	r2, [pc, #136]	; (8002ebc <HAL_DMA_Abort_IT+0xd4>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d029      	beq.n	8002e8a <HAL_DMA_Abort_IT+0xa2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a21      	ldr	r2, [pc, #132]	; (8002ec0 <HAL_DMA_Abort_IT+0xd8>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d022      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x9e>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a1f      	ldr	r2, [pc, #124]	; (8002ec4 <HAL_DMA_Abort_IT+0xdc>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d01a      	beq.n	8002e80 <HAL_DMA_Abort_IT+0x98>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a1e      	ldr	r2, [pc, #120]	; (8002ec8 <HAL_DMA_Abort_IT+0xe0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d012      	beq.n	8002e7a <HAL_DMA_Abort_IT+0x92>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a1c      	ldr	r2, [pc, #112]	; (8002ecc <HAL_DMA_Abort_IT+0xe4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d00a      	beq.n	8002e74 <HAL_DMA_Abort_IT+0x8c>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a1b      	ldr	r2, [pc, #108]	; (8002ed0 <HAL_DMA_Abort_IT+0xe8>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d102      	bne.n	8002e6e <HAL_DMA_Abort_IT+0x86>
 8002e68:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002e6c:	e00e      	b.n	8002e8c <HAL_DMA_Abort_IT+0xa4>
 8002e6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e72:	e00b      	b.n	8002e8c <HAL_DMA_Abort_IT+0xa4>
 8002e74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e78:	e008      	b.n	8002e8c <HAL_DMA_Abort_IT+0xa4>
 8002e7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e7e:	e005      	b.n	8002e8c <HAL_DMA_Abort_IT+0xa4>
 8002e80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e84:	e002      	b.n	8002e8c <HAL_DMA_Abort_IT+0xa4>
 8002e86:	2310      	movs	r3, #16
 8002e88:	e000      	b.n	8002e8c <HAL_DMA_Abort_IT+0xa4>
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	4a11      	ldr	r2, [pc, #68]	; (8002ed4 <HAL_DMA_Abort_IT+0xec>)
 8002e8e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	4798      	blx	r3
    } 
  }
  return status;
 8002eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40020008 	.word	0x40020008
 8002ec0:	4002001c 	.word	0x4002001c
 8002ec4:	40020030 	.word	0x40020030
 8002ec8:	40020044 	.word	0x40020044
 8002ecc:	40020058 	.word	0x40020058
 8002ed0:	4002006c 	.word	0x4002006c
 8002ed4:	40020000 	.word	0x40020000

08002ed8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	2204      	movs	r2, #4
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d04f      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0xc8>
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f003 0304 	and.w	r3, r3, #4
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d04a      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0320 	and.w	r3, r3, #32
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d107      	bne.n	8002f28 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0204 	bic.w	r2, r2, #4
 8002f26:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a66      	ldr	r2, [pc, #408]	; (80030c8 <HAL_DMA_IRQHandler+0x1f0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d029      	beq.n	8002f86 <HAL_DMA_IRQHandler+0xae>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a65      	ldr	r2, [pc, #404]	; (80030cc <HAL_DMA_IRQHandler+0x1f4>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d022      	beq.n	8002f82 <HAL_DMA_IRQHandler+0xaa>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a63      	ldr	r2, [pc, #396]	; (80030d0 <HAL_DMA_IRQHandler+0x1f8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01a      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xa4>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a62      	ldr	r2, [pc, #392]	; (80030d4 <HAL_DMA_IRQHandler+0x1fc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d012      	beq.n	8002f76 <HAL_DMA_IRQHandler+0x9e>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a60      	ldr	r2, [pc, #384]	; (80030d8 <HAL_DMA_IRQHandler+0x200>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d00a      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x98>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a5f      	ldr	r2, [pc, #380]	; (80030dc <HAL_DMA_IRQHandler+0x204>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d102      	bne.n	8002f6a <HAL_DMA_IRQHandler+0x92>
 8002f64:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f68:	e00e      	b.n	8002f88 <HAL_DMA_IRQHandler+0xb0>
 8002f6a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002f6e:	e00b      	b.n	8002f88 <HAL_DMA_IRQHandler+0xb0>
 8002f70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002f74:	e008      	b.n	8002f88 <HAL_DMA_IRQHandler+0xb0>
 8002f76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f7a:	e005      	b.n	8002f88 <HAL_DMA_IRQHandler+0xb0>
 8002f7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f80:	e002      	b.n	8002f88 <HAL_DMA_IRQHandler+0xb0>
 8002f82:	2340      	movs	r3, #64	; 0x40
 8002f84:	e000      	b.n	8002f88 <HAL_DMA_IRQHandler+0xb0>
 8002f86:	2304      	movs	r3, #4
 8002f88:	4a55      	ldr	r2, [pc, #340]	; (80030e0 <HAL_DMA_IRQHandler+0x208>)
 8002f8a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 8094 	beq.w	80030be <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002f9e:	e08e      	b.n	80030be <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d056      	beq.n	800305e <HAL_DMA_IRQHandler+0x186>
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d051      	beq.n	800305e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10b      	bne.n	8002fe0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 020a 	bic.w	r2, r2, #10
 8002fd6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a38      	ldr	r2, [pc, #224]	; (80030c8 <HAL_DMA_IRQHandler+0x1f0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d029      	beq.n	800303e <HAL_DMA_IRQHandler+0x166>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a37      	ldr	r2, [pc, #220]	; (80030cc <HAL_DMA_IRQHandler+0x1f4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d022      	beq.n	800303a <HAL_DMA_IRQHandler+0x162>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a35      	ldr	r2, [pc, #212]	; (80030d0 <HAL_DMA_IRQHandler+0x1f8>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d01a      	beq.n	8003034 <HAL_DMA_IRQHandler+0x15c>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a34      	ldr	r2, [pc, #208]	; (80030d4 <HAL_DMA_IRQHandler+0x1fc>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d012      	beq.n	800302e <HAL_DMA_IRQHandler+0x156>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a32      	ldr	r2, [pc, #200]	; (80030d8 <HAL_DMA_IRQHandler+0x200>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d00a      	beq.n	8003028 <HAL_DMA_IRQHandler+0x150>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a31      	ldr	r2, [pc, #196]	; (80030dc <HAL_DMA_IRQHandler+0x204>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d102      	bne.n	8003022 <HAL_DMA_IRQHandler+0x14a>
 800301c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003020:	e00e      	b.n	8003040 <HAL_DMA_IRQHandler+0x168>
 8003022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003026:	e00b      	b.n	8003040 <HAL_DMA_IRQHandler+0x168>
 8003028:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800302c:	e008      	b.n	8003040 <HAL_DMA_IRQHandler+0x168>
 800302e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003032:	e005      	b.n	8003040 <HAL_DMA_IRQHandler+0x168>
 8003034:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003038:	e002      	b.n	8003040 <HAL_DMA_IRQHandler+0x168>
 800303a:	2320      	movs	r3, #32
 800303c:	e000      	b.n	8003040 <HAL_DMA_IRQHandler+0x168>
 800303e:	2302      	movs	r3, #2
 8003040:	4a27      	ldr	r2, [pc, #156]	; (80030e0 <HAL_DMA_IRQHandler+0x208>)
 8003042:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003050:	2b00      	cmp	r3, #0
 8003052:	d034      	beq.n	80030be <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800305c:	e02f      	b.n	80030be <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003062:	2208      	movs	r2, #8
 8003064:	409a      	lsls	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d028      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x1e8>
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	f003 0308 	and.w	r3, r3, #8
 8003074:	2b00      	cmp	r3, #0
 8003076:	d023      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 020e 	bic.w	r2, r2, #14
 8003086:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003090:	2101      	movs	r1, #1
 8003092:	fa01 f202 	lsl.w	r2, r1, r2
 8003096:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d004      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	4798      	blx	r3
    }
  }
  return;
 80030be:	bf00      	nop
 80030c0:	bf00      	nop
}
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40020008 	.word	0x40020008
 80030cc:	4002001c 	.word	0x4002001c
 80030d0:	40020030 	.word	0x40020030
 80030d4:	40020044 	.word	0x40020044
 80030d8:	40020058 	.word	0x40020058
 80030dc:	4002006c 	.word	0x4002006c
 80030e0:	40020000 	.word	0x40020000

080030e4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030f2:	b2db      	uxtb	r3, r3
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030fe:	b480      	push	{r7}
 8003100:	b085      	sub	sp, #20
 8003102:	af00      	add	r7, sp, #0
 8003104:	60f8      	str	r0, [r7, #12]
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003114:	2101      	movs	r1, #1
 8003116:	fa01 f202 	lsl.w	r2, r1, r2
 800311a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2b10      	cmp	r3, #16
 800312a:	d108      	bne.n	800313e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800313c:	e007      	b.n	800314e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	60da      	str	r2, [r3, #12]
}
 800314e:	bf00      	nop
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003158:	b480      	push	{r7}
 800315a:	b08b      	sub	sp, #44	; 0x2c
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003162:	2300      	movs	r3, #0
 8003164:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003166:	2300      	movs	r3, #0
 8003168:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800316a:	e169      	b.n	8003440 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800316c:	2201      	movs	r2, #1
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	69fa      	ldr	r2, [r7, #28]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	429a      	cmp	r2, r3
 8003186:	f040 8158 	bne.w	800343a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4a9a      	ldr	r2, [pc, #616]	; (80033f8 <HAL_GPIO_Init+0x2a0>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d05e      	beq.n	8003252 <HAL_GPIO_Init+0xfa>
 8003194:	4a98      	ldr	r2, [pc, #608]	; (80033f8 <HAL_GPIO_Init+0x2a0>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d875      	bhi.n	8003286 <HAL_GPIO_Init+0x12e>
 800319a:	4a98      	ldr	r2, [pc, #608]	; (80033fc <HAL_GPIO_Init+0x2a4>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d058      	beq.n	8003252 <HAL_GPIO_Init+0xfa>
 80031a0:	4a96      	ldr	r2, [pc, #600]	; (80033fc <HAL_GPIO_Init+0x2a4>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d86f      	bhi.n	8003286 <HAL_GPIO_Init+0x12e>
 80031a6:	4a96      	ldr	r2, [pc, #600]	; (8003400 <HAL_GPIO_Init+0x2a8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d052      	beq.n	8003252 <HAL_GPIO_Init+0xfa>
 80031ac:	4a94      	ldr	r2, [pc, #592]	; (8003400 <HAL_GPIO_Init+0x2a8>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d869      	bhi.n	8003286 <HAL_GPIO_Init+0x12e>
 80031b2:	4a94      	ldr	r2, [pc, #592]	; (8003404 <HAL_GPIO_Init+0x2ac>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d04c      	beq.n	8003252 <HAL_GPIO_Init+0xfa>
 80031b8:	4a92      	ldr	r2, [pc, #584]	; (8003404 <HAL_GPIO_Init+0x2ac>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d863      	bhi.n	8003286 <HAL_GPIO_Init+0x12e>
 80031be:	4a92      	ldr	r2, [pc, #584]	; (8003408 <HAL_GPIO_Init+0x2b0>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d046      	beq.n	8003252 <HAL_GPIO_Init+0xfa>
 80031c4:	4a90      	ldr	r2, [pc, #576]	; (8003408 <HAL_GPIO_Init+0x2b0>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d85d      	bhi.n	8003286 <HAL_GPIO_Init+0x12e>
 80031ca:	2b12      	cmp	r3, #18
 80031cc:	d82a      	bhi.n	8003224 <HAL_GPIO_Init+0xcc>
 80031ce:	2b12      	cmp	r3, #18
 80031d0:	d859      	bhi.n	8003286 <HAL_GPIO_Init+0x12e>
 80031d2:	a201      	add	r2, pc, #4	; (adr r2, 80031d8 <HAL_GPIO_Init+0x80>)
 80031d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d8:	08003253 	.word	0x08003253
 80031dc:	0800322d 	.word	0x0800322d
 80031e0:	0800323f 	.word	0x0800323f
 80031e4:	08003281 	.word	0x08003281
 80031e8:	08003287 	.word	0x08003287
 80031ec:	08003287 	.word	0x08003287
 80031f0:	08003287 	.word	0x08003287
 80031f4:	08003287 	.word	0x08003287
 80031f8:	08003287 	.word	0x08003287
 80031fc:	08003287 	.word	0x08003287
 8003200:	08003287 	.word	0x08003287
 8003204:	08003287 	.word	0x08003287
 8003208:	08003287 	.word	0x08003287
 800320c:	08003287 	.word	0x08003287
 8003210:	08003287 	.word	0x08003287
 8003214:	08003287 	.word	0x08003287
 8003218:	08003287 	.word	0x08003287
 800321c:	08003235 	.word	0x08003235
 8003220:	08003249 	.word	0x08003249
 8003224:	4a79      	ldr	r2, [pc, #484]	; (800340c <HAL_GPIO_Init+0x2b4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d013      	beq.n	8003252 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800322a:	e02c      	b.n	8003286 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	623b      	str	r3, [r7, #32]
          break;
 8003232:	e029      	b.n	8003288 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	3304      	adds	r3, #4
 800323a:	623b      	str	r3, [r7, #32]
          break;
 800323c:	e024      	b.n	8003288 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	3308      	adds	r3, #8
 8003244:	623b      	str	r3, [r7, #32]
          break;
 8003246:	e01f      	b.n	8003288 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	330c      	adds	r3, #12
 800324e:	623b      	str	r3, [r7, #32]
          break;
 8003250:	e01a      	b.n	8003288 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d102      	bne.n	8003260 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800325a:	2304      	movs	r3, #4
 800325c:	623b      	str	r3, [r7, #32]
          break;
 800325e:	e013      	b.n	8003288 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d105      	bne.n	8003274 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003268:	2308      	movs	r3, #8
 800326a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	611a      	str	r2, [r3, #16]
          break;
 8003272:	e009      	b.n	8003288 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003274:	2308      	movs	r3, #8
 8003276:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69fa      	ldr	r2, [r7, #28]
 800327c:	615a      	str	r2, [r3, #20]
          break;
 800327e:	e003      	b.n	8003288 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003280:	2300      	movs	r3, #0
 8003282:	623b      	str	r3, [r7, #32]
          break;
 8003284:	e000      	b.n	8003288 <HAL_GPIO_Init+0x130>
          break;
 8003286:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	2bff      	cmp	r3, #255	; 0xff
 800328c:	d801      	bhi.n	8003292 <HAL_GPIO_Init+0x13a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	e001      	b.n	8003296 <HAL_GPIO_Init+0x13e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3304      	adds	r3, #4
 8003296:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	2bff      	cmp	r3, #255	; 0xff
 800329c:	d802      	bhi.n	80032a4 <HAL_GPIO_Init+0x14c>
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	e002      	b.n	80032aa <HAL_GPIO_Init+0x152>
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	3b08      	subs	r3, #8
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	210f      	movs	r1, #15
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	fa01 f303 	lsl.w	r3, r1, r3
 80032b8:	43db      	mvns	r3, r3
 80032ba:	401a      	ands	r2, r3
 80032bc:	6a39      	ldr	r1, [r7, #32]
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	fa01 f303 	lsl.w	r3, r1, r3
 80032c4:	431a      	orrs	r2, r3
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f000 80b1 	beq.w	800343a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032d8:	4b4d      	ldr	r3, [pc, #308]	; (8003410 <HAL_GPIO_Init+0x2b8>)
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	4a4c      	ldr	r2, [pc, #304]	; (8003410 <HAL_GPIO_Init+0x2b8>)
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	6193      	str	r3, [r2, #24]
 80032e4:	4b4a      	ldr	r3, [pc, #296]	; (8003410 <HAL_GPIO_Init+0x2b8>)
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80032f0:	4a48      	ldr	r2, [pc, #288]	; (8003414 <HAL_GPIO_Init+0x2bc>)
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	089b      	lsrs	r3, r3, #2
 80032f6:	3302      	adds	r3, #2
 80032f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	220f      	movs	r2, #15
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4013      	ands	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a40      	ldr	r2, [pc, #256]	; (8003418 <HAL_GPIO_Init+0x2c0>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d013      	beq.n	8003344 <HAL_GPIO_Init+0x1ec>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a3f      	ldr	r2, [pc, #252]	; (800341c <HAL_GPIO_Init+0x2c4>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d00d      	beq.n	8003340 <HAL_GPIO_Init+0x1e8>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a3e      	ldr	r2, [pc, #248]	; (8003420 <HAL_GPIO_Init+0x2c8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d007      	beq.n	800333c <HAL_GPIO_Init+0x1e4>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a3d      	ldr	r2, [pc, #244]	; (8003424 <HAL_GPIO_Init+0x2cc>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d101      	bne.n	8003338 <HAL_GPIO_Init+0x1e0>
 8003334:	2303      	movs	r3, #3
 8003336:	e006      	b.n	8003346 <HAL_GPIO_Init+0x1ee>
 8003338:	2304      	movs	r3, #4
 800333a:	e004      	b.n	8003346 <HAL_GPIO_Init+0x1ee>
 800333c:	2302      	movs	r3, #2
 800333e:	e002      	b.n	8003346 <HAL_GPIO_Init+0x1ee>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <HAL_GPIO_Init+0x1ee>
 8003344:	2300      	movs	r3, #0
 8003346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003348:	f002 0203 	and.w	r2, r2, #3
 800334c:	0092      	lsls	r2, r2, #2
 800334e:	4093      	lsls	r3, r2
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003356:	492f      	ldr	r1, [pc, #188]	; (8003414 <HAL_GPIO_Init+0x2bc>)
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	089b      	lsrs	r3, r3, #2
 800335c:	3302      	adds	r3, #2
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d006      	beq.n	800337e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003370:	4b2d      	ldr	r3, [pc, #180]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	492c      	ldr	r1, [pc, #176]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	4313      	orrs	r3, r2
 800337a:	608b      	str	r3, [r1, #8]
 800337c:	e006      	b.n	800338c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800337e:	4b2a      	ldr	r3, [pc, #168]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	43db      	mvns	r3, r3
 8003386:	4928      	ldr	r1, [pc, #160]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 8003388:	4013      	ands	r3, r2
 800338a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d006      	beq.n	80033a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003398:	4b23      	ldr	r3, [pc, #140]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	4922      	ldr	r1, [pc, #136]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	60cb      	str	r3, [r1, #12]
 80033a4:	e006      	b.n	80033b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80033a6:	4b20      	ldr	r3, [pc, #128]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	43db      	mvns	r3, r3
 80033ae:	491e      	ldr	r1, [pc, #120]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d006      	beq.n	80033ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033c0:	4b19      	ldr	r3, [pc, #100]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	4918      	ldr	r1, [pc, #96]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	604b      	str	r3, [r1, #4]
 80033cc:	e006      	b.n	80033dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033ce:	4b16      	ldr	r3, [pc, #88]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	43db      	mvns	r3, r3
 80033d6:	4914      	ldr	r1, [pc, #80]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033d8:	4013      	ands	r3, r2
 80033da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d021      	beq.n	800342c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033e8:	4b0f      	ldr	r3, [pc, #60]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	490e      	ldr	r1, [pc, #56]	; (8003428 <HAL_GPIO_Init+0x2d0>)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	600b      	str	r3, [r1, #0]
 80033f4:	e021      	b.n	800343a <HAL_GPIO_Init+0x2e2>
 80033f6:	bf00      	nop
 80033f8:	10320000 	.word	0x10320000
 80033fc:	10310000 	.word	0x10310000
 8003400:	10220000 	.word	0x10220000
 8003404:	10210000 	.word	0x10210000
 8003408:	10120000 	.word	0x10120000
 800340c:	10110000 	.word	0x10110000
 8003410:	40021000 	.word	0x40021000
 8003414:	40010000 	.word	0x40010000
 8003418:	40010800 	.word	0x40010800
 800341c:	40010c00 	.word	0x40010c00
 8003420:	40011000 	.word	0x40011000
 8003424:	40011400 	.word	0x40011400
 8003428:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800342c:	4b0b      	ldr	r3, [pc, #44]	; (800345c <HAL_GPIO_Init+0x304>)
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	43db      	mvns	r3, r3
 8003434:	4909      	ldr	r1, [pc, #36]	; (800345c <HAL_GPIO_Init+0x304>)
 8003436:	4013      	ands	r3, r2
 8003438:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	3301      	adds	r3, #1
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003446:	fa22 f303 	lsr.w	r3, r2, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	f47f ae8e 	bne.w	800316c <HAL_GPIO_Init+0x14>
  }
}
 8003450:	bf00      	nop
 8003452:	bf00      	nop
 8003454:	372c      	adds	r7, #44	; 0x2c
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr
 800345c:	40010400 	.word	0x40010400

08003460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	807b      	strh	r3, [r7, #2]
 800346c:	4613      	mov	r3, r2
 800346e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003470:	787b      	ldrb	r3, [r7, #1]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003476:	887a      	ldrh	r2, [r7, #2]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800347c:	e003      	b.n	8003486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800347e:	887b      	ldrh	r3, [r7, #2]
 8003480:	041a      	lsls	r2, r3, #16
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	611a      	str	r2, [r3, #16]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e12b      	b.n	80036fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d106      	bne.n	80034bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fe ff64 	bl	8002384 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2224      	movs	r2, #36	; 0x24
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0201 	bic.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034f4:	f003 f8d6 	bl	80066a4 <HAL_RCC_GetPCLK1Freq>
 80034f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4a81      	ldr	r2, [pc, #516]	; (8003704 <HAL_I2C_Init+0x274>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d807      	bhi.n	8003514 <HAL_I2C_Init+0x84>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4a80      	ldr	r2, [pc, #512]	; (8003708 <HAL_I2C_Init+0x278>)
 8003508:	4293      	cmp	r3, r2
 800350a:	bf94      	ite	ls
 800350c:	2301      	movls	r3, #1
 800350e:	2300      	movhi	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	e006      	b.n	8003522 <HAL_I2C_Init+0x92>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4a7d      	ldr	r2, [pc, #500]	; (800370c <HAL_I2C_Init+0x27c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	bf94      	ite	ls
 800351c:	2301      	movls	r3, #1
 800351e:	2300      	movhi	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e0e7      	b.n	80036fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a78      	ldr	r2, [pc, #480]	; (8003710 <HAL_I2C_Init+0x280>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	0c9b      	lsrs	r3, r3, #18
 8003534:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68ba      	ldr	r2, [r7, #8]
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4a6a      	ldr	r2, [pc, #424]	; (8003704 <HAL_I2C_Init+0x274>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d802      	bhi.n	8003564 <HAL_I2C_Init+0xd4>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	3301      	adds	r3, #1
 8003562:	e009      	b.n	8003578 <HAL_I2C_Init+0xe8>
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800356a:	fb02 f303 	mul.w	r3, r2, r3
 800356e:	4a69      	ldr	r2, [pc, #420]	; (8003714 <HAL_I2C_Init+0x284>)
 8003570:	fba2 2303 	umull	r2, r3, r2, r3
 8003574:	099b      	lsrs	r3, r3, #6
 8003576:	3301      	adds	r3, #1
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	430b      	orrs	r3, r1
 800357e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800358a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	495c      	ldr	r1, [pc, #368]	; (8003704 <HAL_I2C_Init+0x274>)
 8003594:	428b      	cmp	r3, r1
 8003596:	d819      	bhi.n	80035cc <HAL_I2C_Init+0x13c>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1e59      	subs	r1, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80035a6:	1c59      	adds	r1, r3, #1
 80035a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80035ac:	400b      	ands	r3, r1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_I2C_Init+0x138>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1e59      	subs	r1, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c0:	3301      	adds	r3, #1
 80035c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c6:	e051      	b.n	800366c <HAL_I2C_Init+0x1dc>
 80035c8:	2304      	movs	r3, #4
 80035ca:	e04f      	b.n	800366c <HAL_I2C_Init+0x1dc>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d111      	bne.n	80035f8 <HAL_I2C_Init+0x168>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1e58      	subs	r0, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6859      	ldr	r1, [r3, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	440b      	add	r3, r1
 80035e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e6:	3301      	adds	r3, #1
 80035e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	e012      	b.n	800361e <HAL_I2C_Init+0x18e>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	1e58      	subs	r0, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6859      	ldr	r1, [r3, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	0099      	lsls	r1, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	fbb0 f3f3 	udiv	r3, r0, r3
 800360e:	3301      	adds	r3, #1
 8003610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf0c      	ite	eq
 8003618:	2301      	moveq	r3, #1
 800361a:	2300      	movne	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_I2C_Init+0x196>
 8003622:	2301      	movs	r3, #1
 8003624:	e022      	b.n	800366c <HAL_I2C_Init+0x1dc>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10e      	bne.n	800364c <HAL_I2C_Init+0x1bc>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	1e58      	subs	r0, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6859      	ldr	r1, [r3, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	440b      	add	r3, r1
 800363c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003640:	3301      	adds	r3, #1
 8003642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003646:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800364a:	e00f      	b.n	800366c <HAL_I2C_Init+0x1dc>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	1e58      	subs	r0, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6859      	ldr	r1, [r3, #4]
 8003654:	460b      	mov	r3, r1
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	0099      	lsls	r1, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003662:	3301      	adds	r3, #1
 8003664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003668:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	6809      	ldr	r1, [r1, #0]
 8003670:	4313      	orrs	r3, r2
 8003672:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69da      	ldr	r2, [r3, #28]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	431a      	orrs	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800369a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6911      	ldr	r1, [r2, #16]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68d2      	ldr	r2, [r2, #12]
 80036a6:	4311      	orrs	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	430b      	orrs	r3, r1
 80036ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695a      	ldr	r2, [r3, #20]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	000186a0 	.word	0x000186a0
 8003708:	001e847f 	.word	0x001e847f
 800370c:	003d08ff 	.word	0x003d08ff
 8003710:	431bde83 	.word	0x431bde83
 8003714:	10624dd3 	.word	0x10624dd3

08003718 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800372a:	2b80      	cmp	r3, #128	; 0x80
 800372c:	d103      	bne.n	8003736 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2200      	movs	r2, #0
 8003734:	611a      	str	r2, [r3, #16]
  }
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af02      	add	r7, sp, #8
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	607a      	str	r2, [r7, #4]
 800374a:	461a      	mov	r2, r3
 800374c:	460b      	mov	r3, r1
 800374e:	817b      	strh	r3, [r7, #10]
 8003750:	4613      	mov	r3, r2
 8003752:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003754:	f7ff f916 	bl	8002984 <HAL_GetTick>
 8003758:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b20      	cmp	r3, #32
 8003764:	f040 80e0 	bne.w	8003928 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	2319      	movs	r3, #25
 800376e:	2201      	movs	r2, #1
 8003770:	4970      	ldr	r1, [pc, #448]	; (8003934 <HAL_I2C_Master_Transmit+0x1f4>)
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f002 f94c 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800377e:	2302      	movs	r3, #2
 8003780:	e0d3      	b.n	800392a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_I2C_Master_Transmit+0x50>
 800378c:	2302      	movs	r3, #2
 800378e:	e0cc      	b.n	800392a <HAL_I2C_Master_Transmit+0x1ea>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d007      	beq.n	80037b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f042 0201 	orr.w	r2, r2, #1
 80037b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2221      	movs	r2, #33	; 0x21
 80037ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2210      	movs	r2, #16
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	893a      	ldrh	r2, [r7, #8]
 80037e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	4a50      	ldr	r2, [pc, #320]	; (8003938 <HAL_I2C_Master_Transmit+0x1f8>)
 80037f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80037f8:	8979      	ldrh	r1, [r7, #10]
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	6a3a      	ldr	r2, [r7, #32]
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f001 ff0e 	bl	8005620 <I2C_MasterRequestWrite>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e08d      	b.n	800392a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800380e:	2300      	movs	r3, #0
 8003810:	613b      	str	r3, [r7, #16]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	613b      	str	r3, [r7, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	613b      	str	r3, [r7, #16]
 8003822:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003824:	e066      	b.n	80038f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	6a39      	ldr	r1, [r7, #32]
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f002 fa0a 	bl	8005c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00d      	beq.n	8003852 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383a:	2b04      	cmp	r3, #4
 800383c:	d107      	bne.n	800384e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800384c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e06b      	b.n	800392a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800387a:	3b01      	subs	r3, #1
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b04      	cmp	r3, #4
 800388e:	d11b      	bne.n	80038c8 <HAL_I2C_Master_Transmit+0x188>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003894:	2b00      	cmp	r3, #0
 8003896:	d017      	beq.n	80038c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	781a      	ldrb	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	6a39      	ldr	r1, [r7, #32]
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f002 fa01 	bl	8005cd4 <I2C_WaitOnBTFFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00d      	beq.n	80038f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d107      	bne.n	80038f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e01a      	b.n	800392a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d194      	bne.n	8003826 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800390a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003924:	2300      	movs	r3, #0
 8003926:	e000      	b.n	800392a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003928:	2302      	movs	r3, #2
  }
}
 800392a:	4618      	mov	r0, r3
 800392c:	3718      	adds	r7, #24
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	00100002 	.word	0x00100002
 8003938:	ffff0000 	.word	0xffff0000

0800393c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b08c      	sub	sp, #48	; 0x30
 8003940:	af02      	add	r7, sp, #8
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	607a      	str	r2, [r7, #4]
 8003946:	461a      	mov	r2, r3
 8003948:	460b      	mov	r3, r1
 800394a:	817b      	strh	r3, [r7, #10]
 800394c:	4613      	mov	r3, r2
 800394e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003954:	f7ff f816 	bl	8002984 <HAL_GetTick>
 8003958:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b20      	cmp	r3, #32
 8003964:	f040 824b 	bne.w	8003dfe <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	2319      	movs	r3, #25
 800396e:	2201      	movs	r2, #1
 8003970:	497f      	ldr	r1, [pc, #508]	; (8003b70 <HAL_I2C_Master_Receive+0x234>)
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f002 f84c 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800397e:	2302      	movs	r3, #2
 8003980:	e23e      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_I2C_Master_Receive+0x54>
 800398c:	2302      	movs	r3, #2
 800398e:	e237      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d007      	beq.n	80039b6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0201 	orr.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2222      	movs	r2, #34	; 0x22
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2210      	movs	r2, #16
 80039d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	893a      	ldrh	r2, [r7, #8]
 80039e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4a5f      	ldr	r2, [pc, #380]	; (8003b74 <HAL_I2C_Master_Receive+0x238>)
 80039f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80039f8:	8979      	ldrh	r1, [r7, #10]
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f001 fe90 	bl	8005724 <I2C_MasterRequestRead>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e1f8      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d113      	bne.n	8003a3e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	61fb      	str	r3, [r7, #28]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	61fb      	str	r3, [r7, #28]
 8003a2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	e1cc      	b.n	8003dd8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d11e      	bne.n	8003a84 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a54:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a56:	b672      	cpsid	i
}
 8003a58:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61bb      	str	r3, [r7, #24]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	61bb      	str	r3, [r7, #24]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	61bb      	str	r3, [r7, #24]
 8003a6e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a7e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a80:	b662      	cpsie	i
}
 8003a82:	e035      	b.n	8003af0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d11e      	bne.n	8003aca <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a9a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a9c:	b672      	cpsid	i
}
 8003a9e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ac4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003ac6:	b662      	cpsie	i
}
 8003ac8:	e012      	b.n	8003af0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ad8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	613b      	str	r3, [r7, #16]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003af0:	e172      	b.n	8003dd8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	f200 811f 	bhi.w	8003d3a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d123      	bne.n	8003b4c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f002 f95d 	bl	8005dc8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e173      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	691a      	ldr	r2, [r3, #16]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b4a:	e145      	b.n	8003dd8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d152      	bne.n	8003bfa <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	4906      	ldr	r1, [pc, #24]	; (8003b78 <HAL_I2C_Master_Receive+0x23c>)
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f001 ff56 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d008      	beq.n	8003b7c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e148      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
 8003b6e:	bf00      	nop
 8003b70:	00100002 	.word	0x00100002
 8003b74:	ffff0000 	.word	0xffff0000
 8003b78:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003b7c:	b672      	cpsid	i
}
 8003b7e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003bc2:	b662      	cpsie	i
}
 8003bc4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bf8:	e0ee      	b.n	8003dd8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c00:	2200      	movs	r2, #0
 8003c02:	4981      	ldr	r1, [pc, #516]	; (8003e08 <HAL_I2C_Master_Receive+0x4cc>)
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f001 ff03 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0f5      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c22:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c24:	b672      	cpsid	i
}
 8003c26:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	691a      	ldr	r2, [r3, #16]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	b2d2      	uxtb	r2, r2
 8003c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	1c5a      	adds	r2, r3, #1
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	3b01      	subs	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c5a:	4b6c      	ldr	r3, [pc, #432]	; (8003e0c <HAL_I2C_Master_Receive+0x4d0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	08db      	lsrs	r3, r3, #3
 8003c60:	4a6b      	ldr	r2, [pc, #428]	; (8003e10 <HAL_I2C_Master_Receive+0x4d4>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	0a1a      	lsrs	r2, r3, #8
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00da      	lsls	r2, r3, #3
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003c74:	6a3b      	ldr	r3, [r7, #32]
 8003c76:	3b01      	subs	r3, #1
 8003c78:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d118      	bne.n	8003cb2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f043 0220 	orr.w	r2, r3, #32
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003ca2:	b662      	cpsie	i
}
 8003ca4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e0a6      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d1d9      	bne.n	8003c74 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	691a      	ldr	r2, [r3, #16]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cda:	b2d2      	uxtb	r2, r2
 8003cdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	1c5a      	adds	r2, r3, #1
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cec:	3b01      	subs	r3, #1
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003d02:	b662      	cpsie	i
}
 8003d04:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	691a      	ldr	r2, [r3, #16]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	b2d2      	uxtb	r2, r2
 8003d12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	1c5a      	adds	r2, r3, #1
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d38:	e04e      	b.n	8003dd8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f002 f842 	bl	8005dc8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e058      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	691a      	ldr	r2, [r3, #16]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	1c5a      	adds	r2, r3, #1
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	f003 0304 	and.w	r3, r3, #4
 8003d8a:	2b04      	cmp	r3, #4
 8003d8c:	d124      	bne.n	8003dd8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d107      	bne.n	8003da6 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003da4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f47f ae88 	bne.w	8003af2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2220      	movs	r2, #32
 8003de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	e000      	b.n	8003e00 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003dfe:	2302      	movs	r3, #2
  }
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3728      	adds	r7, #40	; 0x28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	00010004 	.word	0x00010004
 8003e0c:	2000000c 	.word	0x2000000c
 8003e10:	14f8b589 	.word	0x14f8b589

08003e14 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b088      	sub	sp, #32
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e34:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e3c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	2b10      	cmp	r3, #16
 8003e42:	d003      	beq.n	8003e4c <HAL_I2C_EV_IRQHandler+0x38>
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	2b40      	cmp	r3, #64	; 0x40
 8003e48:	f040 80c1 	bne.w	8003fce <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10d      	bne.n	8003e82 <HAL_I2C_EV_IRQHandler+0x6e>
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003e6c:	d003      	beq.n	8003e76 <HAL_I2C_EV_IRQHandler+0x62>
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003e74:	d101      	bne.n	8003e7a <HAL_I2C_EV_IRQHandler+0x66>
 8003e76:	2301      	movs	r3, #1
 8003e78:	e000      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x68>
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	f000 8132 	beq.w	80040e6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00c      	beq.n	8003ea6 <HAL_I2C_EV_IRQHandler+0x92>
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	0a5b      	lsrs	r3, r3, #9
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d006      	beq.n	8003ea6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f002 f820 	bl	8005ede <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 fd99 	bl	80049d6 <I2C_Master_SB>
 8003ea4:	e092      	b.n	8003fcc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	08db      	lsrs	r3, r3, #3
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d009      	beq.n	8003ec6 <HAL_I2C_EV_IRQHandler+0xb2>
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	0a5b      	lsrs	r3, r3, #9
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fe0e 	bl	8004ae0 <I2C_Master_ADD10>
 8003ec4:	e082      	b.n	8003fcc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	085b      	lsrs	r3, r3, #1
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d009      	beq.n	8003ee6 <HAL_I2C_EV_IRQHandler+0xd2>
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	0a5b      	lsrs	r3, r3, #9
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fe27 	bl	8004b32 <I2C_Master_ADDR>
 8003ee4:	e072      	b.n	8003fcc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	089b      	lsrs	r3, r3, #2
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d03b      	beq.n	8003f6a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003efc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f00:	f000 80f3 	beq.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	09db      	lsrs	r3, r3, #7
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d00f      	beq.n	8003f30 <HAL_I2C_EV_IRQHandler+0x11c>
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	0a9b      	lsrs	r3, r3, #10
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d009      	beq.n	8003f30 <HAL_I2C_EV_IRQHandler+0x11c>
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	089b      	lsrs	r3, r3, #2
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d103      	bne.n	8003f30 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f9f1 	bl	8004310 <I2C_MasterTransmit_TXE>
 8003f2e:	e04d      	b.n	8003fcc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 80d6 	beq.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	0a5b      	lsrs	r3, r3, #9
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 80cf 	beq.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003f4c:	7bbb      	ldrb	r3, [r7, #14]
 8003f4e:	2b21      	cmp	r3, #33	; 0x21
 8003f50:	d103      	bne.n	8003f5a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 fa78 	bl	8004448 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f58:	e0c7      	b.n	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003f5a:	7bfb      	ldrb	r3, [r7, #15]
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	f040 80c4 	bne.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 fae6 	bl	8004534 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f68:	e0bf      	b.n	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f78:	f000 80b7 	beq.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	099b      	lsrs	r3, r3, #6
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00f      	beq.n	8003fa8 <HAL_I2C_EV_IRQHandler+0x194>
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	0a9b      	lsrs	r3, r3, #10
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d009      	beq.n	8003fa8 <HAL_I2C_EV_IRQHandler+0x194>
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	089b      	lsrs	r3, r3, #2
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d103      	bne.n	8003fa8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 fb5f 	bl	8004664 <I2C_MasterReceive_RXNE>
 8003fa6:	e011      	b.n	8003fcc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	089b      	lsrs	r3, r3, #2
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 809a 	beq.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	0a5b      	lsrs	r3, r3, #9
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 8093 	beq.w	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 fc15 	bl	80047f4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fca:	e08e      	b.n	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
 8003fcc:	e08d      	b.n	80040ea <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d004      	beq.n	8003fe0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	61fb      	str	r3, [r7, #28]
 8003fde:	e007      	b.n	8003ff0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	085b      	lsrs	r3, r3, #1
 8003ff4:	f003 0301 	and.w	r3, r3, #1
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d012      	beq.n	8004022 <HAL_I2C_EV_IRQHandler+0x20e>
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	0a5b      	lsrs	r3, r3, #9
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00c      	beq.n	8004022 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004018:	69b9      	ldr	r1, [r7, #24]
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 ffe0 	bl	8004fe0 <I2C_Slave_ADDR>
 8004020:	e066      	b.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	091b      	lsrs	r3, r3, #4
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d009      	beq.n	8004042 <HAL_I2C_EV_IRQHandler+0x22e>
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	0a5b      	lsrs	r3, r3, #9
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f001 f81a 	bl	8005074 <I2C_Slave_STOPF>
 8004040:	e056      	b.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004042:	7bbb      	ldrb	r3, [r7, #14]
 8004044:	2b21      	cmp	r3, #33	; 0x21
 8004046:	d002      	beq.n	800404e <HAL_I2C_EV_IRQHandler+0x23a>
 8004048:	7bbb      	ldrb	r3, [r7, #14]
 800404a:	2b29      	cmp	r3, #41	; 0x29
 800404c:	d125      	bne.n	800409a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	09db      	lsrs	r3, r3, #7
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00f      	beq.n	800407a <HAL_I2C_EV_IRQHandler+0x266>
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	0a9b      	lsrs	r3, r3, #10
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d009      	beq.n	800407a <HAL_I2C_EV_IRQHandler+0x266>
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	089b      	lsrs	r3, r3, #2
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d103      	bne.n	800407a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fef8 	bl	8004e68 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004078:	e039      	b.n	80040ee <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	089b      	lsrs	r3, r3, #2
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d033      	beq.n	80040ee <HAL_I2C_EV_IRQHandler+0x2da>
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	0a5b      	lsrs	r3, r3, #9
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d02d      	beq.n	80040ee <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 ff25 	bl	8004ee2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004098:	e029      	b.n	80040ee <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	099b      	lsrs	r3, r3, #6
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00f      	beq.n	80040c6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	0a9b      	lsrs	r3, r3, #10
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d009      	beq.n	80040c6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	089b      	lsrs	r3, r3, #2
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d103      	bne.n	80040c6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 ff2f 	bl	8004f22 <I2C_SlaveReceive_RXNE>
 80040c4:	e014      	b.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	089b      	lsrs	r3, r3, #2
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00e      	beq.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	0a5b      	lsrs	r3, r3, #9
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d008      	beq.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 ff5d 	bl	8004f9e <I2C_SlaveReceive_BTF>
 80040e4:	e004      	b.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80040e6:	bf00      	nop
 80040e8:	e002      	b.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040ea:	bf00      	nop
 80040ec:	e000      	b.n	80040f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040ee:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80040f0:	3720      	adds	r7, #32
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b08a      	sub	sp, #40	; 0x28
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800410e:	2300      	movs	r3, #0
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004118:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	0a1b      	lsrs	r3, r3, #8
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d016      	beq.n	8004154 <HAL_I2C_ER_IRQHandler+0x5e>
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	0a1b      	lsrs	r3, r3, #8
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d010      	beq.n	8004154 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	f043 0301 	orr.w	r3, r3, #1
 8004138:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004142:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004152:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	0a5b      	lsrs	r3, r3, #9
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00e      	beq.n	800417e <HAL_I2C_ER_IRQHandler+0x88>
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	0a1b      	lsrs	r3, r3, #8
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b00      	cmp	r3, #0
 800416a:	d008      	beq.n	800417e <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800416c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416e:	f043 0302 	orr.w	r3, r3, #2
 8004172:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800417c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800417e:	6a3b      	ldr	r3, [r7, #32]
 8004180:	0a9b      	lsrs	r3, r3, #10
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d03f      	beq.n	800420a <HAL_I2C_ER_IRQHandler+0x114>
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	0a1b      	lsrs	r3, r3, #8
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d039      	beq.n	800420a <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8004196:	7efb      	ldrb	r3, [r7, #27]
 8004198:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800419e:	b29b      	uxth	r3, r3
 80041a0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ae:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80041b0:	7ebb      	ldrb	r3, [r7, #26]
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	d112      	bne.n	80041dc <HAL_I2C_ER_IRQHandler+0xe6>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10f      	bne.n	80041dc <HAL_I2C_ER_IRQHandler+0xe6>
 80041bc:	7cfb      	ldrb	r3, [r7, #19]
 80041be:	2b21      	cmp	r3, #33	; 0x21
 80041c0:	d008      	beq.n	80041d4 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80041c2:	7cfb      	ldrb	r3, [r7, #19]
 80041c4:	2b29      	cmp	r3, #41	; 0x29
 80041c6:	d005      	beq.n	80041d4 <HAL_I2C_ER_IRQHandler+0xde>
 80041c8:	7cfb      	ldrb	r3, [r7, #19]
 80041ca:	2b28      	cmp	r3, #40	; 0x28
 80041cc:	d106      	bne.n	80041dc <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2b21      	cmp	r3, #33	; 0x21
 80041d2:	d103      	bne.n	80041dc <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f001 f87d 	bl	80052d4 <I2C_Slave_AF>
 80041da:	e016      	b.n	800420a <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041e4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	f043 0304 	orr.w	r3, r3, #4
 80041ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80041ee:	7efb      	ldrb	r3, [r7, #27]
 80041f0:	2b10      	cmp	r3, #16
 80041f2:	d002      	beq.n	80041fa <HAL_I2C_ER_IRQHandler+0x104>
 80041f4:	7efb      	ldrb	r3, [r7, #27]
 80041f6:	2b40      	cmp	r3, #64	; 0x40
 80041f8:	d107      	bne.n	800420a <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004208:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800420a:	6a3b      	ldr	r3, [r7, #32]
 800420c:	0adb      	lsrs	r3, r3, #11
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00e      	beq.n	8004234 <HAL_I2C_ER_IRQHandler+0x13e>
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	0a1b      	lsrs	r3, r3, #8
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d008      	beq.n	8004234 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	f043 0308 	orr.w	r3, r3, #8
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004232:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	2b00      	cmp	r3, #0
 8004238:	d008      	beq.n	800424c <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	431a      	orrs	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f001 f8b8 	bl	80053bc <I2C_ITError>
  }
}
 800424c:	bf00      	nop
 800424e:	3728      	adds	r7, #40	; 0x28
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr

08004266 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	bc80      	pop	{r7}
 8004288:	4770      	bx	lr

0800428a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800428a:	b480      	push	{r7}
 800428c:	b083      	sub	sp, #12
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004292:	bf00      	nop
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr

0800429c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	460b      	mov	r3, r1
 80042a6:	70fb      	strb	r3, [r7, #3]
 80042a8:	4613      	mov	r3, r2
 80042aa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bc80      	pop	{r7}
 80042b4:	4770      	bx	lr

080042b6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b083      	sub	sp, #12
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bc80      	pop	{r7}
 80042c6:	4770      	bx	lr

080042c8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bc80      	pop	{r7}
 80042d8:	4770      	bx	lr

080042da <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042da:	b480      	push	{r7}
 80042dc:	b083      	sub	sp, #12
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr

080042ec <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bc80      	pop	{r7}
 80042fc:	4770      	bx	lr

080042fe <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004306:	bf00      	nop
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	bc80      	pop	{r7}
 800430e:	4770      	bx	lr

08004310 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800431e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004326:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004332:	2b00      	cmp	r3, #0
 8004334:	d150      	bne.n	80043d8 <I2C_MasterTransmit_TXE+0xc8>
 8004336:	7bfb      	ldrb	r3, [r7, #15]
 8004338:	2b21      	cmp	r3, #33	; 0x21
 800433a:	d14d      	bne.n	80043d8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b08      	cmp	r3, #8
 8004340:	d01d      	beq.n	800437e <I2C_MasterTransmit_TXE+0x6e>
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	2b20      	cmp	r3, #32
 8004346:	d01a      	beq.n	800437e <I2C_MasterTransmit_TXE+0x6e>
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800434e:	d016      	beq.n	800437e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800435e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2211      	movs	r2, #17
 8004364:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2220      	movs	r2, #32
 8004372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f7ff ff6c 	bl	8004254 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800437c:	e060      	b.n	8004440 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800438c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800439c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b40      	cmp	r3, #64	; 0x40
 80043b6:	d107      	bne.n	80043c8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff ff81 	bl	80042c8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043c6:	e03b      	b.n	8004440 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7ff ff3f 	bl	8004254 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043d6:	e033      	b.n	8004440 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
 80043da:	2b21      	cmp	r3, #33	; 0x21
 80043dc:	d005      	beq.n	80043ea <I2C_MasterTransmit_TXE+0xda>
 80043de:	7bbb      	ldrb	r3, [r7, #14]
 80043e0:	2b40      	cmp	r3, #64	; 0x40
 80043e2:	d12d      	bne.n	8004440 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	2b22      	cmp	r3, #34	; 0x22
 80043e8:	d12a      	bne.n	8004440 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d108      	bne.n	8004406 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004402:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004404:	e01c      	b.n	8004440 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b40      	cmp	r3, #64	; 0x40
 8004410:	d103      	bne.n	800441a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f88e 	bl	8004534 <I2C_MemoryTransmit_TXE_BTF>
}
 8004418:	e012      	b.n	8004440 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	781a      	ldrb	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29b      	uxth	r3, r3
 8004436:	3b01      	subs	r3, #1
 8004438:	b29a      	uxth	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800443e:	e7ff      	b.n	8004440 <I2C_MasterTransmit_TXE+0x130>
 8004440:	bf00      	nop
 8004442:	3710      	adds	r7, #16
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004454:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b21      	cmp	r3, #33	; 0x21
 8004460:	d164      	bne.n	800452c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d012      	beq.n	8004492 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	781a      	ldrb	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447c:	1c5a      	adds	r2, r3, #1
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004486:	b29b      	uxth	r3, r3
 8004488:	3b01      	subs	r3, #1
 800448a:	b29a      	uxth	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004490:	e04c      	b.n	800452c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2b08      	cmp	r3, #8
 8004496:	d01d      	beq.n	80044d4 <I2C_MasterTransmit_BTF+0x8c>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b20      	cmp	r3, #32
 800449c:	d01a      	beq.n	80044d4 <I2C_MasterTransmit_BTF+0x8c>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044a4:	d016      	beq.n	80044d4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685a      	ldr	r2, [r3, #4]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044b4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2211      	movs	r2, #17
 80044ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f7ff fec1 	bl	8004254 <HAL_I2C_MasterTxCpltCallback>
}
 80044d2:	e02b      	b.n	800452c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044e2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044f2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b40      	cmp	r3, #64	; 0x40
 800450c:	d107      	bne.n	800451e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7ff fed6 	bl	80042c8 <HAL_I2C_MemTxCpltCallback>
}
 800451c:	e006      	b.n	800452c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7ff fe94 	bl	8004254 <HAL_I2C_MasterTxCpltCallback>
}
 800452c:	bf00      	nop
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004542:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004548:	2b00      	cmp	r3, #0
 800454a:	d11d      	bne.n	8004588 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004550:	2b01      	cmp	r3, #1
 8004552:	d10b      	bne.n	800456c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004558:	b2da      	uxtb	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004564:	1c9a      	adds	r2, r3, #2
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800456a:	e077      	b.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004570:	b29b      	uxth	r3, r3
 8004572:	121b      	asrs	r3, r3, #8
 8004574:	b2da      	uxtb	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004586:	e069      	b.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800458c:	2b01      	cmp	r3, #1
 800458e:	d10b      	bne.n	80045a8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004594:	b2da      	uxtb	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80045a6:	e059      	b.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d152      	bne.n	8004656 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	2b22      	cmp	r3, #34	; 0x22
 80045b4:	d10d      	bne.n	80045d2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045c4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ca:	1c5a      	adds	r2, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	651a      	str	r2, [r3, #80]	; 0x50
}
 80045d0:	e044      	b.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d015      	beq.n	8004608 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
 80045de:	2b21      	cmp	r3, #33	; 0x21
 80045e0:	d112      	bne.n	8004608 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	781a      	ldrb	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f2:	1c5a      	adds	r2, r3, #1
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004606:	e029      	b.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d124      	bne.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004612:	7bfb      	ldrb	r3, [r7, #15]
 8004614:	2b21      	cmp	r3, #33	; 0x21
 8004616:	d121      	bne.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004626:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004636:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7ff fe3a 	bl	80042c8 <HAL_I2C_MemTxCpltCallback>
}
 8004654:	e002      	b.n	800465c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7ff f85e 	bl	8003718 <I2C_Flush_DR>
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004672:	b2db      	uxtb	r3, r3
 8004674:	2b22      	cmp	r3, #34	; 0x22
 8004676:	f040 80b9 	bne.w	80047ec <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	2b03      	cmp	r3, #3
 800468c:	d921      	bls.n	80046d2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	691a      	ldr	r2, [r3, #16]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	b2d2      	uxtb	r2, r2
 800469a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a0:	1c5a      	adds	r2, r3, #1
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	f040 8096 	bne.w	80047ec <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046ce:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80046d0:	e08c      	b.n	80047ec <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d07f      	beq.n	80047da <I2C_MasterReceive_RXNE+0x176>
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d002      	beq.n	80046e6 <I2C_MasterReceive_RXNE+0x82>
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d179      	bne.n	80047da <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f001 fb3c 	bl	8005d64 <I2C_WaitOnSTOPRequestThroughIT>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d14c      	bne.n	800478c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004700:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004710:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	691a      	ldr	r2, [r3, #16]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471c:	b2d2      	uxtb	r2, r2
 800471e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	1c5a      	adds	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800472e:	b29b      	uxth	r3, r3
 8004730:	3b01      	subs	r3, #1
 8004732:	b29a      	uxth	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2220      	movs	r2, #32
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004746:	b2db      	uxtb	r3, r3
 8004748:	2b40      	cmp	r3, #64	; 0x40
 800474a:	d10a      	bne.n	8004762 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff fdbd 	bl	80042da <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004760:	e044      	b.n	80047ec <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2b08      	cmp	r3, #8
 800476e:	d002      	beq.n	8004776 <I2C_MasterReceive_RXNE+0x112>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b20      	cmp	r3, #32
 8004774:	d103      	bne.n	800477e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
 800477c:	e002      	b.n	8004784 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2212      	movs	r2, #18
 8004782:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7ff fd6e 	bl	8004266 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800478a:	e02f      	b.n	80047ec <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685a      	ldr	r2, [r3, #4]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800479a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	691a      	ldr	r2, [r3, #16]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ae:	1c5a      	adds	r2, r3, #1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	3b01      	subs	r3, #1
 80047bc:	b29a      	uxth	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff fd8a 	bl	80042ec <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047d8:	e008      	b.n	80047ec <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e8:	605a      	str	r2, [r3, #4]
}
 80047ea:	e7ff      	b.n	80047ec <I2C_MasterReceive_RXNE+0x188>
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004800:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b04      	cmp	r3, #4
 800480a:	d11b      	bne.n	8004844 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800481a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	b2d2      	uxtb	r2, r2
 8004828:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004842:	e0c4      	b.n	80049ce <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b03      	cmp	r3, #3
 800484c:	d129      	bne.n	80048a2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800485c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2b04      	cmp	r3, #4
 8004862:	d00a      	beq.n	800487a <I2C_MasterReceive_BTF+0x86>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d007      	beq.n	800487a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004878:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	691a      	ldr	r2, [r3, #16]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004884:	b2d2      	uxtb	r2, r2
 8004886:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	1c5a      	adds	r2, r3, #1
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004896:	b29b      	uxth	r3, r3
 8004898:	3b01      	subs	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80048a0:	e095      	b.n	80049ce <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d17d      	bne.n	80049a8 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d002      	beq.n	80048b8 <I2C_MasterReceive_BTF+0xc4>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2b10      	cmp	r3, #16
 80048b6:	d108      	bne.n	80048ca <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	e016      	b.n	80048f8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d002      	beq.n	80048d6 <I2C_MasterReceive_BTF+0xe2>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d108      	bne.n	80048e8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	e007      	b.n	80048f8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048f6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	691a      	ldr	r2, [r3, #16]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004902:	b2d2      	uxtb	r2, r2
 8004904:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	691a      	ldr	r2, [r3, #16]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004928:	b2d2      	uxtb	r2, r2
 800492a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493a:	b29b      	uxth	r3, r3
 800493c:	3b01      	subs	r3, #1
 800493e:	b29a      	uxth	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004952:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2220      	movs	r2, #32
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b40      	cmp	r3, #64	; 0x40
 8004966:	d10a      	bne.n	800497e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7ff fcaf 	bl	80042da <HAL_I2C_MemRxCpltCallback>
}
 800497c:	e027      	b.n	80049ce <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2b08      	cmp	r3, #8
 800498a:	d002      	beq.n	8004992 <I2C_MasterReceive_BTF+0x19e>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2b20      	cmp	r3, #32
 8004990:	d103      	bne.n	800499a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	631a      	str	r2, [r3, #48]	; 0x30
 8004998:	e002      	b.n	80049a0 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2212      	movs	r2, #18
 800499e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff fc60 	bl	8004266 <HAL_I2C_MasterRxCpltCallback>
}
 80049a6:	e012      	b.n	80049ce <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	691a      	ldr	r2, [r3, #16]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80049ce:	bf00      	nop
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b083      	sub	sp, #12
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b40      	cmp	r3, #64	; 0x40
 80049e8:	d117      	bne.n	8004a1a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d109      	bne.n	8004a06 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	461a      	mov	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a02:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004a04:	e067      	b.n	8004ad6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	611a      	str	r2, [r3, #16]
}
 8004a18:	e05d      	b.n	8004ad6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a22:	d133      	bne.n	8004a8c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b21      	cmp	r3, #33	; 0x21
 8004a2e:	d109      	bne.n	8004a44 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a40:	611a      	str	r2, [r3, #16]
 8004a42:	e008      	b.n	8004a56 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	f043 0301 	orr.w	r3, r3, #1
 8004a4e:	b2da      	uxtb	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d004      	beq.n	8004a68 <I2C_Master_SB+0x92>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d108      	bne.n	8004a7a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d032      	beq.n	8004ad6 <I2C_Master_SB+0x100>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d02d      	beq.n	8004ad6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a88:	605a      	str	r2, [r3, #4]
}
 8004a8a:	e024      	b.n	8004ad6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10e      	bne.n	8004ab2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	11db      	asrs	r3, r3, #7
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	f003 0306 	and.w	r3, r3, #6
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	f063 030f 	orn	r3, r3, #15
 8004aa8:	b2da      	uxtb	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	611a      	str	r2, [r3, #16]
}
 8004ab0:	e011      	b.n	8004ad6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d10d      	bne.n	8004ad6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	11db      	asrs	r3, r3, #7
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	f003 0306 	and.w	r3, r3, #6
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	f063 030e 	orn	r3, r3, #14
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	611a      	str	r2, [r3, #16]
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bc80      	pop	{r7}
 8004ade:	4770      	bx	lr

08004ae0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d004      	beq.n	8004b06 <I2C_Master_ADD10+0x26>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d108      	bne.n	8004b18 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00c      	beq.n	8004b28 <I2C_Master_ADD10+0x48>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d007      	beq.n	8004b28 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b26:	605a      	str	r2, [r3, #4]
  }
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bc80      	pop	{r7}
 8004b30:	4770      	bx	lr

08004b32 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b091      	sub	sp, #68	; 0x44
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b40:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b48:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b22      	cmp	r3, #34	; 0x22
 8004b5a:	f040 8174 	bne.w	8004e46 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10f      	bne.n	8004b86 <I2C_Master_ADDR+0x54>
 8004b66:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004b6a:	2b40      	cmp	r3, #64	; 0x40
 8004b6c:	d10b      	bne.n	8004b86 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b6e:	2300      	movs	r3, #0
 8004b70:	633b      	str	r3, [r7, #48]	; 0x30
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	695b      	ldr	r3, [r3, #20]
 8004b78:	633b      	str	r3, [r7, #48]	; 0x30
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	633b      	str	r3, [r7, #48]	; 0x30
 8004b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b84:	e16b      	b.n	8004e5e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d11d      	bne.n	8004bca <I2C_Master_ADDR+0x98>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004b96:	d118      	bne.n	8004bca <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b98:	2300      	movs	r3, #0
 8004b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bbc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	651a      	str	r2, [r3, #80]	; 0x50
 8004bc8:	e149      	b.n	8004e5e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d113      	bne.n	8004bfc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	62bb      	str	r3, [r7, #40]	; 0x28
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004be8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	e120      	b.n	8004e3e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	f040 808a 	bne.w	8004d1c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c0e:	d137      	bne.n	8004c80 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c1e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c2e:	d113      	bne.n	8004c58 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c3e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c40:	2300      	movs	r3, #0
 8004c42:	627b      	str	r3, [r7, #36]	; 0x24
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	627b      	str	r3, [r7, #36]	; 0x24
 8004c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c56:	e0f2      	b.n	8004e3e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c58:	2300      	movs	r3, #0
 8004c5a:	623b      	str	r3, [r7, #32]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	623b      	str	r3, [r7, #32]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	623b      	str	r3, [r7, #32]
 8004c6c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	e0de      	b.n	8004e3e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c82:	2b08      	cmp	r3, #8
 8004c84:	d02e      	beq.n	8004ce4 <I2C_Master_ADDR+0x1b2>
 8004c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c88:	2b20      	cmp	r3, #32
 8004c8a:	d02b      	beq.n	8004ce4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8e:	2b12      	cmp	r3, #18
 8004c90:	d102      	bne.n	8004c98 <I2C_Master_ADDR+0x166>
 8004c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d125      	bne.n	8004ce4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d00e      	beq.n	8004cbc <I2C_Master_ADDR+0x18a>
 8004c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d00b      	beq.n	8004cbc <I2C_Master_ADDR+0x18a>
 8004ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca6:	2b10      	cmp	r3, #16
 8004ca8:	d008      	beq.n	8004cbc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	e007      	b.n	8004ccc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004cca:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ccc:	2300      	movs	r3, #0
 8004cce:	61fb      	str	r3, [r7, #28]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	61fb      	str	r3, [r7, #28]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	61fb      	str	r3, [r7, #28]
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	e0ac      	b.n	8004e3e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cf2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	61bb      	str	r3, [r7, #24]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	61bb      	str	r3, [r7, #24]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	61bb      	str	r3, [r7, #24]
 8004d08:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	e090      	b.n	8004e3e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d158      	bne.n	8004dd8 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d021      	beq.n	8004d70 <I2C_Master_ADDR+0x23e>
 8004d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d01e      	beq.n	8004d70 <I2C_Master_ADDR+0x23e>
 8004d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d34:	2b10      	cmp	r3, #16
 8004d36:	d01b      	beq.n	8004d70 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d46:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d48:	2300      	movs	r3, #0
 8004d4a:	617b      	str	r3, [r7, #20]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	617b      	str	r3, [r7, #20]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	617b      	str	r3, [r7, #20]
 8004d5c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	e012      	b.n	8004d96 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d7e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d80:	2300      	movs	r3, #0
 8004d82:	613b      	str	r3, [r7, #16]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	613b      	str	r3, [r7, #16]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	613b      	str	r3, [r7, #16]
 8004d94:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004da0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004da4:	d14b      	bne.n	8004e3e <I2C_Master_ADDR+0x30c>
 8004da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004dac:	d00b      	beq.n	8004dc6 <I2C_Master_ADDR+0x294>
 8004dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d008      	beq.n	8004dc6 <I2C_Master_ADDR+0x294>
 8004db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db6:	2b08      	cmp	r3, #8
 8004db8:	d005      	beq.n	8004dc6 <I2C_Master_ADDR+0x294>
 8004dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dbc:	2b10      	cmp	r3, #16
 8004dbe:	d002      	beq.n	8004dc6 <I2C_Master_ADDR+0x294>
 8004dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc2:	2b20      	cmp	r3, #32
 8004dc4:	d13b      	bne.n	8004e3e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004dd4:	605a      	str	r2, [r3, #4]
 8004dd6:	e032      	b.n	8004e3e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004de6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004df2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004df6:	d117      	bne.n	8004e28 <I2C_Master_ADDR+0x2f6>
 8004df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dfa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004dfe:	d00b      	beq.n	8004e18 <I2C_Master_ADDR+0x2e6>
 8004e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d008      	beq.n	8004e18 <I2C_Master_ADDR+0x2e6>
 8004e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d005      	beq.n	8004e18 <I2C_Master_ADDR+0x2e6>
 8004e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e0e:	2b10      	cmp	r3, #16
 8004e10:	d002      	beq.n	8004e18 <I2C_Master_ADDR+0x2e6>
 8004e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d107      	bne.n	8004e28 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e26:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60fb      	str	r3, [r7, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	60fb      	str	r3, [r7, #12]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004e44:	e00b      	b.n	8004e5e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e46:	2300      	movs	r3, #0
 8004e48:	60bb      	str	r3, [r7, #8]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	60bb      	str	r3, [r7, #8]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	60bb      	str	r3, [r7, #8]
 8004e5a:	68bb      	ldr	r3, [r7, #8]
}
 8004e5c:	e7ff      	b.n	8004e5e <I2C_Master_ADDR+0x32c>
 8004e5e:	bf00      	nop
 8004e60:	3744      	adds	r7, #68	; 0x44
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr

08004e68 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e76:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d02b      	beq.n	8004eda <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	781a      	ldrb	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e92:	1c5a      	adds	r2, r3, #1
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d114      	bne.n	8004eda <I2C_SlaveTransmit_TXE+0x72>
 8004eb0:	7bfb      	ldrb	r3, [r7, #15]
 8004eb2:	2b29      	cmp	r3, #41	; 0x29
 8004eb4:	d111      	bne.n	8004eda <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ec4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2221      	movs	r2, #33	; 0x21
 8004eca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2228      	movs	r2, #40	; 0x28
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff f9cf 	bl	8004278 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004eda:	bf00      	nop
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b083      	sub	sp, #12
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d011      	beq.n	8004f18 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef8:	781a      	ldrb	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	3b01      	subs	r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bc80      	pop	{r7}
 8004f20:	4770      	bx	lr

08004f22 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b084      	sub	sp, #16
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f30:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d02c      	beq.n	8004f96 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	b2d2      	uxtb	r2, r2
 8004f48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d114      	bne.n	8004f96 <I2C_SlaveReceive_RXNE+0x74>
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
 8004f6e:	2b2a      	cmp	r3, #42	; 0x2a
 8004f70:	d111      	bne.n	8004f96 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f80:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2222      	movs	r2, #34	; 0x22
 8004f86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2228      	movs	r2, #40	; 0x28
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f7ff f97a 	bl	800428a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f96:	bf00      	nop
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d012      	beq.n	8004fd6 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	b2d2      	uxtb	r2, r2
 8004fbc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	b29a      	uxth	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bc80      	pop	{r7}
 8004fde:	4770      	bx	lr

08004fe0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004fea:	2300      	movs	r3, #0
 8004fec:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ffa:	2b28      	cmp	r3, #40	; 0x28
 8004ffc:	d127      	bne.n	800504e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800500c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	089b      	lsrs	r3, r3, #2
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800501a:	2301      	movs	r3, #1
 800501c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	09db      	lsrs	r3, r3, #7
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d103      	bne.n	8005032 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	81bb      	strh	r3, [r7, #12]
 8005030:	e002      	b.n	8005038 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005040:	89ba      	ldrh	r2, [r7, #12]
 8005042:	7bfb      	ldrb	r3, [r7, #15]
 8005044:	4619      	mov	r1, r3
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7ff f928 	bl	800429c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800504c:	e00e      	b.n	800506c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800504e:	2300      	movs	r3, #0
 8005050:	60bb      	str	r3, [r7, #8]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	695b      	ldr	r3, [r3, #20]
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	60bb      	str	r3, [r7, #8]
 8005062:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800506c:	bf00      	nop
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005082:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005092:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005094:	2300      	movs	r3, #0
 8005096:	60bb      	str	r3, [r7, #8]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	60bb      	str	r3, [r7, #8]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f042 0201 	orr.w	r2, r2, #1
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050c0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050d0:	d172      	bne.n	80051b8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
 80050d4:	2b22      	cmp	r3, #34	; 0x22
 80050d6:	d002      	beq.n	80050de <I2C_Slave_STOPF+0x6a>
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	2b2a      	cmp	r3, #42	; 0x2a
 80050dc:	d135      	bne.n	800514a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d005      	beq.n	8005102 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fa:	f043 0204 	orr.w	r2, r3, #4
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005110:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005116:	4618      	mov	r0, r3
 8005118:	f7fd ffe4 	bl	80030e4 <HAL_DMA_GetState>
 800511c:	4603      	mov	r3, r0
 800511e:	2b01      	cmp	r3, #1
 8005120:	d049      	beq.n	80051b6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005126:	4a69      	ldr	r2, [pc, #420]	; (80052cc <I2C_Slave_STOPF+0x258>)
 8005128:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512e:	4618      	mov	r0, r3
 8005130:	f7fd fe5a 	bl	8002de8 <HAL_DMA_Abort_IT>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d03d      	beq.n	80051b6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005144:	4610      	mov	r0, r2
 8005146:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005148:	e035      	b.n	80051b6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	b29a      	uxth	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005166:	f043 0204 	orr.w	r2, r3, #4
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800517c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005182:	4618      	mov	r0, r3
 8005184:	f7fd ffae 	bl	80030e4 <HAL_DMA_GetState>
 8005188:	4603      	mov	r3, r0
 800518a:	2b01      	cmp	r3, #1
 800518c:	d014      	beq.n	80051b8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005192:	4a4e      	ldr	r2, [pc, #312]	; (80052cc <I2C_Slave_STOPF+0x258>)
 8005194:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800519a:	4618      	mov	r0, r3
 800519c:	f7fd fe24 	bl	8002de8 <HAL_DMA_Abort_IT>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d008      	beq.n	80051b8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80051b0:	4610      	mov	r0, r2
 80051b2:	4798      	blx	r3
 80051b4:	e000      	b.n	80051b8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051b6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d03e      	beq.n	8005240 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	f003 0304 	and.w	r3, r3, #4
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d112      	bne.n	80051f6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691a      	ldr	r2, [r3, #16]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e2:	1c5a      	adds	r2, r3, #1
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	3b01      	subs	r3, #1
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005200:	2b40      	cmp	r3, #64	; 0x40
 8005202:	d112      	bne.n	800522a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	691a      	ldr	r2, [r3, #16]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800522e:	b29b      	uxth	r3, r3
 8005230:	2b00      	cmp	r3, #0
 8005232:	d005      	beq.n	8005240 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005238:	f043 0204 	orr.w	r2, r3, #4
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f8b7 	bl	80053bc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800524e:	e039      	b.n	80052c4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	2b2a      	cmp	r3, #42	; 0x2a
 8005254:	d109      	bne.n	800526a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2228      	movs	r2, #40	; 0x28
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7ff f810 	bl	800428a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b28      	cmp	r3, #40	; 0x28
 8005274:	d111      	bne.n	800529a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a15      	ldr	r2, [pc, #84]	; (80052d0 <I2C_Slave_STOPF+0x25c>)
 800527a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2220      	movs	r2, #32
 8005286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff f80f 	bl	80042b6 <HAL_I2C_ListenCpltCallback>
}
 8005298:	e014      	b.n	80052c4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	2b22      	cmp	r3, #34	; 0x22
 80052a0:	d002      	beq.n	80052a8 <I2C_Slave_STOPF+0x234>
 80052a2:	7bfb      	ldrb	r3, [r7, #15]
 80052a4:	2b22      	cmp	r3, #34	; 0x22
 80052a6:	d10d      	bne.n	80052c4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7fe ffe3 	bl	800428a <HAL_I2C_SlaveRxCpltCallback>
}
 80052c4:	bf00      	nop
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	080058c1 	.word	0x080058c1
 80052d0:	ffff0000 	.word	0xffff0000

080052d4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d002      	beq.n	80052f6 <I2C_Slave_AF+0x22>
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d129      	bne.n	800534a <I2C_Slave_AF+0x76>
 80052f6:	7bfb      	ldrb	r3, [r7, #15]
 80052f8:	2b28      	cmp	r3, #40	; 0x28
 80052fa:	d126      	bne.n	800534a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a2e      	ldr	r2, [pc, #184]	; (80053b8 <I2C_Slave_AF+0xe4>)
 8005300:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005310:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800531a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800532a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f7fe ffb7 	bl	80042b6 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005348:	e031      	b.n	80053ae <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b21      	cmp	r3, #33	; 0x21
 800534e:	d129      	bne.n	80053a4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a19      	ldr	r2, [pc, #100]	; (80053b8 <I2C_Slave_AF+0xe4>)
 8005354:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2221      	movs	r2, #33	; 0x21
 800535a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800537a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005384:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005394:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7fe f9be 	bl	8003718 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f7fe ff6b 	bl	8004278 <HAL_I2C_SlaveTxCpltCallback>
}
 80053a2:	e004      	b.n	80053ae <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053ac:	615a      	str	r2, [r3, #20]
}
 80053ae:	bf00      	nop
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	ffff0000 	.word	0xffff0000

080053bc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053d2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80053d4:	7bbb      	ldrb	r3, [r7, #14]
 80053d6:	2b10      	cmp	r3, #16
 80053d8:	d002      	beq.n	80053e0 <I2C_ITError+0x24>
 80053da:	7bbb      	ldrb	r3, [r7, #14]
 80053dc:	2b40      	cmp	r3, #64	; 0x40
 80053de:	d10a      	bne.n	80053f6 <I2C_ITError+0x3a>
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	2b22      	cmp	r3, #34	; 0x22
 80053e4:	d107      	bne.n	80053f6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053f4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053f6:	7bfb      	ldrb	r3, [r7, #15]
 80053f8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053fc:	2b28      	cmp	r3, #40	; 0x28
 80053fe:	d107      	bne.n	8005410 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2228      	movs	r2, #40	; 0x28
 800540a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800540e:	e015      	b.n	800543c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800541a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800541e:	d00a      	beq.n	8005436 <I2C_ITError+0x7a>
 8005420:	7bfb      	ldrb	r3, [r7, #15]
 8005422:	2b60      	cmp	r3, #96	; 0x60
 8005424:	d007      	beq.n	8005436 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005446:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800544a:	d162      	bne.n	8005512 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800545a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005460:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b01      	cmp	r3, #1
 8005468:	d020      	beq.n	80054ac <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800546e:	4a6a      	ldr	r2, [pc, #424]	; (8005618 <I2C_ITError+0x25c>)
 8005470:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005476:	4618      	mov	r0, r3
 8005478:	f7fd fcb6 	bl	8002de8 <HAL_DMA_Abort_IT>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 8089 	beq.w	8005596 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0201 	bic.w	r2, r2, #1
 8005492:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2220      	movs	r2, #32
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054a6:	4610      	mov	r0, r2
 80054a8:	4798      	blx	r3
 80054aa:	e074      	b.n	8005596 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	4a59      	ldr	r2, [pc, #356]	; (8005618 <I2C_ITError+0x25c>)
 80054b2:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7fd fc95 	bl	8002de8 <HAL_DMA_Abort_IT>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d068      	beq.n	8005596 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ce:	2b40      	cmp	r3, #64	; 0x40
 80054d0:	d10b      	bne.n	80054ea <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	691a      	ldr	r2, [r3, #16]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054dc:	b2d2      	uxtb	r2, r2
 80054de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	1c5a      	adds	r2, r3, #1
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0201 	bic.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2220      	movs	r2, #32
 80054fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800550c:	4610      	mov	r0, r2
 800550e:	4798      	blx	r3
 8005510:	e041      	b.n	8005596 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b60      	cmp	r3, #96	; 0x60
 800551c:	d125      	bne.n	800556a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005536:	2b40      	cmp	r3, #64	; 0x40
 8005538:	d10b      	bne.n	8005552 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005544:	b2d2      	uxtb	r2, r2
 8005546:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	1c5a      	adds	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f022 0201 	bic.w	r2, r2, #1
 8005560:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fe fecb 	bl	80042fe <HAL_I2C_AbortCpltCallback>
 8005568:	e015      	b.n	8005596 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005574:	2b40      	cmp	r3, #64	; 0x40
 8005576:	d10b      	bne.n	8005590 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	691a      	ldr	r2, [r3, #16]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	b2d2      	uxtb	r2, r2
 8005584:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7fe feab 	bl	80042ec <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10e      	bne.n	80055c4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d109      	bne.n	80055c4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d104      	bne.n	80055c4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d007      	beq.n	80055d4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685a      	ldr	r2, [r3, #4]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055d2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055da:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	d113      	bne.n	8005610 <I2C_ITError+0x254>
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	2b28      	cmp	r3, #40	; 0x28
 80055ec:	d110      	bne.n	8005610 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a0a      	ldr	r2, [pc, #40]	; (800561c <I2C_ITError+0x260>)
 80055f2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2220      	movs	r2, #32
 80055fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7fe fe53 	bl	80042b6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005610:	bf00      	nop
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	080058c1 	.word	0x080058c1
 800561c:	ffff0000 	.word	0xffff0000

08005620 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b088      	sub	sp, #32
 8005624:	af02      	add	r7, sp, #8
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	607a      	str	r2, [r7, #4]
 800562a:	603b      	str	r3, [r7, #0]
 800562c:	460b      	mov	r3, r1
 800562e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005634:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d006      	beq.n	800564a <I2C_MasterRequestWrite+0x2a>
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d003      	beq.n	800564a <I2C_MasterRequestWrite+0x2a>
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005648:	d108      	bne.n	800565c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	e00b      	b.n	8005674 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005660:	2b12      	cmp	r3, #18
 8005662:	d107      	bne.n	8005674 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005672:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 f9c5 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00d      	beq.n	80056a8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800569a:	d103      	bne.n	80056a4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e035      	b.n	8005714 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056b0:	d108      	bne.n	80056c4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056b2:	897b      	ldrh	r3, [r7, #10]
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	461a      	mov	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056c0:	611a      	str	r2, [r3, #16]
 80056c2:	e01b      	b.n	80056fc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056c4:	897b      	ldrh	r3, [r7, #10]
 80056c6:	11db      	asrs	r3, r3, #7
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	f003 0306 	and.w	r3, r3, #6
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	f063 030f 	orn	r3, r3, #15
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	490e      	ldr	r1, [pc, #56]	; (800571c <I2C_MasterRequestWrite+0xfc>)
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f000 fa0e 	bl	8005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e010      	b.n	8005714 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056f2:	897b      	ldrh	r3, [r7, #10]
 80056f4:	b2da      	uxtb	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	4907      	ldr	r1, [pc, #28]	; (8005720 <I2C_MasterRequestWrite+0x100>)
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 f9fe 	bl	8005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e000      	b.n	8005714 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3718      	adds	r7, #24
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	00010008 	.word	0x00010008
 8005720:	00010002 	.word	0x00010002

08005724 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b088      	sub	sp, #32
 8005728:	af02      	add	r7, sp, #8
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	607a      	str	r2, [r7, #4]
 800572e:	603b      	str	r3, [r7, #0]
 8005730:	460b      	mov	r3, r1
 8005732:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005738:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005748:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2b08      	cmp	r3, #8
 800574e:	d006      	beq.n	800575e <I2C_MasterRequestRead+0x3a>
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d003      	beq.n	800575e <I2C_MasterRequestRead+0x3a>
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800575c:	d108      	bne.n	8005770 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800576c:	601a      	str	r2, [r3, #0]
 800576e:	e00b      	b.n	8005788 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005774:	2b11      	cmp	r3, #17
 8005776:	d107      	bne.n	8005788 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005786:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 f93b 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00d      	beq.n	80057bc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057ae:	d103      	bne.n	80057b8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e079      	b.n	80058b0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057c4:	d108      	bne.n	80057d8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80057c6:	897b      	ldrh	r3, [r7, #10]
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	f043 0301 	orr.w	r3, r3, #1
 80057ce:	b2da      	uxtb	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	611a      	str	r2, [r3, #16]
 80057d6:	e05f      	b.n	8005898 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80057d8:	897b      	ldrh	r3, [r7, #10]
 80057da:	11db      	asrs	r3, r3, #7
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	f003 0306 	and.w	r3, r3, #6
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f063 030f 	orn	r3, r3, #15
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	4930      	ldr	r1, [pc, #192]	; (80058b8 <I2C_MasterRequestRead+0x194>)
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 f984 	bl	8005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e054      	b.n	80058b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005806:	897b      	ldrh	r3, [r7, #10]
 8005808:	b2da      	uxtb	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	4929      	ldr	r1, [pc, #164]	; (80058bc <I2C_MasterRequestRead+0x198>)
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 f974 	bl	8005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d001      	beq.n	8005826 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e044      	b.n	80058b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005826:	2300      	movs	r3, #0
 8005828:	613b      	str	r3, [r7, #16]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	613b      	str	r3, [r7, #16]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	613b      	str	r3, [r7, #16]
 800583a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800584a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 f8d9 	bl	8005a10 <I2C_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00d      	beq.n	8005880 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005872:	d103      	bne.n	800587c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f44f 7200 	mov.w	r2, #512	; 0x200
 800587a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e017      	b.n	80058b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005880:	897b      	ldrh	r3, [r7, #10]
 8005882:	11db      	asrs	r3, r3, #7
 8005884:	b2db      	uxtb	r3, r3
 8005886:	f003 0306 	and.w	r3, r3, #6
 800588a:	b2db      	uxtb	r3, r3
 800588c:	f063 030e 	orn	r3, r3, #14
 8005890:	b2da      	uxtb	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	4907      	ldr	r1, [pc, #28]	; (80058bc <I2C_MasterRequestRead+0x198>)
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 f930 	bl	8005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e000      	b.n	80058b0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	00010008 	.word	0x00010008
 80058bc:	00010002 	.word	0x00010002

080058c0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058c8:	2300      	movs	r3, #0
 80058ca:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80058da:	4b4b      	ldr	r3, [pc, #300]	; (8005a08 <I2C_DMAAbort+0x148>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	08db      	lsrs	r3, r3, #3
 80058e0:	4a4a      	ldr	r2, [pc, #296]	; (8005a0c <I2C_DMAAbort+0x14c>)
 80058e2:	fba2 2303 	umull	r2, r3, r2, r3
 80058e6:	0a1a      	lsrs	r2, r3, #8
 80058e8:	4613      	mov	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	00da      	lsls	r2, r3, #3
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d106      	bne.n	8005908 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f043 0220 	orr.w	r2, r3, #32
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005906:	e00a      	b.n	800591e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	3b01      	subs	r3, #1
 800590c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800591c:	d0ea      	beq.n	80058f4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592a:	2200      	movs	r2, #0
 800592c:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	2b00      	cmp	r3, #0
 8005934:	d003      	beq.n	800593e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593a:	2200      	movs	r2, #0
 800593c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800594c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2200      	movs	r2, #0
 8005952:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005958:	2b00      	cmp	r3, #0
 800595a:	d003      	beq.n	8005964 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005960:	2200      	movs	r2, #0
 8005962:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005968:	2b00      	cmp	r3, #0
 800596a:	d003      	beq.n	8005974 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005970:	2200      	movs	r2, #0
 8005972:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0201 	bic.w	r2, r2, #1
 8005982:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b60      	cmp	r3, #96	; 0x60
 800598e:	d10e      	bne.n	80059ae <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	2220      	movs	r2, #32
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	2200      	movs	r2, #0
 80059a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80059a6:	6978      	ldr	r0, [r7, #20]
 80059a8:	f7fe fca9 	bl	80042fe <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80059ac:	e027      	b.n	80059fe <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80059ae:	7cfb      	ldrb	r3, [r7, #19]
 80059b0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80059b4:	2b28      	cmp	r3, #40	; 0x28
 80059b6:	d117      	bne.n	80059e8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0201 	orr.w	r2, r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059d6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2200      	movs	r2, #0
 80059dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	2228      	movs	r2, #40	; 0x28
 80059e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80059e6:	e007      	b.n	80059f8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80059f8:	6978      	ldr	r0, [r7, #20]
 80059fa:	f7fe fc77 	bl	80042ec <HAL_I2C_ErrorCallback>
}
 80059fe:	bf00      	nop
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	2000000c 	.word	0x2000000c
 8005a0c:	14f8b589 	.word	0x14f8b589

08005a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	603b      	str	r3, [r7, #0]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a20:	e048      	b.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a28:	d044      	beq.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a2a:	f7fc ffab 	bl	8002984 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	683a      	ldr	r2, [r7, #0]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d302      	bcc.n	8005a40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d139      	bne.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	0c1b      	lsrs	r3, r3, #16
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d10d      	bne.n	8005a66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	43da      	mvns	r2, r3
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	4013      	ands	r3, r2
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	bf0c      	ite	eq
 8005a5c:	2301      	moveq	r3, #1
 8005a5e:	2300      	movne	r3, #0
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	461a      	mov	r2, r3
 8005a64:	e00c      	b.n	8005a80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	699b      	ldr	r3, [r3, #24]
 8005a6c:	43da      	mvns	r2, r3
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	4013      	ands	r3, r2
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	bf0c      	ite	eq
 8005a78:	2301      	moveq	r3, #1
 8005a7a:	2300      	movne	r3, #0
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	461a      	mov	r2, r3
 8005a80:	79fb      	ldrb	r3, [r7, #7]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d116      	bne.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa0:	f043 0220 	orr.w	r2, r3, #32
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e023      	b.n	8005afc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	0c1b      	lsrs	r3, r3, #16
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d10d      	bne.n	8005ada <I2C_WaitOnFlagUntilTimeout+0xca>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	43da      	mvns	r2, r3
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	bf0c      	ite	eq
 8005ad0:	2301      	moveq	r3, #1
 8005ad2:	2300      	movne	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	e00c      	b.n	8005af4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	699b      	ldr	r3, [r3, #24]
 8005ae0:	43da      	mvns	r2, r3
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	bf0c      	ite	eq
 8005aec:	2301      	moveq	r3, #1
 8005aee:	2300      	movne	r3, #0
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	461a      	mov	r2, r3
 8005af4:	79fb      	ldrb	r3, [r7, #7]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d093      	beq.n	8005a22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b12:	e071      	b.n	8005bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b22:	d123      	bne.n	8005b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	f043 0204 	orr.w	r2, r3, #4
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e067      	b.n	8005c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b72:	d041      	beq.n	8005bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b74:	f7fc ff06 	bl	8002984 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d302      	bcc.n	8005b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d136      	bne.n	8005bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	0c1b      	lsrs	r3, r3, #16
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d10c      	bne.n	8005bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	43da      	mvns	r2, r3
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	bf14      	ite	ne
 8005ba6:	2301      	movne	r3, #1
 8005ba8:	2300      	moveq	r3, #0
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	e00b      	b.n	8005bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	43da      	mvns	r2, r3
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	bf14      	ite	ne
 8005bc0:	2301      	movne	r3, #1
 8005bc2:	2300      	moveq	r3, #0
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d016      	beq.n	8005bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be4:	f043 0220 	orr.w	r2, r3, #32
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e021      	b.n	8005c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	0c1b      	lsrs	r3, r3, #16
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d10c      	bne.n	8005c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	43da      	mvns	r2, r3
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	bf14      	ite	ne
 8005c14:	2301      	movne	r3, #1
 8005c16:	2300      	moveq	r3, #0
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	e00b      	b.n	8005c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	43da      	mvns	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	4013      	ands	r3, r2
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	bf14      	ite	ne
 8005c2e:	2301      	movne	r3, #1
 8005c30:	2300      	moveq	r3, #0
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f47f af6d 	bne.w	8005b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3710      	adds	r7, #16
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c50:	e034      	b.n	8005cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 f915 	bl	8005e82 <I2C_IsAcknowledgeFailed>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e034      	b.n	8005ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c68:	d028      	beq.n	8005cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c6a:	f7fc fe8b 	bl	8002984 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d302      	bcc.n	8005c80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d11d      	bne.n	8005cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c8a:	2b80      	cmp	r3, #128	; 0x80
 8005c8c:	d016      	beq.n	8005cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca8:	f043 0220 	orr.w	r2, r3, #32
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e007      	b.n	8005ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc6:	2b80      	cmp	r3, #128	; 0x80
 8005cc8:	d1c3      	bne.n	8005c52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ce0:	e034      	b.n	8005d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f000 f8cd 	bl	8005e82 <I2C_IsAcknowledgeFailed>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e034      	b.n	8005d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf8:	d028      	beq.n	8005d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfa:	f7fc fe43 	bl	8002984 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d302      	bcc.n	8005d10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d11d      	bne.n	8005d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d016      	beq.n	8005d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d38:	f043 0220 	orr.w	r2, r3, #32
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e007      	b.n	8005d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	f003 0304 	and.w	r3, r3, #4
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d1c3      	bne.n	8005ce2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005d70:	4b13      	ldr	r3, [pc, #76]	; (8005dc0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	08db      	lsrs	r3, r3, #3
 8005d76:	4a13      	ldr	r2, [pc, #76]	; (8005dc4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005d78:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7c:	0a1a      	lsrs	r2, r3, #8
 8005d7e:	4613      	mov	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4413      	add	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d107      	bne.n	8005da2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d96:	f043 0220 	orr.w	r2, r3, #32
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e008      	b.n	8005db4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005db0:	d0e9      	beq.n	8005d86 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bc80      	pop	{r7}
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	2000000c 	.word	0x2000000c
 8005dc4:	14f8b589 	.word	0x14f8b589

08005dc8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005dd4:	e049      	b.n	8005e6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	f003 0310 	and.w	r3, r3, #16
 8005de0:	2b10      	cmp	r3, #16
 8005de2:	d119      	bne.n	8005e18 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f06f 0210 	mvn.w	r2, #16
 8005dec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2220      	movs	r2, #32
 8005df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e030      	b.n	8005e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e18:	f7fc fdb4 	bl	8002984 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d302      	bcc.n	8005e2e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d11d      	bne.n	8005e6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e38:	2b40      	cmp	r3, #64	; 0x40
 8005e3a:	d016      	beq.n	8005e6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2220      	movs	r2, #32
 8005e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	f043 0220 	orr.w	r2, r3, #32
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e007      	b.n	8005e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e74:	2b40      	cmp	r3, #64	; 0x40
 8005e76:	d1ae      	bne.n	8005dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e98:	d11b      	bne.n	8005ed2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ea2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebe:	f043 0204 	orr.w	r2, r3, #4
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bc80      	pop	{r7}
 8005edc:	4770      	bx	lr

08005ede <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eea:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005eee:	d103      	bne.n	8005ef8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005ef6:	e007      	b.n	8005f08 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005f00:	d102      	bne.n	8005f08 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2208      	movs	r2, #8
 8005f06:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bc80      	pop	{r7}
 8005f10:	4770      	bx	lr
	...

08005f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b086      	sub	sp, #24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e26c      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 8087 	beq.w	8006042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f34:	4b92      	ldr	r3, [pc, #584]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f003 030c 	and.w	r3, r3, #12
 8005f3c:	2b04      	cmp	r3, #4
 8005f3e:	d00c      	beq.n	8005f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005f40:	4b8f      	ldr	r3, [pc, #572]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f003 030c 	and.w	r3, r3, #12
 8005f48:	2b08      	cmp	r3, #8
 8005f4a:	d112      	bne.n	8005f72 <HAL_RCC_OscConfig+0x5e>
 8005f4c:	4b8c      	ldr	r3, [pc, #560]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f58:	d10b      	bne.n	8005f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f5a:	4b89      	ldr	r3, [pc, #548]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d06c      	beq.n	8006040 <HAL_RCC_OscConfig+0x12c>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d168      	bne.n	8006040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e246      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f7a:	d106      	bne.n	8005f8a <HAL_RCC_OscConfig+0x76>
 8005f7c:	4b80      	ldr	r3, [pc, #512]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a7f      	ldr	r2, [pc, #508]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	e02e      	b.n	8005fe8 <HAL_RCC_OscConfig+0xd4>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10c      	bne.n	8005fac <HAL_RCC_OscConfig+0x98>
 8005f92:	4b7b      	ldr	r3, [pc, #492]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a7a      	ldr	r2, [pc, #488]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f9c:	6013      	str	r3, [r2, #0]
 8005f9e:	4b78      	ldr	r3, [pc, #480]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a77      	ldr	r2, [pc, #476]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	e01d      	b.n	8005fe8 <HAL_RCC_OscConfig+0xd4>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fb4:	d10c      	bne.n	8005fd0 <HAL_RCC_OscConfig+0xbc>
 8005fb6:	4b72      	ldr	r3, [pc, #456]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a71      	ldr	r2, [pc, #452]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005fc0:	6013      	str	r3, [r2, #0]
 8005fc2:	4b6f      	ldr	r3, [pc, #444]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a6e      	ldr	r2, [pc, #440]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	e00b      	b.n	8005fe8 <HAL_RCC_OscConfig+0xd4>
 8005fd0:	4b6b      	ldr	r3, [pc, #428]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a6a      	ldr	r2, [pc, #424]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	4b68      	ldr	r3, [pc, #416]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a67      	ldr	r2, [pc, #412]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8005fe2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d013      	beq.n	8006018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff0:	f7fc fcc8 	bl	8002984 <HAL_GetTick>
 8005ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ff6:	e008      	b.n	800600a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ff8:	f7fc fcc4 	bl	8002984 <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	2b64      	cmp	r3, #100	; 0x64
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e1fa      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800600a:	4b5d      	ldr	r3, [pc, #372]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0f0      	beq.n	8005ff8 <HAL_RCC_OscConfig+0xe4>
 8006016:	e014      	b.n	8006042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006018:	f7fc fcb4 	bl	8002984 <HAL_GetTick>
 800601c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800601e:	e008      	b.n	8006032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006020:	f7fc fcb0 	bl	8002984 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	2b64      	cmp	r3, #100	; 0x64
 800602c:	d901      	bls.n	8006032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e1e6      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006032:	4b53      	ldr	r3, [pc, #332]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f0      	bne.n	8006020 <HAL_RCC_OscConfig+0x10c>
 800603e:	e000      	b.n	8006042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d063      	beq.n	8006116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800604e:	4b4c      	ldr	r3, [pc, #304]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f003 030c 	and.w	r3, r3, #12
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00b      	beq.n	8006072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800605a:	4b49      	ldr	r3, [pc, #292]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f003 030c 	and.w	r3, r3, #12
 8006062:	2b08      	cmp	r3, #8
 8006064:	d11c      	bne.n	80060a0 <HAL_RCC_OscConfig+0x18c>
 8006066:	4b46      	ldr	r3, [pc, #280]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d116      	bne.n	80060a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006072:	4b43      	ldr	r3, [pc, #268]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d005      	beq.n	800608a <HAL_RCC_OscConfig+0x176>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d001      	beq.n	800608a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e1ba      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800608a:	4b3d      	ldr	r3, [pc, #244]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	4939      	ldr	r1, [pc, #228]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 800609a:	4313      	orrs	r3, r2
 800609c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800609e:	e03a      	b.n	8006116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d020      	beq.n	80060ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060a8:	4b36      	ldr	r3, [pc, #216]	; (8006184 <HAL_RCC_OscConfig+0x270>)
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ae:	f7fc fc69 	bl	8002984 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060b6:	f7fc fc65 	bl	8002984 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e19b      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c8:	4b2d      	ldr	r3, [pc, #180]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0f0      	beq.n	80060b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060d4:	4b2a      	ldr	r3, [pc, #168]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	00db      	lsls	r3, r3, #3
 80060e2:	4927      	ldr	r1, [pc, #156]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	600b      	str	r3, [r1, #0]
 80060e8:	e015      	b.n	8006116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060ea:	4b26      	ldr	r3, [pc, #152]	; (8006184 <HAL_RCC_OscConfig+0x270>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060f0:	f7fc fc48 	bl	8002984 <HAL_GetTick>
 80060f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060f6:	e008      	b.n	800610a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060f8:	f7fc fc44 	bl	8002984 <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b02      	cmp	r3, #2
 8006104:	d901      	bls.n	800610a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e17a      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800610a:	4b1d      	ldr	r3, [pc, #116]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0302 	and.w	r3, r3, #2
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1f0      	bne.n	80060f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0308 	and.w	r3, r3, #8
 800611e:	2b00      	cmp	r3, #0
 8006120:	d03a      	beq.n	8006198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d019      	beq.n	800615e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800612a:	4b17      	ldr	r3, [pc, #92]	; (8006188 <HAL_RCC_OscConfig+0x274>)
 800612c:	2201      	movs	r2, #1
 800612e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006130:	f7fc fc28 	bl	8002984 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006136:	e008      	b.n	800614a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006138:	f7fc fc24 	bl	8002984 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b02      	cmp	r3, #2
 8006144:	d901      	bls.n	800614a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e15a      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800614a:	4b0d      	ldr	r3, [pc, #52]	; (8006180 <HAL_RCC_OscConfig+0x26c>)
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	f003 0302 	and.w	r3, r3, #2
 8006152:	2b00      	cmp	r3, #0
 8006154:	d0f0      	beq.n	8006138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006156:	2001      	movs	r0, #1
 8006158:	f000 facc 	bl	80066f4 <RCC_Delay>
 800615c:	e01c      	b.n	8006198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800615e:	4b0a      	ldr	r3, [pc, #40]	; (8006188 <HAL_RCC_OscConfig+0x274>)
 8006160:	2200      	movs	r2, #0
 8006162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006164:	f7fc fc0e 	bl	8002984 <HAL_GetTick>
 8006168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800616a:	e00f      	b.n	800618c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800616c:	f7fc fc0a 	bl	8002984 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d908      	bls.n	800618c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e140      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
 800617e:	bf00      	nop
 8006180:	40021000 	.word	0x40021000
 8006184:	42420000 	.word	0x42420000
 8006188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800618c:	4b9e      	ldr	r3, [pc, #632]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800618e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1e9      	bne.n	800616c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 80a6 	beq.w	80062f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061a6:	2300      	movs	r3, #0
 80061a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061aa:	4b97      	ldr	r3, [pc, #604]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10d      	bne.n	80061d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061b6:	4b94      	ldr	r3, [pc, #592]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80061b8:	69db      	ldr	r3, [r3, #28]
 80061ba:	4a93      	ldr	r2, [pc, #588]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80061bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061c0:	61d3      	str	r3, [r2, #28]
 80061c2:	4b91      	ldr	r3, [pc, #580]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ca:	60bb      	str	r3, [r7, #8]
 80061cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061ce:	2301      	movs	r3, #1
 80061d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061d2:	4b8e      	ldr	r3, [pc, #568]	; (800640c <HAL_RCC_OscConfig+0x4f8>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d118      	bne.n	8006210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061de:	4b8b      	ldr	r3, [pc, #556]	; (800640c <HAL_RCC_OscConfig+0x4f8>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a8a      	ldr	r2, [pc, #552]	; (800640c <HAL_RCC_OscConfig+0x4f8>)
 80061e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061ea:	f7fc fbcb 	bl	8002984 <HAL_GetTick>
 80061ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061f0:	e008      	b.n	8006204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061f2:	f7fc fbc7 	bl	8002984 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b64      	cmp	r3, #100	; 0x64
 80061fe:	d901      	bls.n	8006204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e0fd      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006204:	4b81      	ldr	r3, [pc, #516]	; (800640c <HAL_RCC_OscConfig+0x4f8>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0f0      	beq.n	80061f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d106      	bne.n	8006226 <HAL_RCC_OscConfig+0x312>
 8006218:	4b7b      	ldr	r3, [pc, #492]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	4a7a      	ldr	r2, [pc, #488]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800621e:	f043 0301 	orr.w	r3, r3, #1
 8006222:	6213      	str	r3, [r2, #32]
 8006224:	e02d      	b.n	8006282 <HAL_RCC_OscConfig+0x36e>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10c      	bne.n	8006248 <HAL_RCC_OscConfig+0x334>
 800622e:	4b76      	ldr	r3, [pc, #472]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	4a75      	ldr	r2, [pc, #468]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006234:	f023 0301 	bic.w	r3, r3, #1
 8006238:	6213      	str	r3, [r2, #32]
 800623a:	4b73      	ldr	r3, [pc, #460]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	4a72      	ldr	r2, [pc, #456]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006240:	f023 0304 	bic.w	r3, r3, #4
 8006244:	6213      	str	r3, [r2, #32]
 8006246:	e01c      	b.n	8006282 <HAL_RCC_OscConfig+0x36e>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	2b05      	cmp	r3, #5
 800624e:	d10c      	bne.n	800626a <HAL_RCC_OscConfig+0x356>
 8006250:	4b6d      	ldr	r3, [pc, #436]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006252:	6a1b      	ldr	r3, [r3, #32]
 8006254:	4a6c      	ldr	r2, [pc, #432]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006256:	f043 0304 	orr.w	r3, r3, #4
 800625a:	6213      	str	r3, [r2, #32]
 800625c:	4b6a      	ldr	r3, [pc, #424]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	4a69      	ldr	r2, [pc, #420]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006262:	f043 0301 	orr.w	r3, r3, #1
 8006266:	6213      	str	r3, [r2, #32]
 8006268:	e00b      	b.n	8006282 <HAL_RCC_OscConfig+0x36e>
 800626a:	4b67      	ldr	r3, [pc, #412]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	4a66      	ldr	r2, [pc, #408]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006270:	f023 0301 	bic.w	r3, r3, #1
 8006274:	6213      	str	r3, [r2, #32]
 8006276:	4b64      	ldr	r3, [pc, #400]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	4a63      	ldr	r2, [pc, #396]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800627c:	f023 0304 	bic.w	r3, r3, #4
 8006280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d015      	beq.n	80062b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800628a:	f7fc fb7b 	bl	8002984 <HAL_GetTick>
 800628e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006290:	e00a      	b.n	80062a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006292:	f7fc fb77 	bl	8002984 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	f241 3288 	movw	r2, #5000	; 0x1388
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d901      	bls.n	80062a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e0ab      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a8:	4b57      	ldr	r3, [pc, #348]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d0ee      	beq.n	8006292 <HAL_RCC_OscConfig+0x37e>
 80062b4:	e014      	b.n	80062e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062b6:	f7fc fb65 	bl	8002984 <HAL_GetTick>
 80062ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062bc:	e00a      	b.n	80062d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062be:	f7fc fb61 	bl	8002984 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d901      	bls.n	80062d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80062d0:	2303      	movs	r3, #3
 80062d2:	e095      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062d4:	4b4c      	ldr	r3, [pc, #304]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1ee      	bne.n	80062be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80062e0:	7dfb      	ldrb	r3, [r7, #23]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d105      	bne.n	80062f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062e6:	4b48      	ldr	r3, [pc, #288]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	4a47      	ldr	r2, [pc, #284]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80062ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	f000 8081 	beq.w	80063fe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062fc:	4b42      	ldr	r3, [pc, #264]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	f003 030c 	and.w	r3, r3, #12
 8006304:	2b08      	cmp	r3, #8
 8006306:	d061      	beq.n	80063cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	69db      	ldr	r3, [r3, #28]
 800630c:	2b02      	cmp	r3, #2
 800630e:	d146      	bne.n	800639e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006310:	4b3f      	ldr	r3, [pc, #252]	; (8006410 <HAL_RCC_OscConfig+0x4fc>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006316:	f7fc fb35 	bl	8002984 <HAL_GetTick>
 800631a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800631c:	e008      	b.n	8006330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800631e:	f7fc fb31 	bl	8002984 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d901      	bls.n	8006330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e067      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006330:	4b35      	ldr	r3, [pc, #212]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1f0      	bne.n	800631e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006344:	d108      	bne.n	8006358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006346:	4b30      	ldr	r3, [pc, #192]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	492d      	ldr	r1, [pc, #180]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006354:	4313      	orrs	r3, r2
 8006356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006358:	4b2b      	ldr	r3, [pc, #172]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a19      	ldr	r1, [r3, #32]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	430b      	orrs	r3, r1
 800636a:	4927      	ldr	r1, [pc, #156]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 800636c:	4313      	orrs	r3, r2
 800636e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006370:	4b27      	ldr	r3, [pc, #156]	; (8006410 <HAL_RCC_OscConfig+0x4fc>)
 8006372:	2201      	movs	r2, #1
 8006374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006376:	f7fc fb05 	bl	8002984 <HAL_GetTick>
 800637a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800637c:	e008      	b.n	8006390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800637e:	f7fc fb01 	bl	8002984 <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	2b02      	cmp	r3, #2
 800638a:	d901      	bls.n	8006390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e037      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006390:	4b1d      	ldr	r3, [pc, #116]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d0f0      	beq.n	800637e <HAL_RCC_OscConfig+0x46a>
 800639c:	e02f      	b.n	80063fe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800639e:	4b1c      	ldr	r3, [pc, #112]	; (8006410 <HAL_RCC_OscConfig+0x4fc>)
 80063a0:	2200      	movs	r2, #0
 80063a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a4:	f7fc faee 	bl	8002984 <HAL_GetTick>
 80063a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063aa:	e008      	b.n	80063be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ac:	f7fc faea 	bl	8002984 <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d901      	bls.n	80063be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e020      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063be:	4b12      	ldr	r3, [pc, #72]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1f0      	bne.n	80063ac <HAL_RCC_OscConfig+0x498>
 80063ca:	e018      	b.n	80063fe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	69db      	ldr	r3, [r3, #28]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e013      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80063d8:	4b0b      	ldr	r3, [pc, #44]	; (8006408 <HAL_RCC_OscConfig+0x4f4>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a1b      	ldr	r3, [r3, #32]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d106      	bne.n	80063fa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d001      	beq.n	80063fe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e000      	b.n	8006400 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3718      	adds	r7, #24
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	40021000 	.word	0x40021000
 800640c:	40007000 	.word	0x40007000
 8006410:	42420060 	.word	0x42420060

08006414 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e0d0      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006428:	4b6a      	ldr	r3, [pc, #424]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0307 	and.w	r3, r3, #7
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	429a      	cmp	r2, r3
 8006434:	d910      	bls.n	8006458 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006436:	4b67      	ldr	r3, [pc, #412]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f023 0207 	bic.w	r2, r3, #7
 800643e:	4965      	ldr	r1, [pc, #404]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	4313      	orrs	r3, r2
 8006444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006446:	4b63      	ldr	r3, [pc, #396]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0307 	and.w	r3, r3, #7
 800644e:	683a      	ldr	r2, [r7, #0]
 8006450:	429a      	cmp	r2, r3
 8006452:	d001      	beq.n	8006458 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e0b8      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0302 	and.w	r3, r3, #2
 8006460:	2b00      	cmp	r3, #0
 8006462:	d020      	beq.n	80064a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0304 	and.w	r3, r3, #4
 800646c:	2b00      	cmp	r3, #0
 800646e:	d005      	beq.n	800647c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006470:	4b59      	ldr	r3, [pc, #356]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	4a58      	ldr	r2, [pc, #352]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006476:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800647a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0308 	and.w	r3, r3, #8
 8006484:	2b00      	cmp	r3, #0
 8006486:	d005      	beq.n	8006494 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006488:	4b53      	ldr	r3, [pc, #332]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	4a52      	ldr	r2, [pc, #328]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 800648e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006492:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006494:	4b50      	ldr	r3, [pc, #320]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	494d      	ldr	r1, [pc, #308]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 80064a2:	4313      	orrs	r3, r2
 80064a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d040      	beq.n	8006534 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d107      	bne.n	80064ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064ba:	4b47      	ldr	r3, [pc, #284]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d115      	bne.n	80064f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e07f      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d107      	bne.n	80064e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064d2:	4b41      	ldr	r3, [pc, #260]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d109      	bne.n	80064f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e073      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064e2:	4b3d      	ldr	r3, [pc, #244]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e06b      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064f2:	4b39      	ldr	r3, [pc, #228]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f023 0203 	bic.w	r2, r3, #3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	4936      	ldr	r1, [pc, #216]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006500:	4313      	orrs	r3, r2
 8006502:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006504:	f7fc fa3e 	bl	8002984 <HAL_GetTick>
 8006508:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800650a:	e00a      	b.n	8006522 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800650c:	f7fc fa3a 	bl	8002984 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	f241 3288 	movw	r2, #5000	; 0x1388
 800651a:	4293      	cmp	r3, r2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e053      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006522:	4b2d      	ldr	r3, [pc, #180]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f003 020c 	and.w	r2, r3, #12
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	429a      	cmp	r2, r3
 8006532:	d1eb      	bne.n	800650c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006534:	4b27      	ldr	r3, [pc, #156]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 0307 	and.w	r3, r3, #7
 800653c:	683a      	ldr	r2, [r7, #0]
 800653e:	429a      	cmp	r2, r3
 8006540:	d210      	bcs.n	8006564 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006542:	4b24      	ldr	r3, [pc, #144]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f023 0207 	bic.w	r2, r3, #7
 800654a:	4922      	ldr	r1, [pc, #136]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	4313      	orrs	r3, r2
 8006550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006552:	4b20      	ldr	r3, [pc, #128]	; (80065d4 <HAL_RCC_ClockConfig+0x1c0>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 0307 	and.w	r3, r3, #7
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	429a      	cmp	r2, r3
 800655e:	d001      	beq.n	8006564 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e032      	b.n	80065ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006570:	4b19      	ldr	r3, [pc, #100]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	4916      	ldr	r1, [pc, #88]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 800657e:	4313      	orrs	r3, r2
 8006580:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 0308 	and.w	r3, r3, #8
 800658a:	2b00      	cmp	r3, #0
 800658c:	d009      	beq.n	80065a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800658e:	4b12      	ldr	r3, [pc, #72]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	00db      	lsls	r3, r3, #3
 800659c:	490e      	ldr	r1, [pc, #56]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065a2:	f000 f821 	bl	80065e8 <HAL_RCC_GetSysClockFreq>
 80065a6:	4602      	mov	r2, r0
 80065a8:	4b0b      	ldr	r3, [pc, #44]	; (80065d8 <HAL_RCC_ClockConfig+0x1c4>)
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	091b      	lsrs	r3, r3, #4
 80065ae:	f003 030f 	and.w	r3, r3, #15
 80065b2:	490a      	ldr	r1, [pc, #40]	; (80065dc <HAL_RCC_ClockConfig+0x1c8>)
 80065b4:	5ccb      	ldrb	r3, [r1, r3]
 80065b6:	fa22 f303 	lsr.w	r3, r2, r3
 80065ba:	4a09      	ldr	r2, [pc, #36]	; (80065e0 <HAL_RCC_ClockConfig+0x1cc>)
 80065bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80065be:	4b09      	ldr	r3, [pc, #36]	; (80065e4 <HAL_RCC_ClockConfig+0x1d0>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fc f99c 	bl	8002900 <HAL_InitTick>

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	40022000 	.word	0x40022000
 80065d8:	40021000 	.word	0x40021000
 80065dc:	0800b3e0 	.word	0x0800b3e0
 80065e0:	2000000c 	.word	0x2000000c
 80065e4:	20000010 	.word	0x20000010

080065e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b087      	sub	sp, #28
 80065ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80065ee:	2300      	movs	r3, #0
 80065f0:	60fb      	str	r3, [r7, #12]
 80065f2:	2300      	movs	r3, #0
 80065f4:	60bb      	str	r3, [r7, #8]
 80065f6:	2300      	movs	r3, #0
 80065f8:	617b      	str	r3, [r7, #20]
 80065fa:	2300      	movs	r3, #0
 80065fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80065fe:	2300      	movs	r3, #0
 8006600:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006602:	4b1e      	ldr	r3, [pc, #120]	; (800667c <HAL_RCC_GetSysClockFreq+0x94>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f003 030c 	and.w	r3, r3, #12
 800660e:	2b04      	cmp	r3, #4
 8006610:	d002      	beq.n	8006618 <HAL_RCC_GetSysClockFreq+0x30>
 8006612:	2b08      	cmp	r3, #8
 8006614:	d003      	beq.n	800661e <HAL_RCC_GetSysClockFreq+0x36>
 8006616:	e027      	b.n	8006668 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006618:	4b19      	ldr	r3, [pc, #100]	; (8006680 <HAL_RCC_GetSysClockFreq+0x98>)
 800661a:	613b      	str	r3, [r7, #16]
      break;
 800661c:	e027      	b.n	800666e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	0c9b      	lsrs	r3, r3, #18
 8006622:	f003 030f 	and.w	r3, r3, #15
 8006626:	4a17      	ldr	r2, [pc, #92]	; (8006684 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006628:	5cd3      	ldrb	r3, [r2, r3]
 800662a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d010      	beq.n	8006658 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006636:	4b11      	ldr	r3, [pc, #68]	; (800667c <HAL_RCC_GetSysClockFreq+0x94>)
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	0c5b      	lsrs	r3, r3, #17
 800663c:	f003 0301 	and.w	r3, r3, #1
 8006640:	4a11      	ldr	r2, [pc, #68]	; (8006688 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006642:	5cd3      	ldrb	r3, [r2, r3]
 8006644:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a0d      	ldr	r2, [pc, #52]	; (8006680 <HAL_RCC_GetSysClockFreq+0x98>)
 800664a:	fb02 f203 	mul.w	r2, r2, r3
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	fbb2 f3f3 	udiv	r3, r2, r3
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	e004      	b.n	8006662 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a0c      	ldr	r2, [pc, #48]	; (800668c <HAL_RCC_GetSysClockFreq+0xa4>)
 800665c:	fb02 f303 	mul.w	r3, r2, r3
 8006660:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	613b      	str	r3, [r7, #16]
      break;
 8006666:	e002      	b.n	800666e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006668:	4b05      	ldr	r3, [pc, #20]	; (8006680 <HAL_RCC_GetSysClockFreq+0x98>)
 800666a:	613b      	str	r3, [r7, #16]
      break;
 800666c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800666e:	693b      	ldr	r3, [r7, #16]
}
 8006670:	4618      	mov	r0, r3
 8006672:	371c      	adds	r7, #28
 8006674:	46bd      	mov	sp, r7
 8006676:	bc80      	pop	{r7}
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	40021000 	.word	0x40021000
 8006680:	007a1200 	.word	0x007a1200
 8006684:	0800b3f8 	.word	0x0800b3f8
 8006688:	0800b408 	.word	0x0800b408
 800668c:	003d0900 	.word	0x003d0900

08006690 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006690:	b480      	push	{r7}
 8006692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006694:	4b02      	ldr	r3, [pc, #8]	; (80066a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006696:	681b      	ldr	r3, [r3, #0]
}
 8006698:	4618      	mov	r0, r3
 800669a:	46bd      	mov	sp, r7
 800669c:	bc80      	pop	{r7}
 800669e:	4770      	bx	lr
 80066a0:	2000000c 	.word	0x2000000c

080066a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066a8:	f7ff fff2 	bl	8006690 <HAL_RCC_GetHCLKFreq>
 80066ac:	4602      	mov	r2, r0
 80066ae:	4b05      	ldr	r3, [pc, #20]	; (80066c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	0a1b      	lsrs	r3, r3, #8
 80066b4:	f003 0307 	and.w	r3, r3, #7
 80066b8:	4903      	ldr	r1, [pc, #12]	; (80066c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066ba:	5ccb      	ldrb	r3, [r1, r3]
 80066bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	40021000 	.word	0x40021000
 80066c8:	0800b3f0 	.word	0x0800b3f0

080066cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80066d0:	f7ff ffde 	bl	8006690 <HAL_RCC_GetHCLKFreq>
 80066d4:	4602      	mov	r2, r0
 80066d6:	4b05      	ldr	r3, [pc, #20]	; (80066ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	0adb      	lsrs	r3, r3, #11
 80066dc:	f003 0307 	and.w	r3, r3, #7
 80066e0:	4903      	ldr	r1, [pc, #12]	; (80066f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066e2:	5ccb      	ldrb	r3, [r1, r3]
 80066e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	bd80      	pop	{r7, pc}
 80066ec:	40021000 	.word	0x40021000
 80066f0:	0800b3f0 	.word	0x0800b3f0

080066f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80066fc:	4b0a      	ldr	r3, [pc, #40]	; (8006728 <RCC_Delay+0x34>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a0a      	ldr	r2, [pc, #40]	; (800672c <RCC_Delay+0x38>)
 8006702:	fba2 2303 	umull	r2, r3, r2, r3
 8006706:	0a5b      	lsrs	r3, r3, #9
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	fb02 f303 	mul.w	r3, r2, r3
 800670e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006710:	bf00      	nop
  }
  while (Delay --);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	1e5a      	subs	r2, r3, #1
 8006716:	60fa      	str	r2, [r7, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1f9      	bne.n	8006710 <RCC_Delay+0x1c>
}
 800671c:	bf00      	nop
 800671e:	bf00      	nop
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	bc80      	pop	{r7}
 8006726:	4770      	bx	lr
 8006728:	2000000c 	.word	0x2000000c
 800672c:	10624dd3 	.word	0x10624dd3

08006730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e041      	b.n	80067c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d106      	bne.n	800675c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fb fe74 	bl	8002444 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2202      	movs	r2, #2
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	3304      	adds	r3, #4
 800676c:	4619      	mov	r1, r3
 800676e:	4610      	mov	r0, r2
 8006770:	f000 feb8 	bl	80074e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
	...

080067d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d001      	beq.n	80067e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e03a      	b.n	800685e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68da      	ldr	r2, [r3, #12]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f042 0201 	orr.w	r2, r2, #1
 80067fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a18      	ldr	r2, [pc, #96]	; (8006868 <HAL_TIM_Base_Start_IT+0x98>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00e      	beq.n	8006828 <HAL_TIM_Base_Start_IT+0x58>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006812:	d009      	beq.n	8006828 <HAL_TIM_Base_Start_IT+0x58>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a14      	ldr	r2, [pc, #80]	; (800686c <HAL_TIM_Base_Start_IT+0x9c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d004      	beq.n	8006828 <HAL_TIM_Base_Start_IT+0x58>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a13      	ldr	r2, [pc, #76]	; (8006870 <HAL_TIM_Base_Start_IT+0xa0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d111      	bne.n	800684c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	f003 0307 	and.w	r3, r3, #7
 8006832:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2b06      	cmp	r3, #6
 8006838:	d010      	beq.n	800685c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f042 0201 	orr.w	r2, r2, #1
 8006848:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800684a:	e007      	b.n	800685c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 0201 	orr.w	r2, r2, #1
 800685a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800685c:	2300      	movs	r3, #0
}
 800685e:	4618      	mov	r0, r3
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	bc80      	pop	{r7}
 8006866:	4770      	bx	lr
 8006868:	40012c00 	.word	0x40012c00
 800686c:	40000400 	.word	0x40000400
 8006870:	40000800 	.word	0x40000800

08006874 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e041      	b.n	800690a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b00      	cmp	r3, #0
 8006890:	d106      	bne.n	80068a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 f839 	bl	8006912 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	3304      	adds	r3, #4
 80068b0:	4619      	mov	r1, r3
 80068b2:	4610      	mov	r0, r2
 80068b4:	f000 fe16 	bl	80074e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	3708      	adds	r7, #8
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800691a:	bf00      	nop
 800691c:	370c      	adds	r7, #12
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr

08006924 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
 8006930:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006932:	2300      	movs	r3, #0
 8006934:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d109      	bne.n	8006950 <HAL_TIM_PWM_Start_DMA+0x2c>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b02      	cmp	r3, #2
 8006946:	bf0c      	ite	eq
 8006948:	2301      	moveq	r3, #1
 800694a:	2300      	movne	r3, #0
 800694c:	b2db      	uxtb	r3, r3
 800694e:	e022      	b.n	8006996 <HAL_TIM_PWM_Start_DMA+0x72>
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	2b04      	cmp	r3, #4
 8006954:	d109      	bne.n	800696a <HAL_TIM_PWM_Start_DMA+0x46>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b02      	cmp	r3, #2
 8006960:	bf0c      	ite	eq
 8006962:	2301      	moveq	r3, #1
 8006964:	2300      	movne	r3, #0
 8006966:	b2db      	uxtb	r3, r3
 8006968:	e015      	b.n	8006996 <HAL_TIM_PWM_Start_DMA+0x72>
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	2b08      	cmp	r3, #8
 800696e:	d109      	bne.n	8006984 <HAL_TIM_PWM_Start_DMA+0x60>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	bf0c      	ite	eq
 800697c:	2301      	moveq	r3, #1
 800697e:	2300      	movne	r3, #0
 8006980:	b2db      	uxtb	r3, r3
 8006982:	e008      	b.n	8006996 <HAL_TIM_PWM_Start_DMA+0x72>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	bf0c      	ite	eq
 8006990:	2301      	moveq	r3, #1
 8006992:	2300      	movne	r3, #0
 8006994:	b2db      	uxtb	r3, r3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800699a:	2302      	movs	r3, #2
 800699c:	e153      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d109      	bne.n	80069b8 <HAL_TIM_PWM_Start_DMA+0x94>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	bf0c      	ite	eq
 80069b0:	2301      	moveq	r3, #1
 80069b2:	2300      	movne	r3, #0
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	e022      	b.n	80069fe <HAL_TIM_PWM_Start_DMA+0xda>
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b04      	cmp	r3, #4
 80069bc:	d109      	bne.n	80069d2 <HAL_TIM_PWM_Start_DMA+0xae>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	bf0c      	ite	eq
 80069ca:	2301      	moveq	r3, #1
 80069cc:	2300      	movne	r3, #0
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	e015      	b.n	80069fe <HAL_TIM_PWM_Start_DMA+0xda>
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	2b08      	cmp	r3, #8
 80069d6:	d109      	bne.n	80069ec <HAL_TIM_PWM_Start_DMA+0xc8>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	bf0c      	ite	eq
 80069e4:	2301      	moveq	r3, #1
 80069e6:	2300      	movne	r3, #0
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	e008      	b.n	80069fe <HAL_TIM_PWM_Start_DMA+0xda>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	bf0c      	ite	eq
 80069f8:	2301      	moveq	r3, #1
 80069fa:	2300      	movne	r3, #0
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d024      	beq.n	8006a4c <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d002      	beq.n	8006a0e <HAL_TIM_PWM_Start_DMA+0xea>
 8006a08:	887b      	ldrh	r3, [r7, #2]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e119      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d104      	bne.n	8006a22 <HAL_TIM_PWM_Start_DMA+0xfe>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2202      	movs	r2, #2
 8006a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a20:	e016      	b.n	8006a50 <HAL_TIM_PWM_Start_DMA+0x12c>
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	2b04      	cmp	r3, #4
 8006a26:	d104      	bne.n	8006a32 <HAL_TIM_PWM_Start_DMA+0x10e>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a30:	e00e      	b.n	8006a50 <HAL_TIM_PWM_Start_DMA+0x12c>
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2b08      	cmp	r3, #8
 8006a36:	d104      	bne.n	8006a42 <HAL_TIM_PWM_Start_DMA+0x11e>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a40:	e006      	b.n	8006a50 <HAL_TIM_PWM_Start_DMA+0x12c>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2202      	movs	r2, #2
 8006a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a4a:	e001      	b.n	8006a50 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e0fa      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	2b0c      	cmp	r3, #12
 8006a54:	f200 80ae 	bhi.w	8006bb4 <HAL_TIM_PWM_Start_DMA+0x290>
 8006a58:	a201      	add	r2, pc, #4	; (adr r2, 8006a60 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8006a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a5e:	bf00      	nop
 8006a60:	08006a95 	.word	0x08006a95
 8006a64:	08006bb5 	.word	0x08006bb5
 8006a68:	08006bb5 	.word	0x08006bb5
 8006a6c:	08006bb5 	.word	0x08006bb5
 8006a70:	08006add 	.word	0x08006add
 8006a74:	08006bb5 	.word	0x08006bb5
 8006a78:	08006bb5 	.word	0x08006bb5
 8006a7c:	08006bb5 	.word	0x08006bb5
 8006a80:	08006b25 	.word	0x08006b25
 8006a84:	08006bb5 	.word	0x08006bb5
 8006a88:	08006bb5 	.word	0x08006bb5
 8006a8c:	08006bb5 	.word	0x08006bb5
 8006a90:	08006b6d 	.word	0x08006b6d
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a98:	4a6d      	ldr	r2, [pc, #436]	; (8006c50 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8006a9a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa0:	4a6c      	ldr	r2, [pc, #432]	; (8006c54 <HAL_TIM_PWM_Start_DMA+0x330>)
 8006aa2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa8:	4a6b      	ldr	r2, [pc, #428]	; (8006c58 <HAL_TIM_PWM_Start_DMA+0x334>)
 8006aaa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006ab0:	6879      	ldr	r1, [r7, #4]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	3334      	adds	r3, #52	; 0x34
 8006ab8:	461a      	mov	r2, r3
 8006aba:	887b      	ldrh	r3, [r7, #2]
 8006abc:	f7fc f8f8 	bl	8002cb0 <HAL_DMA_Start_IT>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e0bd      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68da      	ldr	r2, [r3, #12]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad8:	60da      	str	r2, [r3, #12]
      break;
 8006ada:	e06e      	b.n	8006bba <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae0:	4a5b      	ldr	r2, [pc, #364]	; (8006c50 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8006ae2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae8:	4a5a      	ldr	r2, [pc, #360]	; (8006c54 <HAL_TIM_PWM_Start_DMA+0x330>)
 8006aea:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af0:	4a59      	ldr	r2, [pc, #356]	; (8006c58 <HAL_TIM_PWM_Start_DMA+0x334>)
 8006af2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006af8:	6879      	ldr	r1, [r7, #4]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3338      	adds	r3, #56	; 0x38
 8006b00:	461a      	mov	r2, r3
 8006b02:	887b      	ldrh	r3, [r7, #2]
 8006b04:	f7fc f8d4 	bl	8002cb0 <HAL_DMA_Start_IT>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e099      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68da      	ldr	r2, [r3, #12]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b20:	60da      	str	r2, [r3, #12]
      break;
 8006b22:	e04a      	b.n	8006bba <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b28:	4a49      	ldr	r2, [pc, #292]	; (8006c50 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8006b2a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b30:	4a48      	ldr	r2, [pc, #288]	; (8006c54 <HAL_TIM_PWM_Start_DMA+0x330>)
 8006b32:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b38:	4a47      	ldr	r2, [pc, #284]	; (8006c58 <HAL_TIM_PWM_Start_DMA+0x334>)
 8006b3a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006b40:	6879      	ldr	r1, [r7, #4]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	333c      	adds	r3, #60	; 0x3c
 8006b48:	461a      	mov	r2, r3
 8006b4a:	887b      	ldrh	r3, [r7, #2]
 8006b4c:	f7fc f8b0 	bl	8002cb0 <HAL_DMA_Start_IT>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d001      	beq.n	8006b5a <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e075      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68da      	ldr	r2, [r3, #12]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b68:	60da      	str	r2, [r3, #12]
      break;
 8006b6a:	e026      	b.n	8006bba <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b70:	4a37      	ldr	r2, [pc, #220]	; (8006c50 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8006b72:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b78:	4a36      	ldr	r2, [pc, #216]	; (8006c54 <HAL_TIM_PWM_Start_DMA+0x330>)
 8006b7a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b80:	4a35      	ldr	r2, [pc, #212]	; (8006c58 <HAL_TIM_PWM_Start_DMA+0x334>)
 8006b82:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b88:	6879      	ldr	r1, [r7, #4]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	3340      	adds	r3, #64	; 0x40
 8006b90:	461a      	mov	r2, r3
 8006b92:	887b      	ldrh	r3, [r7, #2]
 8006b94:	f7fc f88c 	bl	8002cb0 <HAL_DMA_Start_IT>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d001      	beq.n	8006ba2 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e051      	b.n	8006c46 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68da      	ldr	r2, [r3, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006bb0:	60da      	str	r2, [r3, #12]
      break;
 8006bb2:	e002      	b.n	8006bba <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	75fb      	strb	r3, [r7, #23]
      break;
 8006bb8:	bf00      	nop
  }

  if (status == HAL_OK)
 8006bba:	7dfb      	ldrb	r3, [r7, #23]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d141      	bne.n	8006c44 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	68b9      	ldr	r1, [r7, #8]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 ff17 	bl	80079fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a22      	ldr	r2, [pc, #136]	; (8006c5c <HAL_TIM_PWM_Start_DMA+0x338>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d107      	bne.n	8006be8 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006be6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a1b      	ldr	r2, [pc, #108]	; (8006c5c <HAL_TIM_PWM_Start_DMA+0x338>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00e      	beq.n	8006c10 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bfa:	d009      	beq.n	8006c10 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a17      	ldr	r2, [pc, #92]	; (8006c60 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d004      	beq.n	8006c10 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a16      	ldr	r2, [pc, #88]	; (8006c64 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d111      	bne.n	8006c34 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f003 0307 	and.w	r3, r3, #7
 8006c1a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	2b06      	cmp	r3, #6
 8006c20:	d010      	beq.n	8006c44 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 0201 	orr.w	r2, r2, #1
 8006c30:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c32:	e007      	b.n	8006c44 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f042 0201 	orr.w	r2, r2, #1
 8006c42:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006c44:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3718      	adds	r7, #24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	080073d3 	.word	0x080073d3
 8006c54:	0800747b 	.word	0x0800747b
 8006c58:	08007341 	.word	0x08007341
 8006c5c:	40012c00 	.word	0x40012c00
 8006c60:	40000400 	.word	0x40000400
 8006c64:	40000800 	.word	0x40000800

08006c68 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c72:	2300      	movs	r3, #0
 8006c74:	73fb      	strb	r3, [r7, #15]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2b0c      	cmp	r3, #12
 8006c7a:	d855      	bhi.n	8006d28 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8006c7c:	a201      	add	r2, pc, #4	; (adr r2, 8006c84 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8006c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c82:	bf00      	nop
 8006c84:	08006cb9 	.word	0x08006cb9
 8006c88:	08006d29 	.word	0x08006d29
 8006c8c:	08006d29 	.word	0x08006d29
 8006c90:	08006d29 	.word	0x08006d29
 8006c94:	08006cd5 	.word	0x08006cd5
 8006c98:	08006d29 	.word	0x08006d29
 8006c9c:	08006d29 	.word	0x08006d29
 8006ca0:	08006d29 	.word	0x08006d29
 8006ca4:	08006cf1 	.word	0x08006cf1
 8006ca8:	08006d29 	.word	0x08006d29
 8006cac:	08006d29 	.word	0x08006d29
 8006cb0:	08006d29 	.word	0x08006d29
 8006cb4:	08006d0d 	.word	0x08006d0d
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68da      	ldr	r2, [r3, #12]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006cc6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7fc f88b 	bl	8002de8 <HAL_DMA_Abort_IT>
      break;
 8006cd2:	e02c      	b.n	8006d2e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68da      	ldr	r2, [r3, #12]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ce2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f7fc f87d 	bl	8002de8 <HAL_DMA_Abort_IT>
      break;
 8006cee:	e01e      	b.n	8006d2e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68da      	ldr	r2, [r3, #12]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006cfe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7fc f86f 	bl	8002de8 <HAL_DMA_Abort_IT>
      break;
 8006d0a:	e010      	b.n	8006d2e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68da      	ldr	r2, [r3, #12]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d1a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7fc f861 	bl	8002de8 <HAL_DMA_Abort_IT>
      break;
 8006d26:	e002      	b.n	8006d2e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d2c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006d2e:	7bfb      	ldrb	r3, [r7, #15]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d157      	bne.n	8006de4 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	6839      	ldr	r1, [r7, #0]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 fe5d 	bl	80079fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a2a      	ldr	r2, [pc, #168]	; (8006df0 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d117      	bne.n	8006d7c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6a1a      	ldr	r2, [r3, #32]
 8006d52:	f241 1311 	movw	r3, #4369	; 0x1111
 8006d56:	4013      	ands	r3, r2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10f      	bne.n	8006d7c <HAL_TIM_PWM_Stop_DMA+0x114>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	6a1a      	ldr	r2, [r3, #32]
 8006d62:	f240 4344 	movw	r3, #1092	; 0x444
 8006d66:	4013      	ands	r3, r2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d107      	bne.n	8006d7c <HAL_TIM_PWM_Stop_DMA+0x114>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006d7a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6a1a      	ldr	r2, [r3, #32]
 8006d82:	f241 1311 	movw	r3, #4369	; 0x1111
 8006d86:	4013      	ands	r3, r2
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10f      	bne.n	8006dac <HAL_TIM_PWM_Stop_DMA+0x144>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6a1a      	ldr	r2, [r3, #32]
 8006d92:	f240 4344 	movw	r3, #1092	; 0x444
 8006d96:	4013      	ands	r3, r2
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d107      	bne.n	8006dac <HAL_TIM_PWM_Stop_DMA+0x144>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0201 	bic.w	r2, r2, #1
 8006daa:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d104      	bne.n	8006dbc <HAL_TIM_PWM_Stop_DMA+0x154>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dba:	e013      	b.n	8006de4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b04      	cmp	r3, #4
 8006dc0:	d104      	bne.n	8006dcc <HAL_TIM_PWM_Stop_DMA+0x164>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dca:	e00b      	b.n	8006de4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	2b08      	cmp	r3, #8
 8006dd0:	d104      	bne.n	8006ddc <HAL_TIM_PWM_Stop_DMA+0x174>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dda:	e003      	b.n	8006de4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	40012c00 	.word	0x40012c00

08006df4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68db      	ldr	r3, [r3, #12]
 8006e02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d020      	beq.n	8006e58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f003 0302 	and.w	r3, r3, #2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d01b      	beq.n	8006e58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f06f 0202 	mvn.w	r2, #2
 8006e28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	f003 0303 	and.w	r3, r3, #3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 fa5a 	bl	80072f8 <HAL_TIM_IC_CaptureCallback>
 8006e44:	e005      	b.n	8006e52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fa4d 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7fb f9f3 	bl	8002238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f003 0304 	and.w	r3, r3, #4
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d020      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f003 0304 	and.w	r3, r3, #4
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d01b      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f06f 0204 	mvn.w	r2, #4
 8006e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2202      	movs	r2, #2
 8006e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fa34 	bl	80072f8 <HAL_TIM_IC_CaptureCallback>
 8006e90:	e005      	b.n	8006e9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fa27 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7fb f9cd 	bl	8002238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f003 0308 	and.w	r3, r3, #8
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d020      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f003 0308 	and.w	r3, r3, #8
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d01b      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f06f 0208 	mvn.w	r2, #8
 8006ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2204      	movs	r2, #4
 8006ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	f003 0303 	and.w	r3, r3, #3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 fa0e 	bl	80072f8 <HAL_TIM_IC_CaptureCallback>
 8006edc:	e005      	b.n	8006eea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 fa01 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f7fb f9a7 	bl	8002238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f003 0310 	and.w	r3, r3, #16
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d020      	beq.n	8006f3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f003 0310 	and.w	r3, r3, #16
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d01b      	beq.n	8006f3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f06f 0210 	mvn.w	r2, #16
 8006f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2208      	movs	r2, #8
 8006f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f9e8 	bl	80072f8 <HAL_TIM_IC_CaptureCallback>
 8006f28:	e005      	b.n	8006f36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 f9db 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7fb f981 	bl	8002238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00c      	beq.n	8006f60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d007      	beq.n	8006f60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f06f 0201 	mvn.w	r2, #1
 8006f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7fb f962 	bl	8002224 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00c      	beq.n	8006f84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d007      	beq.n	8006f84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fdc7 	bl	8007b12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d00c      	beq.n	8006fa8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d007      	beq.n	8006fa8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f9ba 	bl	800731c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d00c      	beq.n	8006fcc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f003 0320 	and.w	r3, r3, #32
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d007      	beq.n	8006fcc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f06f 0220 	mvn.w	r2, #32
 8006fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 fd9a 	bl	8007b00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fcc:	bf00      	nop
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d101      	bne.n	8006ff2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006fee:	2302      	movs	r3, #2
 8006ff0:	e0ae      	b.n	8007150 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b0c      	cmp	r3, #12
 8006ffe:	f200 809f 	bhi.w	8007140 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007002:	a201      	add	r2, pc, #4	; (adr r2, 8007008 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007008:	0800703d 	.word	0x0800703d
 800700c:	08007141 	.word	0x08007141
 8007010:	08007141 	.word	0x08007141
 8007014:	08007141 	.word	0x08007141
 8007018:	0800707d 	.word	0x0800707d
 800701c:	08007141 	.word	0x08007141
 8007020:	08007141 	.word	0x08007141
 8007024:	08007141 	.word	0x08007141
 8007028:	080070bf 	.word	0x080070bf
 800702c:	08007141 	.word	0x08007141
 8007030:	08007141 	.word	0x08007141
 8007034:	08007141 	.word	0x08007141
 8007038:	080070ff 	.word	0x080070ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68b9      	ldr	r1, [r7, #8]
 8007042:	4618      	mov	r0, r3
 8007044:	f000 fabc 	bl	80075c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	699a      	ldr	r2, [r3, #24]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f042 0208 	orr.w	r2, r2, #8
 8007056:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	699a      	ldr	r2, [r3, #24]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0204 	bic.w	r2, r2, #4
 8007066:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	6999      	ldr	r1, [r3, #24]
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	691a      	ldr	r2, [r3, #16]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	430a      	orrs	r2, r1
 8007078:	619a      	str	r2, [r3, #24]
      break;
 800707a:	e064      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68b9      	ldr	r1, [r7, #8]
 8007082:	4618      	mov	r0, r3
 8007084:	f000 fb02 	bl	800768c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	699a      	ldr	r2, [r3, #24]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	699a      	ldr	r2, [r3, #24]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6999      	ldr	r1, [r3, #24]
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	021a      	lsls	r2, r3, #8
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	430a      	orrs	r2, r1
 80070ba:	619a      	str	r2, [r3, #24]
      break;
 80070bc:	e043      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68b9      	ldr	r1, [r7, #8]
 80070c4:	4618      	mov	r0, r3
 80070c6:	f000 fb4b 	bl	8007760 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	69da      	ldr	r2, [r3, #28]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f042 0208 	orr.w	r2, r2, #8
 80070d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	69da      	ldr	r2, [r3, #28]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f022 0204 	bic.w	r2, r2, #4
 80070e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	69d9      	ldr	r1, [r3, #28]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	691a      	ldr	r2, [r3, #16]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	430a      	orrs	r2, r1
 80070fa:	61da      	str	r2, [r3, #28]
      break;
 80070fc:	e023      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	4618      	mov	r0, r3
 8007106:	f000 fb95 	bl	8007834 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	69da      	ldr	r2, [r3, #28]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69da      	ldr	r2, [r3, #28]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	69d9      	ldr	r1, [r3, #28]
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	691b      	ldr	r3, [r3, #16]
 8007134:	021a      	lsls	r2, r3, #8
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	430a      	orrs	r2, r1
 800713c:	61da      	str	r2, [r3, #28]
      break;
 800713e:	e002      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	75fb      	strb	r3, [r7, #23]
      break;
 8007144:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800714e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800716c:	2b01      	cmp	r3, #1
 800716e:	d101      	bne.n	8007174 <HAL_TIM_ConfigClockSource+0x1c>
 8007170:	2302      	movs	r3, #2
 8007172:	e0b4      	b.n	80072de <HAL_TIM_ConfigClockSource+0x186>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2202      	movs	r2, #2
 8007180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007192:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800719a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071ac:	d03e      	beq.n	800722c <HAL_TIM_ConfigClockSource+0xd4>
 80071ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071b2:	f200 8087 	bhi.w	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ba:	f000 8086 	beq.w	80072ca <HAL_TIM_ConfigClockSource+0x172>
 80071be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071c2:	d87f      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071c4:	2b70      	cmp	r3, #112	; 0x70
 80071c6:	d01a      	beq.n	80071fe <HAL_TIM_ConfigClockSource+0xa6>
 80071c8:	2b70      	cmp	r3, #112	; 0x70
 80071ca:	d87b      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071cc:	2b60      	cmp	r3, #96	; 0x60
 80071ce:	d050      	beq.n	8007272 <HAL_TIM_ConfigClockSource+0x11a>
 80071d0:	2b60      	cmp	r3, #96	; 0x60
 80071d2:	d877      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071d4:	2b50      	cmp	r3, #80	; 0x50
 80071d6:	d03c      	beq.n	8007252 <HAL_TIM_ConfigClockSource+0xfa>
 80071d8:	2b50      	cmp	r3, #80	; 0x50
 80071da:	d873      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071dc:	2b40      	cmp	r3, #64	; 0x40
 80071de:	d058      	beq.n	8007292 <HAL_TIM_ConfigClockSource+0x13a>
 80071e0:	2b40      	cmp	r3, #64	; 0x40
 80071e2:	d86f      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071e4:	2b30      	cmp	r3, #48	; 0x30
 80071e6:	d064      	beq.n	80072b2 <HAL_TIM_ConfigClockSource+0x15a>
 80071e8:	2b30      	cmp	r3, #48	; 0x30
 80071ea:	d86b      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071ec:	2b20      	cmp	r3, #32
 80071ee:	d060      	beq.n	80072b2 <HAL_TIM_ConfigClockSource+0x15a>
 80071f0:	2b20      	cmp	r3, #32
 80071f2:	d867      	bhi.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d05c      	beq.n	80072b2 <HAL_TIM_ConfigClockSource+0x15a>
 80071f8:	2b10      	cmp	r3, #16
 80071fa:	d05a      	beq.n	80072b2 <HAL_TIM_ConfigClockSource+0x15a>
 80071fc:	e062      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6818      	ldr	r0, [r3, #0]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	6899      	ldr	r1, [r3, #8]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	f000 fbd6 	bl	80079be <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007220:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	609a      	str	r2, [r3, #8]
      break;
 800722a:	e04f      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6818      	ldr	r0, [r3, #0]
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	6899      	ldr	r1, [r3, #8]
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685a      	ldr	r2, [r3, #4]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f000 fbbf 	bl	80079be <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	689a      	ldr	r2, [r3, #8]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800724e:	609a      	str	r2, [r3, #8]
      break;
 8007250:	e03c      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6818      	ldr	r0, [r3, #0]
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	6859      	ldr	r1, [r3, #4]
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	68db      	ldr	r3, [r3, #12]
 800725e:	461a      	mov	r2, r3
 8007260:	f000 fb36 	bl	80078d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2150      	movs	r1, #80	; 0x50
 800726a:	4618      	mov	r0, r3
 800726c:	f000 fb8d 	bl	800798a <TIM_ITRx_SetConfig>
      break;
 8007270:	e02c      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6818      	ldr	r0, [r3, #0]
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	6859      	ldr	r1, [r3, #4]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	461a      	mov	r2, r3
 8007280:	f000 fb54 	bl	800792c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2160      	movs	r1, #96	; 0x60
 800728a:	4618      	mov	r0, r3
 800728c:	f000 fb7d 	bl	800798a <TIM_ITRx_SetConfig>
      break;
 8007290:	e01c      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6818      	ldr	r0, [r3, #0]
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	6859      	ldr	r1, [r3, #4]
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	461a      	mov	r2, r3
 80072a0:	f000 fb16 	bl	80078d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2140      	movs	r1, #64	; 0x40
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 fb6d 	bl	800798a <TIM_ITRx_SetConfig>
      break;
 80072b0:	e00c      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4619      	mov	r1, r3
 80072bc:	4610      	mov	r0, r2
 80072be:	f000 fb64 	bl	800798a <TIM_ITRx_SetConfig>
      break;
 80072c2:	e003      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	73fb      	strb	r3, [r7, #15]
      break;
 80072c8:	e000      	b.n	80072cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80072ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80072dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b083      	sub	sp, #12
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072ee:	bf00      	nop
 80072f0:	370c      	adds	r7, #12
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bc80      	pop	{r7}
 80072f6:	4770      	bx	lr

080072f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007300:	bf00      	nop
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	bc80      	pop	{r7}
 8007308:	4770      	bx	lr

0800730a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800730a:	b480      	push	{r7}
 800730c:	b083      	sub	sp, #12
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007312:	bf00      	nop
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	bc80      	pop	{r7}
 800731a:	4770      	bx	lr

0800731c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	bc80      	pop	{r7}
 800732c:	4770      	bx	lr

0800732e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800732e:	b480      	push	{r7}
 8007330:	b083      	sub	sp, #12
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007336:	bf00      	nop
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	bc80      	pop	{r7}
 800733e:	4770      	bx	lr

08007340 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	429a      	cmp	r2, r3
 8007356:	d107      	bne.n	8007368 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2201      	movs	r2, #1
 800735c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007366:	e02a      	b.n	80073be <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	429a      	cmp	r2, r3
 8007370:	d107      	bne.n	8007382 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2202      	movs	r2, #2
 8007376:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007380:	e01d      	b.n	80073be <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	429a      	cmp	r2, r3
 800738a:	d107      	bne.n	800739c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2204      	movs	r2, #4
 8007390:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800739a:	e010      	b.n	80073be <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d107      	bne.n	80073b6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2208      	movs	r2, #8
 80073aa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80073b4:	e003      	b.n	80073be <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f7ff ffb5 	bl	800732e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	771a      	strb	r2, [r3, #28]
}
 80073ca:	bf00      	nop
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b084      	sub	sp, #16
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073de:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d10b      	bne.n	8007402 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2201      	movs	r2, #1
 80073ee:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	699b      	ldr	r3, [r3, #24]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d136      	bne.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007400:	e031      	b.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	429a      	cmp	r2, r3
 800740a:	d10b      	bne.n	8007424 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2202      	movs	r2, #2
 8007410:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d125      	bne.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007422:	e020      	b.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	429a      	cmp	r2, r3
 800742c:	d10b      	bne.n	8007446 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2204      	movs	r2, #4
 8007432:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d114      	bne.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007444:	e00f      	b.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	429a      	cmp	r2, r3
 800744e:	d10a      	bne.n	8007466 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2208      	movs	r2, #8
 8007454:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d103      	bne.n	8007466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f7fa fee6 	bl	8002238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	771a      	strb	r2, [r3, #28]
}
 8007472:	bf00      	nop
 8007474:	3710      	adds	r7, #16
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b084      	sub	sp, #16
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	429a      	cmp	r2, r3
 8007490:	d103      	bne.n	800749a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2201      	movs	r2, #1
 8007496:	771a      	strb	r2, [r3, #28]
 8007498:	e019      	b.n	80074ce <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d103      	bne.n	80074ac <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2202      	movs	r2, #2
 80074a8:	771a      	strb	r2, [r3, #28]
 80074aa:	e010      	b.n	80074ce <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d103      	bne.n	80074be <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2204      	movs	r2, #4
 80074ba:	771a      	strb	r2, [r3, #28]
 80074bc:	e007      	b.n	80074ce <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d102      	bne.n	80074ce <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2208      	movs	r2, #8
 80074cc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80074ce:	68f8      	ldr	r0, [r7, #12]
 80074d0:	f7ff ff1b 	bl	800730a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	771a      	strb	r2, [r3, #28]
}
 80074da:	bf00      	nop
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
	...

080074e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a2f      	ldr	r2, [pc, #188]	; (80075b4 <TIM_Base_SetConfig+0xd0>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d00b      	beq.n	8007514 <TIM_Base_SetConfig+0x30>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007502:	d007      	beq.n	8007514 <TIM_Base_SetConfig+0x30>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a2c      	ldr	r2, [pc, #176]	; (80075b8 <TIM_Base_SetConfig+0xd4>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d003      	beq.n	8007514 <TIM_Base_SetConfig+0x30>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a2b      	ldr	r2, [pc, #172]	; (80075bc <TIM_Base_SetConfig+0xd8>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d108      	bne.n	8007526 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800751a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	4313      	orrs	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a22      	ldr	r2, [pc, #136]	; (80075b4 <TIM_Base_SetConfig+0xd0>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00b      	beq.n	8007546 <TIM_Base_SetConfig+0x62>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007534:	d007      	beq.n	8007546 <TIM_Base_SetConfig+0x62>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a1f      	ldr	r2, [pc, #124]	; (80075b8 <TIM_Base_SetConfig+0xd4>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d003      	beq.n	8007546 <TIM_Base_SetConfig+0x62>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a1e      	ldr	r2, [pc, #120]	; (80075bc <TIM_Base_SetConfig+0xd8>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d108      	bne.n	8007558 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800754c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	4313      	orrs	r3, r2
 8007556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	4313      	orrs	r3, r2
 8007564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	689a      	ldr	r2, [r3, #8]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a0d      	ldr	r2, [pc, #52]	; (80075b4 <TIM_Base_SetConfig+0xd0>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d103      	bne.n	800758c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	691a      	ldr	r2, [r3, #16]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	2b00      	cmp	r3, #0
 800759c:	d005      	beq.n	80075aa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	f023 0201 	bic.w	r2, r3, #1
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	611a      	str	r2, [r3, #16]
  }
}
 80075aa:	bf00      	nop
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bc80      	pop	{r7}
 80075b2:	4770      	bx	lr
 80075b4:	40012c00 	.word	0x40012c00
 80075b8:	40000400 	.word	0x40000400
 80075bc:	40000800 	.word	0x40000800

080075c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6a1b      	ldr	r3, [r3, #32]
 80075ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6a1b      	ldr	r3, [r3, #32]
 80075d4:	f023 0201 	bic.w	r2, r3, #1
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f023 0303 	bic.w	r3, r3, #3
 80075f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	f023 0302 	bic.w	r3, r3, #2
 8007608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	4313      	orrs	r3, r2
 8007612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a1c      	ldr	r2, [pc, #112]	; (8007688 <TIM_OC1_SetConfig+0xc8>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d10c      	bne.n	8007636 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0308 	bic.w	r3, r3, #8
 8007622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	4313      	orrs	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f023 0304 	bic.w	r3, r3, #4
 8007634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a13      	ldr	r2, [pc, #76]	; (8007688 <TIM_OC1_SetConfig+0xc8>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d111      	bne.n	8007662 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800764c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4313      	orrs	r3, r2
 8007656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	699b      	ldr	r3, [r3, #24]
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	4313      	orrs	r3, r2
 8007660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	697a      	ldr	r2, [r7, #20]
 800767a:	621a      	str	r2, [r3, #32]
}
 800767c:	bf00      	nop
 800767e:	371c      	adds	r7, #28
 8007680:	46bd      	mov	sp, r7
 8007682:	bc80      	pop	{r7}
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	40012c00 	.word	0x40012c00

0800768c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800768c:	b480      	push	{r7}
 800768e:	b087      	sub	sp, #28
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6a1b      	ldr	r3, [r3, #32]
 80076a0:	f023 0210 	bic.w	r2, r3, #16
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	021b      	lsls	r3, r3, #8
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	f023 0320 	bic.w	r3, r3, #32
 80076d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	011b      	lsls	r3, r3, #4
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a1d      	ldr	r2, [pc, #116]	; (800775c <TIM_OC2_SetConfig+0xd0>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d10d      	bne.n	8007708 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007706:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a14      	ldr	r2, [pc, #80]	; (800775c <TIM_OC2_SetConfig+0xd0>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d113      	bne.n	8007738 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800771e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	695b      	ldr	r3, [r3, #20]
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	4313      	orrs	r3, r2
 800772a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	4313      	orrs	r3, r2
 8007736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	621a      	str	r2, [r3, #32]
}
 8007752:	bf00      	nop
 8007754:	371c      	adds	r7, #28
 8007756:	46bd      	mov	sp, r7
 8007758:	bc80      	pop	{r7}
 800775a:	4770      	bx	lr
 800775c:	40012c00 	.word	0x40012c00

08007760 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007760:	b480      	push	{r7}
 8007762:	b087      	sub	sp, #28
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a1b      	ldr	r3, [r3, #32]
 8007774:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800778e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f023 0303 	bic.w	r3, r3, #3
 8007796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	021b      	lsls	r3, r3, #8
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a1d      	ldr	r2, [pc, #116]	; (8007830 <TIM_OC3_SetConfig+0xd0>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d10d      	bne.n	80077da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	021b      	lsls	r3, r3, #8
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a14      	ldr	r2, [pc, #80]	; (8007830 <TIM_OC3_SetConfig+0xd0>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d113      	bne.n	800780a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	695b      	ldr	r3, [r3, #20]
 80077f6:	011b      	lsls	r3, r3, #4
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	011b      	lsls	r3, r3, #4
 8007804:	693a      	ldr	r2, [r7, #16]
 8007806:	4313      	orrs	r3, r2
 8007808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	693a      	ldr	r2, [r7, #16]
 800780e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685a      	ldr	r2, [r3, #4]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	621a      	str	r2, [r3, #32]
}
 8007824:	bf00      	nop
 8007826:	371c      	adds	r7, #28
 8007828:	46bd      	mov	sp, r7
 800782a:	bc80      	pop	{r7}
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	40012c00 	.word	0x40012c00

08007834 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007834:	b480      	push	{r7}
 8007836:	b087      	sub	sp, #28
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a1b      	ldr	r3, [r3, #32]
 8007842:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a1b      	ldr	r3, [r3, #32]
 8007848:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	69db      	ldr	r3, [r3, #28]
 800785a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800786a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	021b      	lsls	r3, r3, #8
 8007872:	68fa      	ldr	r2, [r7, #12]
 8007874:	4313      	orrs	r3, r2
 8007876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800787e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	031b      	lsls	r3, r3, #12
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	4313      	orrs	r3, r2
 800788a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a0f      	ldr	r2, [pc, #60]	; (80078cc <TIM_OC4_SetConfig+0x98>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d109      	bne.n	80078a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800789a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	019b      	lsls	r3, r3, #6
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	621a      	str	r2, [r3, #32]
}
 80078c2:	bf00      	nop
 80078c4:	371c      	adds	r7, #28
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bc80      	pop	{r7}
 80078ca:	4770      	bx	lr
 80078cc:	40012c00 	.word	0x40012c00

080078d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	f023 0201 	bic.w	r2, r3, #1
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	011b      	lsls	r3, r3, #4
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f023 030a 	bic.w	r3, r3, #10
 800790c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800790e:	697a      	ldr	r2, [r7, #20]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	4313      	orrs	r3, r2
 8007914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	621a      	str	r2, [r3, #32]
}
 8007922:	bf00      	nop
 8007924:	371c      	adds	r7, #28
 8007926:	46bd      	mov	sp, r7
 8007928:	bc80      	pop	{r7}
 800792a:	4770      	bx	lr

0800792c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6a1b      	ldr	r3, [r3, #32]
 800793c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	f023 0210 	bic.w	r2, r3, #16
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	031b      	lsls	r3, r3, #12
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	4313      	orrs	r3, r2
 8007960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007968:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	697a      	ldr	r2, [r7, #20]
 8007970:	4313      	orrs	r3, r2
 8007972:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	621a      	str	r2, [r3, #32]
}
 8007980:	bf00      	nop
 8007982:	371c      	adds	r7, #28
 8007984:	46bd      	mov	sp, r7
 8007986:	bc80      	pop	{r7}
 8007988:	4770      	bx	lr

0800798a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800798a:	b480      	push	{r7}
 800798c:	b085      	sub	sp, #20
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
 8007992:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	f043 0307 	orr.w	r3, r3, #7
 80079ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	68fa      	ldr	r2, [r7, #12]
 80079b2:	609a      	str	r2, [r3, #8]
}
 80079b4:	bf00      	nop
 80079b6:	3714      	adds	r7, #20
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bc80      	pop	{r7}
 80079bc:	4770      	bx	lr

080079be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079be:	b480      	push	{r7}
 80079c0:	b087      	sub	sp, #28
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	60f8      	str	r0, [r7, #12]
 80079c6:	60b9      	str	r1, [r7, #8]
 80079c8:	607a      	str	r2, [r7, #4]
 80079ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	021a      	lsls	r2, r3, #8
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	431a      	orrs	r2, r3
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	697a      	ldr	r2, [r7, #20]
 80079f0:	609a      	str	r2, [r3, #8]
}
 80079f2:	bf00      	nop
 80079f4:	371c      	adds	r7, #28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bc80      	pop	{r7}
 80079fa:	4770      	bx	lr

080079fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b087      	sub	sp, #28
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	f003 031f 	and.w	r3, r3, #31
 8007a0e:	2201      	movs	r2, #1
 8007a10:	fa02 f303 	lsl.w	r3, r2, r3
 8007a14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6a1a      	ldr	r2, [r3, #32]
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	43db      	mvns	r3, r3
 8007a1e:	401a      	ands	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a1a      	ldr	r2, [r3, #32]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	f003 031f 	and.w	r3, r3, #31
 8007a2e:	6879      	ldr	r1, [r7, #4]
 8007a30:	fa01 f303 	lsl.w	r3, r1, r3
 8007a34:	431a      	orrs	r2, r3
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	621a      	str	r2, [r3, #32]
}
 8007a3a:	bf00      	nop
 8007a3c:	371c      	adds	r7, #28
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr

08007a44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d101      	bne.n	8007a5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a58:	2302      	movs	r3, #2
 8007a5a:	e046      	b.n	8007aea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2202      	movs	r2, #2
 8007a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a16      	ldr	r2, [pc, #88]	; (8007af4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d00e      	beq.n	8007abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aa8:	d009      	beq.n	8007abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a12      	ldr	r2, [pc, #72]	; (8007af8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d004      	beq.n	8007abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a10      	ldr	r2, [pc, #64]	; (8007afc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d10c      	bne.n	8007ad8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ac4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	68ba      	ldr	r2, [r7, #8]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68ba      	ldr	r2, [r7, #8]
 8007ad6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bc80      	pop	{r7}
 8007af2:	4770      	bx	lr
 8007af4:	40012c00 	.word	0x40012c00
 8007af8:	40000400 	.word	0x40000400
 8007afc:	40000800 	.word	0x40000800

08007b00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bc80      	pop	{r7}
 8007b10:	4770      	bx	lr

08007b12 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b1a:	bf00      	nop
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bc80      	pop	{r7}
 8007b22:	4770      	bx	lr

08007b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e042      	b.n	8007bbc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d106      	bne.n	8007b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f7fa fd2a 	bl	80025a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2224      	movs	r2, #36	; 0x24
 8007b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68da      	ldr	r2, [r3, #12]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fc7f 	bl	800846c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	691a      	ldr	r2, [r3, #16]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	695a      	ldr	r2, [r3, #20]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68da      	ldr	r2, [r3, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2220      	movs	r2, #32
 8007ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b0ba      	sub	sp, #232	; 0xe8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68db      	ldr	r3, [r3, #12]
 8007bdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007bea:	2300      	movs	r3, #0
 8007bec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bfa:	f003 030f 	and.w	r3, r3, #15
 8007bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007c02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10f      	bne.n	8007c2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d009      	beq.n	8007c2a <HAL_UART_IRQHandler+0x66>
 8007c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c1a:	f003 0320 	and.w	r3, r3, #32
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d003      	beq.n	8007c2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 fb63 	bl	80082ee <UART_Receive_IT>
      return;
 8007c28:	e25b      	b.n	80080e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007c2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f000 80de 	beq.w	8007df0 <HAL_UART_IRQHandler+0x22c>
 8007c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c38:	f003 0301 	and.w	r3, r3, #1
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d106      	bne.n	8007c4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c44:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 80d1 	beq.w	8007df0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00b      	beq.n	8007c72 <HAL_UART_IRQHandler+0xae>
 8007c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d005      	beq.n	8007c72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c6a:	f043 0201 	orr.w	r2, r3, #1
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c76:	f003 0304 	and.w	r3, r3, #4
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00b      	beq.n	8007c96 <HAL_UART_IRQHandler+0xd2>
 8007c7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c82:	f003 0301 	and.w	r3, r3, #1
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d005      	beq.n	8007c96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c8e:	f043 0202 	orr.w	r2, r3, #2
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00b      	beq.n	8007cba <HAL_UART_IRQHandler+0xf6>
 8007ca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ca6:	f003 0301 	and.w	r3, r3, #1
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d005      	beq.n	8007cba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cb2:	f043 0204 	orr.w	r2, r3, #4
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cbe:	f003 0308 	and.w	r3, r3, #8
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d011      	beq.n	8007cea <HAL_UART_IRQHandler+0x126>
 8007cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cca:	f003 0320 	and.w	r3, r3, #32
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d105      	bne.n	8007cde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d005      	beq.n	8007cea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ce2:	f043 0208 	orr.w	r2, r3, #8
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f000 81f2 	beq.w	80080d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cf8:	f003 0320 	and.w	r3, r3, #32
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d008      	beq.n	8007d12 <HAL_UART_IRQHandler+0x14e>
 8007d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d04:	f003 0320 	and.w	r3, r3, #32
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 faee 	bl	80082ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bf14      	ite	ne
 8007d20:	2301      	movne	r3, #1
 8007d22:	2300      	moveq	r3, #0
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d2e:	f003 0308 	and.w	r3, r3, #8
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d103      	bne.n	8007d3e <HAL_UART_IRQHandler+0x17a>
 8007d36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d04f      	beq.n	8007dde <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f9f8 	bl	8008134 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d041      	beq.n	8007dd6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	3314      	adds	r3, #20
 8007d58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d60:	e853 3f00 	ldrex	r3, [r3]
 8007d64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007d6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	3314      	adds	r3, #20
 8007d7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007d7e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007d82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007d8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007d8e:	e841 2300 	strex	r3, r2, [r1]
 8007d92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007d96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1d9      	bne.n	8007d52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d013      	beq.n	8007dce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007daa:	4a7e      	ldr	r2, [pc, #504]	; (8007fa4 <HAL_UART_IRQHandler+0x3e0>)
 8007dac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7fb f818 	bl	8002de8 <HAL_DMA_Abort_IT>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d016      	beq.n	8007dec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007dc8:	4610      	mov	r0, r2
 8007dca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dcc:	e00e      	b.n	8007dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 f99c 	bl	800810c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dd4:	e00a      	b.n	8007dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 f998 	bl	800810c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ddc:	e006      	b.n	8007dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f994 	bl	800810c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007dea:	e175      	b.n	80080d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dec:	bf00      	nop
    return;
 8007dee:	e173      	b.n	80080d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	f040 814f 	bne.w	8008098 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dfe:	f003 0310 	and.w	r3, r3, #16
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f000 8148 	beq.w	8008098 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e0c:	f003 0310 	and.w	r3, r3, #16
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 8141 	beq.w	8008098 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e16:	2300      	movs	r3, #0
 8007e18:	60bb      	str	r3, [r7, #8]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	60bb      	str	r3, [r7, #8]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	60bb      	str	r3, [r7, #8]
 8007e2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f000 80b6 	beq.w	8007fa8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007e48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 8145 	beq.w	80080dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	f080 813e 	bcs.w	80080dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007e66:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	2b20      	cmp	r3, #32
 8007e70:	f000 8088 	beq.w	8007f84 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	330c      	adds	r3, #12
 8007e7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007e82:	e853 3f00 	ldrex	r3, [r3]
 8007e86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007e8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e92:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	330c      	adds	r3, #12
 8007e9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007ea0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ea4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007eac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007eb0:	e841 2300 	strex	r3, r2, [r1]
 8007eb4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007eb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1d9      	bne.n	8007e74 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	3314      	adds	r3, #20
 8007ec6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007eca:	e853 3f00 	ldrex	r3, [r3]
 8007ece:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007ed0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ed2:	f023 0301 	bic.w	r3, r3, #1
 8007ed6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3314      	adds	r3, #20
 8007ee0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ee4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ee8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007eec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007ef0:	e841 2300 	strex	r3, r2, [r1]
 8007ef4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007ef6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1e1      	bne.n	8007ec0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3314      	adds	r3, #20
 8007f02:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f06:	e853 3f00 	ldrex	r3, [r3]
 8007f0a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007f0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3314      	adds	r3, #20
 8007f1c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007f20:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007f22:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f24:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007f26:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007f28:	e841 2300 	strex	r3, r2, [r1]
 8007f2c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007f2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e3      	bne.n	8007efc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2220      	movs	r2, #32
 8007f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	330c      	adds	r3, #12
 8007f48:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f4c:	e853 3f00 	ldrex	r3, [r3]
 8007f50:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f54:	f023 0310 	bic.w	r3, r3, #16
 8007f58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	330c      	adds	r3, #12
 8007f62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007f66:	65ba      	str	r2, [r7, #88]	; 0x58
 8007f68:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007f6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f6e:	e841 2300 	strex	r3, r2, [r1]
 8007f72:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1e3      	bne.n	8007f42 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fa fef6 	bl	8002d70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2202      	movs	r2, #2
 8007f88:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	1ad3      	subs	r3, r2, r3
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	4619      	mov	r1, r3
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f8bf 	bl	800811e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007fa0:	e09c      	b.n	80080dc <HAL_UART_IRQHandler+0x518>
 8007fa2:	bf00      	nop
 8007fa4:	080081f9 	.word	0x080081f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	1ad3      	subs	r3, r2, r3
 8007fb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	f000 808e 	beq.w	80080e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007fc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f000 8089 	beq.w	80080e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	330c      	adds	r3, #12
 8007fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd8:	e853 3f00 	ldrex	r3, [r3]
 8007fdc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fe4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	330c      	adds	r3, #12
 8007fee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007ff2:	647a      	str	r2, [r7, #68]	; 0x44
 8007ff4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ff8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ffa:	e841 2300 	strex	r3, r2, [r1]
 8007ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008002:	2b00      	cmp	r3, #0
 8008004:	d1e3      	bne.n	8007fce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	3314      	adds	r3, #20
 800800c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008010:	e853 3f00 	ldrex	r3, [r3]
 8008014:	623b      	str	r3, [r7, #32]
   return(result);
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	f023 0301 	bic.w	r3, r3, #1
 800801c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3314      	adds	r3, #20
 8008026:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800802a:	633a      	str	r2, [r7, #48]	; 0x30
 800802c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008032:	e841 2300 	strex	r3, r2, [r1]
 8008036:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1e3      	bne.n	8008006 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2220      	movs	r2, #32
 8008042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	330c      	adds	r3, #12
 8008052:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	e853 3f00 	ldrex	r3, [r3]
 800805a:	60fb      	str	r3, [r7, #12]
   return(result);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f023 0310 	bic.w	r3, r3, #16
 8008062:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	330c      	adds	r3, #12
 800806c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008070:	61fa      	str	r2, [r7, #28]
 8008072:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008074:	69b9      	ldr	r1, [r7, #24]
 8008076:	69fa      	ldr	r2, [r7, #28]
 8008078:	e841 2300 	strex	r3, r2, [r1]
 800807c:	617b      	str	r3, [r7, #20]
   return(result);
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1e3      	bne.n	800804c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800808a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800808e:	4619      	mov	r1, r3
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f844 	bl	800811e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008096:	e023      	b.n	80080e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800809c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d009      	beq.n	80080b8 <HAL_UART_IRQHandler+0x4f4>
 80080a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d003      	beq.n	80080b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 f8b5 	bl	8008220 <UART_Transmit_IT>
    return;
 80080b6:	e014      	b.n	80080e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80080b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00e      	beq.n	80080e2 <HAL_UART_IRQHandler+0x51e>
 80080c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d008      	beq.n	80080e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f8f4 	bl	80082be <UART_EndTransmit_IT>
    return;
 80080d6:	e004      	b.n	80080e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80080d8:	bf00      	nop
 80080da:	e002      	b.n	80080e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80080dc:	bf00      	nop
 80080de:	e000      	b.n	80080e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80080e0:	bf00      	nop
  }
}
 80080e2:	37e8      	adds	r7, #232	; 0xe8
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bc80      	pop	{r7}
 80080f8:	4770      	bx	lr

080080fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b083      	sub	sp, #12
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008102:	bf00      	nop
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	bc80      	pop	{r7}
 800810a:	4770      	bx	lr

0800810c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008114:	bf00      	nop
 8008116:	370c      	adds	r7, #12
 8008118:	46bd      	mov	sp, r7
 800811a:	bc80      	pop	{r7}
 800811c:	4770      	bx	lr

0800811e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800811e:	b480      	push	{r7}
 8008120:	b083      	sub	sp, #12
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
 8008126:	460b      	mov	r3, r1
 8008128:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800812a:	bf00      	nop
 800812c:	370c      	adds	r7, #12
 800812e:	46bd      	mov	sp, r7
 8008130:	bc80      	pop	{r7}
 8008132:	4770      	bx	lr

08008134 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008134:	b480      	push	{r7}
 8008136:	b095      	sub	sp, #84	; 0x54
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	330c      	adds	r3, #12
 8008142:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800814c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008152:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	330c      	adds	r3, #12
 800815a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800815c:	643a      	str	r2, [r7, #64]	; 0x40
 800815e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008160:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008162:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008164:	e841 2300 	strex	r3, r2, [r1]
 8008168:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800816a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e5      	bne.n	800813c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	3314      	adds	r3, #20
 8008176:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	e853 3f00 	ldrex	r3, [r3]
 800817e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	f023 0301 	bic.w	r3, r3, #1
 8008186:	64bb      	str	r3, [r7, #72]	; 0x48
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	3314      	adds	r3, #20
 800818e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008190:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008192:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008196:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008198:	e841 2300 	strex	r3, r2, [r1]
 800819c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800819e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1e5      	bne.n	8008170 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d119      	bne.n	80081e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	330c      	adds	r3, #12
 80081b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	e853 3f00 	ldrex	r3, [r3]
 80081ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	f023 0310 	bic.w	r3, r3, #16
 80081c2:	647b      	str	r3, [r7, #68]	; 0x44
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	330c      	adds	r3, #12
 80081ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081cc:	61ba      	str	r2, [r7, #24]
 80081ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d0:	6979      	ldr	r1, [r7, #20]
 80081d2:	69ba      	ldr	r2, [r7, #24]
 80081d4:	e841 2300 	strex	r3, r2, [r1]
 80081d8:	613b      	str	r3, [r7, #16]
   return(result);
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d1e5      	bne.n	80081ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2220      	movs	r2, #32
 80081e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80081ee:	bf00      	nop
 80081f0:	3754      	adds	r7, #84	; 0x54
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bc80      	pop	{r7}
 80081f6:	4770      	bx	lr

080081f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2200      	movs	r2, #0
 800820a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f7ff ff7a 	bl	800810c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008218:	bf00      	nop
 800821a:	3710      	adds	r7, #16
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008220:	b480      	push	{r7}
 8008222:	b085      	sub	sp, #20
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b21      	cmp	r3, #33	; 0x21
 8008232:	d13e      	bne.n	80082b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800823c:	d114      	bne.n	8008268 <UART_Transmit_IT+0x48>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d110      	bne.n	8008268 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a1b      	ldr	r3, [r3, #32]
 800824a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	881b      	ldrh	r3, [r3, #0]
 8008250:	461a      	mov	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800825a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a1b      	ldr	r3, [r3, #32]
 8008260:	1c9a      	adds	r2, r3, #2
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	621a      	str	r2, [r3, #32]
 8008266:	e008      	b.n	800827a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6a1b      	ldr	r3, [r3, #32]
 800826c:	1c59      	adds	r1, r3, #1
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	6211      	str	r1, [r2, #32]
 8008272:	781a      	ldrb	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800827e:	b29b      	uxth	r3, r3
 8008280:	3b01      	subs	r3, #1
 8008282:	b29b      	uxth	r3, r3
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	4619      	mov	r1, r3
 8008288:	84d1      	strh	r1, [r2, #38]	; 0x26
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10f      	bne.n	80082ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68da      	ldr	r2, [r3, #12]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800829c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68da      	ldr	r2, [r3, #12]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082ae:	2300      	movs	r3, #0
 80082b0:	e000      	b.n	80082b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80082b2:	2302      	movs	r3, #2
  }
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3714      	adds	r7, #20
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bc80      	pop	{r7}
 80082bc:	4770      	bx	lr

080082be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082be:	b580      	push	{r7, lr}
 80082c0:	b082      	sub	sp, #8
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68da      	ldr	r2, [r3, #12]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7ff ff02 	bl	80080e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3708      	adds	r7, #8
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}

080082ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80082ee:	b580      	push	{r7, lr}
 80082f0:	b08c      	sub	sp, #48	; 0x30
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	2b22      	cmp	r3, #34	; 0x22
 8008300:	f040 80ae 	bne.w	8008460 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800830c:	d117      	bne.n	800833e <UART_Receive_IT+0x50>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d113      	bne.n	800833e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008316:	2300      	movs	r3, #0
 8008318:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	b29b      	uxth	r3, r3
 8008328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800832c:	b29a      	uxth	r2, r3
 800832e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008330:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008336:	1c9a      	adds	r2, r3, #2
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	629a      	str	r2, [r3, #40]	; 0x28
 800833c:	e026      	b.n	800838c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008342:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008344:	2300      	movs	r3, #0
 8008346:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008350:	d007      	beq.n	8008362 <UART_Receive_IT+0x74>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d10a      	bne.n	8008370 <UART_Receive_IT+0x82>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d106      	bne.n	8008370 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	b2da      	uxtb	r2, r3
 800836a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800836c:	701a      	strb	r2, [r3, #0]
 800836e:	e008      	b.n	8008382 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	b2db      	uxtb	r3, r3
 8008378:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800837c:	b2da      	uxtb	r2, r3
 800837e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008380:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008386:	1c5a      	adds	r2, r3, #1
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008390:	b29b      	uxth	r3, r3
 8008392:	3b01      	subs	r3, #1
 8008394:	b29b      	uxth	r3, r3
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	4619      	mov	r1, r3
 800839a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800839c:	2b00      	cmp	r3, #0
 800839e:	d15d      	bne.n	800845c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68da      	ldr	r2, [r3, #12]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 0220 	bic.w	r2, r2, #32
 80083ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	68da      	ldr	r2, [r3, #12]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80083be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	695a      	ldr	r2, [r3, #20]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f022 0201 	bic.w	r2, r2, #1
 80083ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2220      	movs	r2, #32
 80083d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d135      	bne.n	8008452 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	330c      	adds	r3, #12
 80083f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	e853 3f00 	ldrex	r3, [r3]
 80083fa:	613b      	str	r3, [r7, #16]
   return(result);
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	f023 0310 	bic.w	r3, r3, #16
 8008402:	627b      	str	r3, [r7, #36]	; 0x24
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	330c      	adds	r3, #12
 800840a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800840c:	623a      	str	r2, [r7, #32]
 800840e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008410:	69f9      	ldr	r1, [r7, #28]
 8008412:	6a3a      	ldr	r2, [r7, #32]
 8008414:	e841 2300 	strex	r3, r2, [r1]
 8008418:	61bb      	str	r3, [r7, #24]
   return(result);
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d1e5      	bne.n	80083ec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f003 0310 	and.w	r3, r3, #16
 800842a:	2b10      	cmp	r3, #16
 800842c:	d10a      	bne.n	8008444 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800842e:	2300      	movs	r3, #0
 8008430:	60fb      	str	r3, [r7, #12]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	60fb      	str	r3, [r7, #12]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	60fb      	str	r3, [r7, #12]
 8008442:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7ff fe67 	bl	800811e <HAL_UARTEx_RxEventCallback>
 8008450:	e002      	b.n	8008458 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff fe51 	bl	80080fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	e002      	b.n	8008462 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800845c:	2300      	movs	r3, #0
 800845e:	e000      	b.n	8008462 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008460:	2302      	movs	r3, #2
  }
}
 8008462:	4618      	mov	r0, r3
 8008464:	3730      	adds	r7, #48	; 0x30
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
	...

0800846c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	68da      	ldr	r2, [r3, #12]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	430a      	orrs	r2, r1
 8008488:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	689a      	ldr	r2, [r3, #8]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	431a      	orrs	r2, r3
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	695b      	ldr	r3, [r3, #20]
 8008498:	4313      	orrs	r3, r2
 800849a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	68db      	ldr	r3, [r3, #12]
 80084a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80084a6:	f023 030c 	bic.w	r3, r3, #12
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	6812      	ldr	r2, [r2, #0]
 80084ae:	68b9      	ldr	r1, [r7, #8]
 80084b0:	430b      	orrs	r3, r1
 80084b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	695b      	ldr	r3, [r3, #20]
 80084ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	699a      	ldr	r2, [r3, #24]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	430a      	orrs	r2, r1
 80084c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a2c      	ldr	r2, [pc, #176]	; (8008580 <UART_SetConfig+0x114>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d103      	bne.n	80084dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80084d4:	f7fe f8fa 	bl	80066cc <HAL_RCC_GetPCLK2Freq>
 80084d8:	60f8      	str	r0, [r7, #12]
 80084da:	e002      	b.n	80084e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80084dc:	f7fe f8e2 	bl	80066a4 <HAL_RCC_GetPCLK1Freq>
 80084e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	4613      	mov	r3, r2
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	4413      	add	r3, r2
 80084ea:	009a      	lsls	r2, r3, #2
 80084ec:	441a      	add	r2, r3
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f8:	4a22      	ldr	r2, [pc, #136]	; (8008584 <UART_SetConfig+0x118>)
 80084fa:	fba2 2303 	umull	r2, r3, r2, r3
 80084fe:	095b      	lsrs	r3, r3, #5
 8008500:	0119      	lsls	r1, r3, #4
 8008502:	68fa      	ldr	r2, [r7, #12]
 8008504:	4613      	mov	r3, r2
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4413      	add	r3, r2
 800850a:	009a      	lsls	r2, r3, #2
 800850c:	441a      	add	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	fbb2 f2f3 	udiv	r2, r2, r3
 8008518:	4b1a      	ldr	r3, [pc, #104]	; (8008584 <UART_SetConfig+0x118>)
 800851a:	fba3 0302 	umull	r0, r3, r3, r2
 800851e:	095b      	lsrs	r3, r3, #5
 8008520:	2064      	movs	r0, #100	; 0x64
 8008522:	fb00 f303 	mul.w	r3, r0, r3
 8008526:	1ad3      	subs	r3, r2, r3
 8008528:	011b      	lsls	r3, r3, #4
 800852a:	3332      	adds	r3, #50	; 0x32
 800852c:	4a15      	ldr	r2, [pc, #84]	; (8008584 <UART_SetConfig+0x118>)
 800852e:	fba2 2303 	umull	r2, r3, r2, r3
 8008532:	095b      	lsrs	r3, r3, #5
 8008534:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008538:	4419      	add	r1, r3
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	4613      	mov	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4413      	add	r3, r2
 8008542:	009a      	lsls	r2, r3, #2
 8008544:	441a      	add	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008550:	4b0c      	ldr	r3, [pc, #48]	; (8008584 <UART_SetConfig+0x118>)
 8008552:	fba3 0302 	umull	r0, r3, r3, r2
 8008556:	095b      	lsrs	r3, r3, #5
 8008558:	2064      	movs	r0, #100	; 0x64
 800855a:	fb00 f303 	mul.w	r3, r0, r3
 800855e:	1ad3      	subs	r3, r2, r3
 8008560:	011b      	lsls	r3, r3, #4
 8008562:	3332      	adds	r3, #50	; 0x32
 8008564:	4a07      	ldr	r2, [pc, #28]	; (8008584 <UART_SetConfig+0x118>)
 8008566:	fba2 2303 	umull	r2, r3, r2, r3
 800856a:	095b      	lsrs	r3, r3, #5
 800856c:	f003 020f 	and.w	r2, r3, #15
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	440a      	add	r2, r1
 8008576:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008578:	bf00      	nop
 800857a:	3710      	adds	r7, #16
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	40013800 	.word	0x40013800
 8008584:	51eb851f 	.word	0x51eb851f

08008588 <__errno>:
 8008588:	4b01      	ldr	r3, [pc, #4]	; (8008590 <__errno+0x8>)
 800858a:	6818      	ldr	r0, [r3, #0]
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	20000018 	.word	0x20000018

08008594 <__libc_init_array>:
 8008594:	b570      	push	{r4, r5, r6, lr}
 8008596:	2600      	movs	r6, #0
 8008598:	4d0c      	ldr	r5, [pc, #48]	; (80085cc <__libc_init_array+0x38>)
 800859a:	4c0d      	ldr	r4, [pc, #52]	; (80085d0 <__libc_init_array+0x3c>)
 800859c:	1b64      	subs	r4, r4, r5
 800859e:	10a4      	asrs	r4, r4, #2
 80085a0:	42a6      	cmp	r6, r4
 80085a2:	d109      	bne.n	80085b8 <__libc_init_array+0x24>
 80085a4:	f002 fece 	bl	800b344 <_init>
 80085a8:	2600      	movs	r6, #0
 80085aa:	4d0a      	ldr	r5, [pc, #40]	; (80085d4 <__libc_init_array+0x40>)
 80085ac:	4c0a      	ldr	r4, [pc, #40]	; (80085d8 <__libc_init_array+0x44>)
 80085ae:	1b64      	subs	r4, r4, r5
 80085b0:	10a4      	asrs	r4, r4, #2
 80085b2:	42a6      	cmp	r6, r4
 80085b4:	d105      	bne.n	80085c2 <__libc_init_array+0x2e>
 80085b6:	bd70      	pop	{r4, r5, r6, pc}
 80085b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085bc:	4798      	blx	r3
 80085be:	3601      	adds	r6, #1
 80085c0:	e7ee      	b.n	80085a0 <__libc_init_array+0xc>
 80085c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80085c6:	4798      	blx	r3
 80085c8:	3601      	adds	r6, #1
 80085ca:	e7f2      	b.n	80085b2 <__libc_init_array+0x1e>
 80085cc:	0800b7ec 	.word	0x0800b7ec
 80085d0:	0800b7ec 	.word	0x0800b7ec
 80085d4:	0800b7ec 	.word	0x0800b7ec
 80085d8:	0800b7f0 	.word	0x0800b7f0

080085dc <memset>:
 80085dc:	4603      	mov	r3, r0
 80085de:	4402      	add	r2, r0
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d100      	bne.n	80085e6 <memset+0xa>
 80085e4:	4770      	bx	lr
 80085e6:	f803 1b01 	strb.w	r1, [r3], #1
 80085ea:	e7f9      	b.n	80085e0 <memset+0x4>

080085ec <__cvt>:
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f2:	461f      	mov	r7, r3
 80085f4:	bfbb      	ittet	lt
 80085f6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80085fa:	461f      	movlt	r7, r3
 80085fc:	2300      	movge	r3, #0
 80085fe:	232d      	movlt	r3, #45	; 0x2d
 8008600:	b088      	sub	sp, #32
 8008602:	4614      	mov	r4, r2
 8008604:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008606:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008608:	7013      	strb	r3, [r2, #0]
 800860a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800860c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008610:	f023 0820 	bic.w	r8, r3, #32
 8008614:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008618:	d005      	beq.n	8008626 <__cvt+0x3a>
 800861a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800861e:	d100      	bne.n	8008622 <__cvt+0x36>
 8008620:	3501      	adds	r5, #1
 8008622:	2302      	movs	r3, #2
 8008624:	e000      	b.n	8008628 <__cvt+0x3c>
 8008626:	2303      	movs	r3, #3
 8008628:	aa07      	add	r2, sp, #28
 800862a:	9204      	str	r2, [sp, #16]
 800862c:	aa06      	add	r2, sp, #24
 800862e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008632:	e9cd 3500 	strd	r3, r5, [sp]
 8008636:	4622      	mov	r2, r4
 8008638:	463b      	mov	r3, r7
 800863a:	f000 fcf9 	bl	8009030 <_dtoa_r>
 800863e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008642:	4606      	mov	r6, r0
 8008644:	d102      	bne.n	800864c <__cvt+0x60>
 8008646:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008648:	07db      	lsls	r3, r3, #31
 800864a:	d522      	bpl.n	8008692 <__cvt+0xa6>
 800864c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008650:	eb06 0905 	add.w	r9, r6, r5
 8008654:	d110      	bne.n	8008678 <__cvt+0x8c>
 8008656:	7833      	ldrb	r3, [r6, #0]
 8008658:	2b30      	cmp	r3, #48	; 0x30
 800865a:	d10a      	bne.n	8008672 <__cvt+0x86>
 800865c:	2200      	movs	r2, #0
 800865e:	2300      	movs	r3, #0
 8008660:	4620      	mov	r0, r4
 8008662:	4639      	mov	r1, r7
 8008664:	f7f8 f9a0 	bl	80009a8 <__aeabi_dcmpeq>
 8008668:	b918      	cbnz	r0, 8008672 <__cvt+0x86>
 800866a:	f1c5 0501 	rsb	r5, r5, #1
 800866e:	f8ca 5000 	str.w	r5, [sl]
 8008672:	f8da 3000 	ldr.w	r3, [sl]
 8008676:	4499      	add	r9, r3
 8008678:	2200      	movs	r2, #0
 800867a:	2300      	movs	r3, #0
 800867c:	4620      	mov	r0, r4
 800867e:	4639      	mov	r1, r7
 8008680:	f7f8 f992 	bl	80009a8 <__aeabi_dcmpeq>
 8008684:	b108      	cbz	r0, 800868a <__cvt+0x9e>
 8008686:	f8cd 901c 	str.w	r9, [sp, #28]
 800868a:	2230      	movs	r2, #48	; 0x30
 800868c:	9b07      	ldr	r3, [sp, #28]
 800868e:	454b      	cmp	r3, r9
 8008690:	d307      	bcc.n	80086a2 <__cvt+0xb6>
 8008692:	4630      	mov	r0, r6
 8008694:	9b07      	ldr	r3, [sp, #28]
 8008696:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008698:	1b9b      	subs	r3, r3, r6
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	b008      	add	sp, #32
 800869e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086a2:	1c59      	adds	r1, r3, #1
 80086a4:	9107      	str	r1, [sp, #28]
 80086a6:	701a      	strb	r2, [r3, #0]
 80086a8:	e7f0      	b.n	800868c <__cvt+0xa0>

080086aa <__exponent>:
 80086aa:	4603      	mov	r3, r0
 80086ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086ae:	2900      	cmp	r1, #0
 80086b0:	f803 2b02 	strb.w	r2, [r3], #2
 80086b4:	bfb6      	itet	lt
 80086b6:	222d      	movlt	r2, #45	; 0x2d
 80086b8:	222b      	movge	r2, #43	; 0x2b
 80086ba:	4249      	neglt	r1, r1
 80086bc:	2909      	cmp	r1, #9
 80086be:	7042      	strb	r2, [r0, #1]
 80086c0:	dd2b      	ble.n	800871a <__exponent+0x70>
 80086c2:	f10d 0407 	add.w	r4, sp, #7
 80086c6:	46a4      	mov	ip, r4
 80086c8:	270a      	movs	r7, #10
 80086ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80086ce:	460a      	mov	r2, r1
 80086d0:	46a6      	mov	lr, r4
 80086d2:	fb07 1516 	mls	r5, r7, r6, r1
 80086d6:	2a63      	cmp	r2, #99	; 0x63
 80086d8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80086dc:	4631      	mov	r1, r6
 80086de:	f104 34ff 	add.w	r4, r4, #4294967295
 80086e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80086e6:	dcf0      	bgt.n	80086ca <__exponent+0x20>
 80086e8:	3130      	adds	r1, #48	; 0x30
 80086ea:	f1ae 0502 	sub.w	r5, lr, #2
 80086ee:	f804 1c01 	strb.w	r1, [r4, #-1]
 80086f2:	4629      	mov	r1, r5
 80086f4:	1c44      	adds	r4, r0, #1
 80086f6:	4561      	cmp	r1, ip
 80086f8:	d30a      	bcc.n	8008710 <__exponent+0x66>
 80086fa:	f10d 0209 	add.w	r2, sp, #9
 80086fe:	eba2 020e 	sub.w	r2, r2, lr
 8008702:	4565      	cmp	r5, ip
 8008704:	bf88      	it	hi
 8008706:	2200      	movhi	r2, #0
 8008708:	4413      	add	r3, r2
 800870a:	1a18      	subs	r0, r3, r0
 800870c:	b003      	add	sp, #12
 800870e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008710:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008714:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008718:	e7ed      	b.n	80086f6 <__exponent+0x4c>
 800871a:	2330      	movs	r3, #48	; 0x30
 800871c:	3130      	adds	r1, #48	; 0x30
 800871e:	7083      	strb	r3, [r0, #2]
 8008720:	70c1      	strb	r1, [r0, #3]
 8008722:	1d03      	adds	r3, r0, #4
 8008724:	e7f1      	b.n	800870a <__exponent+0x60>
	...

08008728 <_printf_float>:
 8008728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800872c:	b091      	sub	sp, #68	; 0x44
 800872e:	460c      	mov	r4, r1
 8008730:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008734:	4616      	mov	r6, r2
 8008736:	461f      	mov	r7, r3
 8008738:	4605      	mov	r5, r0
 800873a:	f001 fa67 	bl	8009c0c <_localeconv_r>
 800873e:	6803      	ldr	r3, [r0, #0]
 8008740:	4618      	mov	r0, r3
 8008742:	9309      	str	r3, [sp, #36]	; 0x24
 8008744:	f7f7 fd04 	bl	8000150 <strlen>
 8008748:	2300      	movs	r3, #0
 800874a:	930e      	str	r3, [sp, #56]	; 0x38
 800874c:	f8d8 3000 	ldr.w	r3, [r8]
 8008750:	900a      	str	r0, [sp, #40]	; 0x28
 8008752:	3307      	adds	r3, #7
 8008754:	f023 0307 	bic.w	r3, r3, #7
 8008758:	f103 0208 	add.w	r2, r3, #8
 800875c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008760:	f8d4 b000 	ldr.w	fp, [r4]
 8008764:	f8c8 2000 	str.w	r2, [r8]
 8008768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008770:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008774:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008778:	930b      	str	r3, [sp, #44]	; 0x2c
 800877a:	f04f 32ff 	mov.w	r2, #4294967295
 800877e:	4640      	mov	r0, r8
 8008780:	4b9c      	ldr	r3, [pc, #624]	; (80089f4 <_printf_float+0x2cc>)
 8008782:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008784:	f7f8 f942 	bl	8000a0c <__aeabi_dcmpun>
 8008788:	bb70      	cbnz	r0, 80087e8 <_printf_float+0xc0>
 800878a:	f04f 32ff 	mov.w	r2, #4294967295
 800878e:	4640      	mov	r0, r8
 8008790:	4b98      	ldr	r3, [pc, #608]	; (80089f4 <_printf_float+0x2cc>)
 8008792:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008794:	f7f8 f91c 	bl	80009d0 <__aeabi_dcmple>
 8008798:	bb30      	cbnz	r0, 80087e8 <_printf_float+0xc0>
 800879a:	2200      	movs	r2, #0
 800879c:	2300      	movs	r3, #0
 800879e:	4640      	mov	r0, r8
 80087a0:	4651      	mov	r1, sl
 80087a2:	f7f8 f90b 	bl	80009bc <__aeabi_dcmplt>
 80087a6:	b110      	cbz	r0, 80087ae <_printf_float+0x86>
 80087a8:	232d      	movs	r3, #45	; 0x2d
 80087aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087ae:	4b92      	ldr	r3, [pc, #584]	; (80089f8 <_printf_float+0x2d0>)
 80087b0:	4892      	ldr	r0, [pc, #584]	; (80089fc <_printf_float+0x2d4>)
 80087b2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80087b6:	bf94      	ite	ls
 80087b8:	4698      	movls	r8, r3
 80087ba:	4680      	movhi	r8, r0
 80087bc:	2303      	movs	r3, #3
 80087be:	f04f 0a00 	mov.w	sl, #0
 80087c2:	6123      	str	r3, [r4, #16]
 80087c4:	f02b 0304 	bic.w	r3, fp, #4
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	4633      	mov	r3, r6
 80087cc:	4621      	mov	r1, r4
 80087ce:	4628      	mov	r0, r5
 80087d0:	9700      	str	r7, [sp, #0]
 80087d2:	aa0f      	add	r2, sp, #60	; 0x3c
 80087d4:	f000 f9d4 	bl	8008b80 <_printf_common>
 80087d8:	3001      	adds	r0, #1
 80087da:	f040 8090 	bne.w	80088fe <_printf_float+0x1d6>
 80087de:	f04f 30ff 	mov.w	r0, #4294967295
 80087e2:	b011      	add	sp, #68	; 0x44
 80087e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e8:	4642      	mov	r2, r8
 80087ea:	4653      	mov	r3, sl
 80087ec:	4640      	mov	r0, r8
 80087ee:	4651      	mov	r1, sl
 80087f0:	f7f8 f90c 	bl	8000a0c <__aeabi_dcmpun>
 80087f4:	b148      	cbz	r0, 800880a <_printf_float+0xe2>
 80087f6:	f1ba 0f00 	cmp.w	sl, #0
 80087fa:	bfb8      	it	lt
 80087fc:	232d      	movlt	r3, #45	; 0x2d
 80087fe:	4880      	ldr	r0, [pc, #512]	; (8008a00 <_printf_float+0x2d8>)
 8008800:	bfb8      	it	lt
 8008802:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008806:	4b7f      	ldr	r3, [pc, #508]	; (8008a04 <_printf_float+0x2dc>)
 8008808:	e7d3      	b.n	80087b2 <_printf_float+0x8a>
 800880a:	6863      	ldr	r3, [r4, #4]
 800880c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008810:	1c5a      	adds	r2, r3, #1
 8008812:	d142      	bne.n	800889a <_printf_float+0x172>
 8008814:	2306      	movs	r3, #6
 8008816:	6063      	str	r3, [r4, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	9206      	str	r2, [sp, #24]
 800881c:	aa0e      	add	r2, sp, #56	; 0x38
 800881e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008822:	aa0d      	add	r2, sp, #52	; 0x34
 8008824:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008828:	9203      	str	r2, [sp, #12]
 800882a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800882e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008832:	6023      	str	r3, [r4, #0]
 8008834:	6863      	ldr	r3, [r4, #4]
 8008836:	4642      	mov	r2, r8
 8008838:	9300      	str	r3, [sp, #0]
 800883a:	4628      	mov	r0, r5
 800883c:	4653      	mov	r3, sl
 800883e:	910b      	str	r1, [sp, #44]	; 0x2c
 8008840:	f7ff fed4 	bl	80085ec <__cvt>
 8008844:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008846:	4680      	mov	r8, r0
 8008848:	2947      	cmp	r1, #71	; 0x47
 800884a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800884c:	d108      	bne.n	8008860 <_printf_float+0x138>
 800884e:	1cc8      	adds	r0, r1, #3
 8008850:	db02      	blt.n	8008858 <_printf_float+0x130>
 8008852:	6863      	ldr	r3, [r4, #4]
 8008854:	4299      	cmp	r1, r3
 8008856:	dd40      	ble.n	80088da <_printf_float+0x1b2>
 8008858:	f1a9 0902 	sub.w	r9, r9, #2
 800885c:	fa5f f989 	uxtb.w	r9, r9
 8008860:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008864:	d81f      	bhi.n	80088a6 <_printf_float+0x17e>
 8008866:	464a      	mov	r2, r9
 8008868:	3901      	subs	r1, #1
 800886a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800886e:	910d      	str	r1, [sp, #52]	; 0x34
 8008870:	f7ff ff1b 	bl	80086aa <__exponent>
 8008874:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008876:	4682      	mov	sl, r0
 8008878:	1813      	adds	r3, r2, r0
 800887a:	2a01      	cmp	r2, #1
 800887c:	6123      	str	r3, [r4, #16]
 800887e:	dc02      	bgt.n	8008886 <_printf_float+0x15e>
 8008880:	6822      	ldr	r2, [r4, #0]
 8008882:	07d2      	lsls	r2, r2, #31
 8008884:	d501      	bpl.n	800888a <_printf_float+0x162>
 8008886:	3301      	adds	r3, #1
 8008888:	6123      	str	r3, [r4, #16]
 800888a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800888e:	2b00      	cmp	r3, #0
 8008890:	d09b      	beq.n	80087ca <_printf_float+0xa2>
 8008892:	232d      	movs	r3, #45	; 0x2d
 8008894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008898:	e797      	b.n	80087ca <_printf_float+0xa2>
 800889a:	2947      	cmp	r1, #71	; 0x47
 800889c:	d1bc      	bne.n	8008818 <_printf_float+0xf0>
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1ba      	bne.n	8008818 <_printf_float+0xf0>
 80088a2:	2301      	movs	r3, #1
 80088a4:	e7b7      	b.n	8008816 <_printf_float+0xee>
 80088a6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80088aa:	d118      	bne.n	80088de <_printf_float+0x1b6>
 80088ac:	2900      	cmp	r1, #0
 80088ae:	6863      	ldr	r3, [r4, #4]
 80088b0:	dd0b      	ble.n	80088ca <_printf_float+0x1a2>
 80088b2:	6121      	str	r1, [r4, #16]
 80088b4:	b913      	cbnz	r3, 80088bc <_printf_float+0x194>
 80088b6:	6822      	ldr	r2, [r4, #0]
 80088b8:	07d0      	lsls	r0, r2, #31
 80088ba:	d502      	bpl.n	80088c2 <_printf_float+0x19a>
 80088bc:	3301      	adds	r3, #1
 80088be:	440b      	add	r3, r1
 80088c0:	6123      	str	r3, [r4, #16]
 80088c2:	f04f 0a00 	mov.w	sl, #0
 80088c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80088c8:	e7df      	b.n	800888a <_printf_float+0x162>
 80088ca:	b913      	cbnz	r3, 80088d2 <_printf_float+0x1aa>
 80088cc:	6822      	ldr	r2, [r4, #0]
 80088ce:	07d2      	lsls	r2, r2, #31
 80088d0:	d501      	bpl.n	80088d6 <_printf_float+0x1ae>
 80088d2:	3302      	adds	r3, #2
 80088d4:	e7f4      	b.n	80088c0 <_printf_float+0x198>
 80088d6:	2301      	movs	r3, #1
 80088d8:	e7f2      	b.n	80088c0 <_printf_float+0x198>
 80088da:	f04f 0967 	mov.w	r9, #103	; 0x67
 80088de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088e0:	4299      	cmp	r1, r3
 80088e2:	db05      	blt.n	80088f0 <_printf_float+0x1c8>
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	6121      	str	r1, [r4, #16]
 80088e8:	07d8      	lsls	r0, r3, #31
 80088ea:	d5ea      	bpl.n	80088c2 <_printf_float+0x19a>
 80088ec:	1c4b      	adds	r3, r1, #1
 80088ee:	e7e7      	b.n	80088c0 <_printf_float+0x198>
 80088f0:	2900      	cmp	r1, #0
 80088f2:	bfcc      	ite	gt
 80088f4:	2201      	movgt	r2, #1
 80088f6:	f1c1 0202 	rsble	r2, r1, #2
 80088fa:	4413      	add	r3, r2
 80088fc:	e7e0      	b.n	80088c0 <_printf_float+0x198>
 80088fe:	6823      	ldr	r3, [r4, #0]
 8008900:	055a      	lsls	r2, r3, #21
 8008902:	d407      	bmi.n	8008914 <_printf_float+0x1ec>
 8008904:	6923      	ldr	r3, [r4, #16]
 8008906:	4642      	mov	r2, r8
 8008908:	4631      	mov	r1, r6
 800890a:	4628      	mov	r0, r5
 800890c:	47b8      	blx	r7
 800890e:	3001      	adds	r0, #1
 8008910:	d12b      	bne.n	800896a <_printf_float+0x242>
 8008912:	e764      	b.n	80087de <_printf_float+0xb6>
 8008914:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008918:	f240 80dd 	bls.w	8008ad6 <_printf_float+0x3ae>
 800891c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008920:	2200      	movs	r2, #0
 8008922:	2300      	movs	r3, #0
 8008924:	f7f8 f840 	bl	80009a8 <__aeabi_dcmpeq>
 8008928:	2800      	cmp	r0, #0
 800892a:	d033      	beq.n	8008994 <_printf_float+0x26c>
 800892c:	2301      	movs	r3, #1
 800892e:	4631      	mov	r1, r6
 8008930:	4628      	mov	r0, r5
 8008932:	4a35      	ldr	r2, [pc, #212]	; (8008a08 <_printf_float+0x2e0>)
 8008934:	47b8      	blx	r7
 8008936:	3001      	adds	r0, #1
 8008938:	f43f af51 	beq.w	80087de <_printf_float+0xb6>
 800893c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008940:	429a      	cmp	r2, r3
 8008942:	db02      	blt.n	800894a <_printf_float+0x222>
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	07d8      	lsls	r0, r3, #31
 8008948:	d50f      	bpl.n	800896a <_printf_float+0x242>
 800894a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800894e:	4631      	mov	r1, r6
 8008950:	4628      	mov	r0, r5
 8008952:	47b8      	blx	r7
 8008954:	3001      	adds	r0, #1
 8008956:	f43f af42 	beq.w	80087de <_printf_float+0xb6>
 800895a:	f04f 0800 	mov.w	r8, #0
 800895e:	f104 091a 	add.w	r9, r4, #26
 8008962:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008964:	3b01      	subs	r3, #1
 8008966:	4543      	cmp	r3, r8
 8008968:	dc09      	bgt.n	800897e <_printf_float+0x256>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	079b      	lsls	r3, r3, #30
 800896e:	f100 8102 	bmi.w	8008b76 <_printf_float+0x44e>
 8008972:	68e0      	ldr	r0, [r4, #12]
 8008974:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008976:	4298      	cmp	r0, r3
 8008978:	bfb8      	it	lt
 800897a:	4618      	movlt	r0, r3
 800897c:	e731      	b.n	80087e2 <_printf_float+0xba>
 800897e:	2301      	movs	r3, #1
 8008980:	464a      	mov	r2, r9
 8008982:	4631      	mov	r1, r6
 8008984:	4628      	mov	r0, r5
 8008986:	47b8      	blx	r7
 8008988:	3001      	adds	r0, #1
 800898a:	f43f af28 	beq.w	80087de <_printf_float+0xb6>
 800898e:	f108 0801 	add.w	r8, r8, #1
 8008992:	e7e6      	b.n	8008962 <_printf_float+0x23a>
 8008994:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008996:	2b00      	cmp	r3, #0
 8008998:	dc38      	bgt.n	8008a0c <_printf_float+0x2e4>
 800899a:	2301      	movs	r3, #1
 800899c:	4631      	mov	r1, r6
 800899e:	4628      	mov	r0, r5
 80089a0:	4a19      	ldr	r2, [pc, #100]	; (8008a08 <_printf_float+0x2e0>)
 80089a2:	47b8      	blx	r7
 80089a4:	3001      	adds	r0, #1
 80089a6:	f43f af1a 	beq.w	80087de <_printf_float+0xb6>
 80089aa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80089ae:	4313      	orrs	r3, r2
 80089b0:	d102      	bne.n	80089b8 <_printf_float+0x290>
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	07d9      	lsls	r1, r3, #31
 80089b6:	d5d8      	bpl.n	800896a <_printf_float+0x242>
 80089b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089bc:	4631      	mov	r1, r6
 80089be:	4628      	mov	r0, r5
 80089c0:	47b8      	blx	r7
 80089c2:	3001      	adds	r0, #1
 80089c4:	f43f af0b 	beq.w	80087de <_printf_float+0xb6>
 80089c8:	f04f 0900 	mov.w	r9, #0
 80089cc:	f104 0a1a 	add.w	sl, r4, #26
 80089d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089d2:	425b      	negs	r3, r3
 80089d4:	454b      	cmp	r3, r9
 80089d6:	dc01      	bgt.n	80089dc <_printf_float+0x2b4>
 80089d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089da:	e794      	b.n	8008906 <_printf_float+0x1de>
 80089dc:	2301      	movs	r3, #1
 80089de:	4652      	mov	r2, sl
 80089e0:	4631      	mov	r1, r6
 80089e2:	4628      	mov	r0, r5
 80089e4:	47b8      	blx	r7
 80089e6:	3001      	adds	r0, #1
 80089e8:	f43f aef9 	beq.w	80087de <_printf_float+0xb6>
 80089ec:	f109 0901 	add.w	r9, r9, #1
 80089f0:	e7ee      	b.n	80089d0 <_printf_float+0x2a8>
 80089f2:	bf00      	nop
 80089f4:	7fefffff 	.word	0x7fefffff
 80089f8:	0800b410 	.word	0x0800b410
 80089fc:	0800b414 	.word	0x0800b414
 8008a00:	0800b41c 	.word	0x0800b41c
 8008a04:	0800b418 	.word	0x0800b418
 8008a08:	0800b420 	.word	0x0800b420
 8008a0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a10:	429a      	cmp	r2, r3
 8008a12:	bfa8      	it	ge
 8008a14:	461a      	movge	r2, r3
 8008a16:	2a00      	cmp	r2, #0
 8008a18:	4691      	mov	r9, r2
 8008a1a:	dc37      	bgt.n	8008a8c <_printf_float+0x364>
 8008a1c:	f04f 0b00 	mov.w	fp, #0
 8008a20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a24:	f104 021a 	add.w	r2, r4, #26
 8008a28:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008a2c:	ebaa 0309 	sub.w	r3, sl, r9
 8008a30:	455b      	cmp	r3, fp
 8008a32:	dc33      	bgt.n	8008a9c <_printf_float+0x374>
 8008a34:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	db3b      	blt.n	8008ab4 <_printf_float+0x38c>
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	07da      	lsls	r2, r3, #31
 8008a40:	d438      	bmi.n	8008ab4 <_printf_float+0x38c>
 8008a42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a44:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008a46:	eba2 030a 	sub.w	r3, r2, sl
 8008a4a:	eba2 0901 	sub.w	r9, r2, r1
 8008a4e:	4599      	cmp	r9, r3
 8008a50:	bfa8      	it	ge
 8008a52:	4699      	movge	r9, r3
 8008a54:	f1b9 0f00 	cmp.w	r9, #0
 8008a58:	dc34      	bgt.n	8008ac4 <_printf_float+0x39c>
 8008a5a:	f04f 0800 	mov.w	r8, #0
 8008a5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a62:	f104 0a1a 	add.w	sl, r4, #26
 8008a66:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008a6a:	1a9b      	subs	r3, r3, r2
 8008a6c:	eba3 0309 	sub.w	r3, r3, r9
 8008a70:	4543      	cmp	r3, r8
 8008a72:	f77f af7a 	ble.w	800896a <_printf_float+0x242>
 8008a76:	2301      	movs	r3, #1
 8008a78:	4652      	mov	r2, sl
 8008a7a:	4631      	mov	r1, r6
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	47b8      	blx	r7
 8008a80:	3001      	adds	r0, #1
 8008a82:	f43f aeac 	beq.w	80087de <_printf_float+0xb6>
 8008a86:	f108 0801 	add.w	r8, r8, #1
 8008a8a:	e7ec      	b.n	8008a66 <_printf_float+0x33e>
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	4631      	mov	r1, r6
 8008a90:	4642      	mov	r2, r8
 8008a92:	4628      	mov	r0, r5
 8008a94:	47b8      	blx	r7
 8008a96:	3001      	adds	r0, #1
 8008a98:	d1c0      	bne.n	8008a1c <_printf_float+0x2f4>
 8008a9a:	e6a0      	b.n	80087de <_printf_float+0xb6>
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	920b      	str	r2, [sp, #44]	; 0x2c
 8008aa4:	47b8      	blx	r7
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	f43f ae99 	beq.w	80087de <_printf_float+0xb6>
 8008aac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aae:	f10b 0b01 	add.w	fp, fp, #1
 8008ab2:	e7b9      	b.n	8008a28 <_printf_float+0x300>
 8008ab4:	4631      	mov	r1, r6
 8008ab6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008aba:	4628      	mov	r0, r5
 8008abc:	47b8      	blx	r7
 8008abe:	3001      	adds	r0, #1
 8008ac0:	d1bf      	bne.n	8008a42 <_printf_float+0x31a>
 8008ac2:	e68c      	b.n	80087de <_printf_float+0xb6>
 8008ac4:	464b      	mov	r3, r9
 8008ac6:	4631      	mov	r1, r6
 8008ac8:	4628      	mov	r0, r5
 8008aca:	eb08 020a 	add.w	r2, r8, sl
 8008ace:	47b8      	blx	r7
 8008ad0:	3001      	adds	r0, #1
 8008ad2:	d1c2      	bne.n	8008a5a <_printf_float+0x332>
 8008ad4:	e683      	b.n	80087de <_printf_float+0xb6>
 8008ad6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ad8:	2a01      	cmp	r2, #1
 8008ada:	dc01      	bgt.n	8008ae0 <_printf_float+0x3b8>
 8008adc:	07db      	lsls	r3, r3, #31
 8008ade:	d537      	bpl.n	8008b50 <_printf_float+0x428>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	4642      	mov	r2, r8
 8008ae4:	4631      	mov	r1, r6
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	47b8      	blx	r7
 8008aea:	3001      	adds	r0, #1
 8008aec:	f43f ae77 	beq.w	80087de <_printf_float+0xb6>
 8008af0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008af4:	4631      	mov	r1, r6
 8008af6:	4628      	mov	r0, r5
 8008af8:	47b8      	blx	r7
 8008afa:	3001      	adds	r0, #1
 8008afc:	f43f ae6f 	beq.w	80087de <_printf_float+0xb6>
 8008b00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b04:	2200      	movs	r2, #0
 8008b06:	2300      	movs	r3, #0
 8008b08:	f7f7 ff4e 	bl	80009a8 <__aeabi_dcmpeq>
 8008b0c:	b9d8      	cbnz	r0, 8008b46 <_printf_float+0x41e>
 8008b0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b10:	f108 0201 	add.w	r2, r8, #1
 8008b14:	3b01      	subs	r3, #1
 8008b16:	4631      	mov	r1, r6
 8008b18:	4628      	mov	r0, r5
 8008b1a:	47b8      	blx	r7
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d10e      	bne.n	8008b3e <_printf_float+0x416>
 8008b20:	e65d      	b.n	80087de <_printf_float+0xb6>
 8008b22:	2301      	movs	r3, #1
 8008b24:	464a      	mov	r2, r9
 8008b26:	4631      	mov	r1, r6
 8008b28:	4628      	mov	r0, r5
 8008b2a:	47b8      	blx	r7
 8008b2c:	3001      	adds	r0, #1
 8008b2e:	f43f ae56 	beq.w	80087de <_printf_float+0xb6>
 8008b32:	f108 0801 	add.w	r8, r8, #1
 8008b36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	4543      	cmp	r3, r8
 8008b3c:	dcf1      	bgt.n	8008b22 <_printf_float+0x3fa>
 8008b3e:	4653      	mov	r3, sl
 8008b40:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b44:	e6e0      	b.n	8008908 <_printf_float+0x1e0>
 8008b46:	f04f 0800 	mov.w	r8, #0
 8008b4a:	f104 091a 	add.w	r9, r4, #26
 8008b4e:	e7f2      	b.n	8008b36 <_printf_float+0x40e>
 8008b50:	2301      	movs	r3, #1
 8008b52:	4642      	mov	r2, r8
 8008b54:	e7df      	b.n	8008b16 <_printf_float+0x3ee>
 8008b56:	2301      	movs	r3, #1
 8008b58:	464a      	mov	r2, r9
 8008b5a:	4631      	mov	r1, r6
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	47b8      	blx	r7
 8008b60:	3001      	adds	r0, #1
 8008b62:	f43f ae3c 	beq.w	80087de <_printf_float+0xb6>
 8008b66:	f108 0801 	add.w	r8, r8, #1
 8008b6a:	68e3      	ldr	r3, [r4, #12]
 8008b6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008b6e:	1a5b      	subs	r3, r3, r1
 8008b70:	4543      	cmp	r3, r8
 8008b72:	dcf0      	bgt.n	8008b56 <_printf_float+0x42e>
 8008b74:	e6fd      	b.n	8008972 <_printf_float+0x24a>
 8008b76:	f04f 0800 	mov.w	r8, #0
 8008b7a:	f104 0919 	add.w	r9, r4, #25
 8008b7e:	e7f4      	b.n	8008b6a <_printf_float+0x442>

08008b80 <_printf_common>:
 8008b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b84:	4616      	mov	r6, r2
 8008b86:	4699      	mov	r9, r3
 8008b88:	688a      	ldr	r2, [r1, #8]
 8008b8a:	690b      	ldr	r3, [r1, #16]
 8008b8c:	4607      	mov	r7, r0
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	bfb8      	it	lt
 8008b92:	4613      	movlt	r3, r2
 8008b94:	6033      	str	r3, [r6, #0]
 8008b96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ba0:	b10a      	cbz	r2, 8008ba6 <_printf_common+0x26>
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	6033      	str	r3, [r6, #0]
 8008ba6:	6823      	ldr	r3, [r4, #0]
 8008ba8:	0699      	lsls	r1, r3, #26
 8008baa:	bf42      	ittt	mi
 8008bac:	6833      	ldrmi	r3, [r6, #0]
 8008bae:	3302      	addmi	r3, #2
 8008bb0:	6033      	strmi	r3, [r6, #0]
 8008bb2:	6825      	ldr	r5, [r4, #0]
 8008bb4:	f015 0506 	ands.w	r5, r5, #6
 8008bb8:	d106      	bne.n	8008bc8 <_printf_common+0x48>
 8008bba:	f104 0a19 	add.w	sl, r4, #25
 8008bbe:	68e3      	ldr	r3, [r4, #12]
 8008bc0:	6832      	ldr	r2, [r6, #0]
 8008bc2:	1a9b      	subs	r3, r3, r2
 8008bc4:	42ab      	cmp	r3, r5
 8008bc6:	dc28      	bgt.n	8008c1a <_printf_common+0x9a>
 8008bc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bcc:	1e13      	subs	r3, r2, #0
 8008bce:	6822      	ldr	r2, [r4, #0]
 8008bd0:	bf18      	it	ne
 8008bd2:	2301      	movne	r3, #1
 8008bd4:	0692      	lsls	r2, r2, #26
 8008bd6:	d42d      	bmi.n	8008c34 <_printf_common+0xb4>
 8008bd8:	4649      	mov	r1, r9
 8008bda:	4638      	mov	r0, r7
 8008bdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008be0:	47c0      	blx	r8
 8008be2:	3001      	adds	r0, #1
 8008be4:	d020      	beq.n	8008c28 <_printf_common+0xa8>
 8008be6:	6823      	ldr	r3, [r4, #0]
 8008be8:	68e5      	ldr	r5, [r4, #12]
 8008bea:	f003 0306 	and.w	r3, r3, #6
 8008bee:	2b04      	cmp	r3, #4
 8008bf0:	bf18      	it	ne
 8008bf2:	2500      	movne	r5, #0
 8008bf4:	6832      	ldr	r2, [r6, #0]
 8008bf6:	f04f 0600 	mov.w	r6, #0
 8008bfa:	68a3      	ldr	r3, [r4, #8]
 8008bfc:	bf08      	it	eq
 8008bfe:	1aad      	subeq	r5, r5, r2
 8008c00:	6922      	ldr	r2, [r4, #16]
 8008c02:	bf08      	it	eq
 8008c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	bfc4      	itt	gt
 8008c0c:	1a9b      	subgt	r3, r3, r2
 8008c0e:	18ed      	addgt	r5, r5, r3
 8008c10:	341a      	adds	r4, #26
 8008c12:	42b5      	cmp	r5, r6
 8008c14:	d11a      	bne.n	8008c4c <_printf_common+0xcc>
 8008c16:	2000      	movs	r0, #0
 8008c18:	e008      	b.n	8008c2c <_printf_common+0xac>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	4652      	mov	r2, sl
 8008c1e:	4649      	mov	r1, r9
 8008c20:	4638      	mov	r0, r7
 8008c22:	47c0      	blx	r8
 8008c24:	3001      	adds	r0, #1
 8008c26:	d103      	bne.n	8008c30 <_printf_common+0xb0>
 8008c28:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	3501      	adds	r5, #1
 8008c32:	e7c4      	b.n	8008bbe <_printf_common+0x3e>
 8008c34:	2030      	movs	r0, #48	; 0x30
 8008c36:	18e1      	adds	r1, r4, r3
 8008c38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c3c:	1c5a      	adds	r2, r3, #1
 8008c3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c42:	4422      	add	r2, r4
 8008c44:	3302      	adds	r3, #2
 8008c46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c4a:	e7c5      	b.n	8008bd8 <_printf_common+0x58>
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	4622      	mov	r2, r4
 8008c50:	4649      	mov	r1, r9
 8008c52:	4638      	mov	r0, r7
 8008c54:	47c0      	blx	r8
 8008c56:	3001      	adds	r0, #1
 8008c58:	d0e6      	beq.n	8008c28 <_printf_common+0xa8>
 8008c5a:	3601      	adds	r6, #1
 8008c5c:	e7d9      	b.n	8008c12 <_printf_common+0x92>
	...

08008c60 <_printf_i>:
 8008c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c64:	460c      	mov	r4, r1
 8008c66:	7e27      	ldrb	r7, [r4, #24]
 8008c68:	4691      	mov	r9, r2
 8008c6a:	2f78      	cmp	r7, #120	; 0x78
 8008c6c:	4680      	mov	r8, r0
 8008c6e:	469a      	mov	sl, r3
 8008c70:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c76:	d807      	bhi.n	8008c88 <_printf_i+0x28>
 8008c78:	2f62      	cmp	r7, #98	; 0x62
 8008c7a:	d80a      	bhi.n	8008c92 <_printf_i+0x32>
 8008c7c:	2f00      	cmp	r7, #0
 8008c7e:	f000 80d9 	beq.w	8008e34 <_printf_i+0x1d4>
 8008c82:	2f58      	cmp	r7, #88	; 0x58
 8008c84:	f000 80a4 	beq.w	8008dd0 <_printf_i+0x170>
 8008c88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008c8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c90:	e03a      	b.n	8008d08 <_printf_i+0xa8>
 8008c92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c96:	2b15      	cmp	r3, #21
 8008c98:	d8f6      	bhi.n	8008c88 <_printf_i+0x28>
 8008c9a:	a001      	add	r0, pc, #4	; (adr r0, 8008ca0 <_printf_i+0x40>)
 8008c9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008ca0:	08008cf9 	.word	0x08008cf9
 8008ca4:	08008d0d 	.word	0x08008d0d
 8008ca8:	08008c89 	.word	0x08008c89
 8008cac:	08008c89 	.word	0x08008c89
 8008cb0:	08008c89 	.word	0x08008c89
 8008cb4:	08008c89 	.word	0x08008c89
 8008cb8:	08008d0d 	.word	0x08008d0d
 8008cbc:	08008c89 	.word	0x08008c89
 8008cc0:	08008c89 	.word	0x08008c89
 8008cc4:	08008c89 	.word	0x08008c89
 8008cc8:	08008c89 	.word	0x08008c89
 8008ccc:	08008e1b 	.word	0x08008e1b
 8008cd0:	08008d3d 	.word	0x08008d3d
 8008cd4:	08008dfd 	.word	0x08008dfd
 8008cd8:	08008c89 	.word	0x08008c89
 8008cdc:	08008c89 	.word	0x08008c89
 8008ce0:	08008e3d 	.word	0x08008e3d
 8008ce4:	08008c89 	.word	0x08008c89
 8008ce8:	08008d3d 	.word	0x08008d3d
 8008cec:	08008c89 	.word	0x08008c89
 8008cf0:	08008c89 	.word	0x08008c89
 8008cf4:	08008e05 	.word	0x08008e05
 8008cf8:	680b      	ldr	r3, [r1, #0]
 8008cfa:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008cfe:	1d1a      	adds	r2, r3, #4
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	600a      	str	r2, [r1, #0]
 8008d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e0a4      	b.n	8008e56 <_printf_i+0x1f6>
 8008d0c:	6825      	ldr	r5, [r4, #0]
 8008d0e:	6808      	ldr	r0, [r1, #0]
 8008d10:	062e      	lsls	r6, r5, #24
 8008d12:	f100 0304 	add.w	r3, r0, #4
 8008d16:	d50a      	bpl.n	8008d2e <_printf_i+0xce>
 8008d18:	6805      	ldr	r5, [r0, #0]
 8008d1a:	600b      	str	r3, [r1, #0]
 8008d1c:	2d00      	cmp	r5, #0
 8008d1e:	da03      	bge.n	8008d28 <_printf_i+0xc8>
 8008d20:	232d      	movs	r3, #45	; 0x2d
 8008d22:	426d      	negs	r5, r5
 8008d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d28:	230a      	movs	r3, #10
 8008d2a:	485e      	ldr	r0, [pc, #376]	; (8008ea4 <_printf_i+0x244>)
 8008d2c:	e019      	b.n	8008d62 <_printf_i+0x102>
 8008d2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008d32:	6805      	ldr	r5, [r0, #0]
 8008d34:	600b      	str	r3, [r1, #0]
 8008d36:	bf18      	it	ne
 8008d38:	b22d      	sxthne	r5, r5
 8008d3a:	e7ef      	b.n	8008d1c <_printf_i+0xbc>
 8008d3c:	680b      	ldr	r3, [r1, #0]
 8008d3e:	6825      	ldr	r5, [r4, #0]
 8008d40:	1d18      	adds	r0, r3, #4
 8008d42:	6008      	str	r0, [r1, #0]
 8008d44:	0628      	lsls	r0, r5, #24
 8008d46:	d501      	bpl.n	8008d4c <_printf_i+0xec>
 8008d48:	681d      	ldr	r5, [r3, #0]
 8008d4a:	e002      	b.n	8008d52 <_printf_i+0xf2>
 8008d4c:	0669      	lsls	r1, r5, #25
 8008d4e:	d5fb      	bpl.n	8008d48 <_printf_i+0xe8>
 8008d50:	881d      	ldrh	r5, [r3, #0]
 8008d52:	2f6f      	cmp	r7, #111	; 0x6f
 8008d54:	bf0c      	ite	eq
 8008d56:	2308      	moveq	r3, #8
 8008d58:	230a      	movne	r3, #10
 8008d5a:	4852      	ldr	r0, [pc, #328]	; (8008ea4 <_printf_i+0x244>)
 8008d5c:	2100      	movs	r1, #0
 8008d5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d62:	6866      	ldr	r6, [r4, #4]
 8008d64:	2e00      	cmp	r6, #0
 8008d66:	bfa8      	it	ge
 8008d68:	6821      	ldrge	r1, [r4, #0]
 8008d6a:	60a6      	str	r6, [r4, #8]
 8008d6c:	bfa4      	itt	ge
 8008d6e:	f021 0104 	bicge.w	r1, r1, #4
 8008d72:	6021      	strge	r1, [r4, #0]
 8008d74:	b90d      	cbnz	r5, 8008d7a <_printf_i+0x11a>
 8008d76:	2e00      	cmp	r6, #0
 8008d78:	d04d      	beq.n	8008e16 <_printf_i+0x1b6>
 8008d7a:	4616      	mov	r6, r2
 8008d7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d80:	fb03 5711 	mls	r7, r3, r1, r5
 8008d84:	5dc7      	ldrb	r7, [r0, r7]
 8008d86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d8a:	462f      	mov	r7, r5
 8008d8c:	42bb      	cmp	r3, r7
 8008d8e:	460d      	mov	r5, r1
 8008d90:	d9f4      	bls.n	8008d7c <_printf_i+0x11c>
 8008d92:	2b08      	cmp	r3, #8
 8008d94:	d10b      	bne.n	8008dae <_printf_i+0x14e>
 8008d96:	6823      	ldr	r3, [r4, #0]
 8008d98:	07df      	lsls	r7, r3, #31
 8008d9a:	d508      	bpl.n	8008dae <_printf_i+0x14e>
 8008d9c:	6923      	ldr	r3, [r4, #16]
 8008d9e:	6861      	ldr	r1, [r4, #4]
 8008da0:	4299      	cmp	r1, r3
 8008da2:	bfde      	ittt	le
 8008da4:	2330      	movle	r3, #48	; 0x30
 8008da6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008daa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008dae:	1b92      	subs	r2, r2, r6
 8008db0:	6122      	str	r2, [r4, #16]
 8008db2:	464b      	mov	r3, r9
 8008db4:	4621      	mov	r1, r4
 8008db6:	4640      	mov	r0, r8
 8008db8:	f8cd a000 	str.w	sl, [sp]
 8008dbc:	aa03      	add	r2, sp, #12
 8008dbe:	f7ff fedf 	bl	8008b80 <_printf_common>
 8008dc2:	3001      	adds	r0, #1
 8008dc4:	d14c      	bne.n	8008e60 <_printf_i+0x200>
 8008dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dca:	b004      	add	sp, #16
 8008dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd0:	4834      	ldr	r0, [pc, #208]	; (8008ea4 <_printf_i+0x244>)
 8008dd2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008dd6:	680e      	ldr	r6, [r1, #0]
 8008dd8:	6823      	ldr	r3, [r4, #0]
 8008dda:	f856 5b04 	ldr.w	r5, [r6], #4
 8008dde:	061f      	lsls	r7, r3, #24
 8008de0:	600e      	str	r6, [r1, #0]
 8008de2:	d514      	bpl.n	8008e0e <_printf_i+0x1ae>
 8008de4:	07d9      	lsls	r1, r3, #31
 8008de6:	bf44      	itt	mi
 8008de8:	f043 0320 	orrmi.w	r3, r3, #32
 8008dec:	6023      	strmi	r3, [r4, #0]
 8008dee:	b91d      	cbnz	r5, 8008df8 <_printf_i+0x198>
 8008df0:	6823      	ldr	r3, [r4, #0]
 8008df2:	f023 0320 	bic.w	r3, r3, #32
 8008df6:	6023      	str	r3, [r4, #0]
 8008df8:	2310      	movs	r3, #16
 8008dfa:	e7af      	b.n	8008d5c <_printf_i+0xfc>
 8008dfc:	6823      	ldr	r3, [r4, #0]
 8008dfe:	f043 0320 	orr.w	r3, r3, #32
 8008e02:	6023      	str	r3, [r4, #0]
 8008e04:	2378      	movs	r3, #120	; 0x78
 8008e06:	4828      	ldr	r0, [pc, #160]	; (8008ea8 <_printf_i+0x248>)
 8008e08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e0c:	e7e3      	b.n	8008dd6 <_printf_i+0x176>
 8008e0e:	065e      	lsls	r6, r3, #25
 8008e10:	bf48      	it	mi
 8008e12:	b2ad      	uxthmi	r5, r5
 8008e14:	e7e6      	b.n	8008de4 <_printf_i+0x184>
 8008e16:	4616      	mov	r6, r2
 8008e18:	e7bb      	b.n	8008d92 <_printf_i+0x132>
 8008e1a:	680b      	ldr	r3, [r1, #0]
 8008e1c:	6826      	ldr	r6, [r4, #0]
 8008e1e:	1d1d      	adds	r5, r3, #4
 8008e20:	6960      	ldr	r0, [r4, #20]
 8008e22:	600d      	str	r5, [r1, #0]
 8008e24:	0635      	lsls	r5, r6, #24
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	d501      	bpl.n	8008e2e <_printf_i+0x1ce>
 8008e2a:	6018      	str	r0, [r3, #0]
 8008e2c:	e002      	b.n	8008e34 <_printf_i+0x1d4>
 8008e2e:	0671      	lsls	r1, r6, #25
 8008e30:	d5fb      	bpl.n	8008e2a <_printf_i+0x1ca>
 8008e32:	8018      	strh	r0, [r3, #0]
 8008e34:	2300      	movs	r3, #0
 8008e36:	4616      	mov	r6, r2
 8008e38:	6123      	str	r3, [r4, #16]
 8008e3a:	e7ba      	b.n	8008db2 <_printf_i+0x152>
 8008e3c:	680b      	ldr	r3, [r1, #0]
 8008e3e:	1d1a      	adds	r2, r3, #4
 8008e40:	600a      	str	r2, [r1, #0]
 8008e42:	681e      	ldr	r6, [r3, #0]
 8008e44:	2100      	movs	r1, #0
 8008e46:	4630      	mov	r0, r6
 8008e48:	6862      	ldr	r2, [r4, #4]
 8008e4a:	f000 feeb 	bl	8009c24 <memchr>
 8008e4e:	b108      	cbz	r0, 8008e54 <_printf_i+0x1f4>
 8008e50:	1b80      	subs	r0, r0, r6
 8008e52:	6060      	str	r0, [r4, #4]
 8008e54:	6863      	ldr	r3, [r4, #4]
 8008e56:	6123      	str	r3, [r4, #16]
 8008e58:	2300      	movs	r3, #0
 8008e5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e5e:	e7a8      	b.n	8008db2 <_printf_i+0x152>
 8008e60:	4632      	mov	r2, r6
 8008e62:	4649      	mov	r1, r9
 8008e64:	4640      	mov	r0, r8
 8008e66:	6923      	ldr	r3, [r4, #16]
 8008e68:	47d0      	blx	sl
 8008e6a:	3001      	adds	r0, #1
 8008e6c:	d0ab      	beq.n	8008dc6 <_printf_i+0x166>
 8008e6e:	6823      	ldr	r3, [r4, #0]
 8008e70:	079b      	lsls	r3, r3, #30
 8008e72:	d413      	bmi.n	8008e9c <_printf_i+0x23c>
 8008e74:	68e0      	ldr	r0, [r4, #12]
 8008e76:	9b03      	ldr	r3, [sp, #12]
 8008e78:	4298      	cmp	r0, r3
 8008e7a:	bfb8      	it	lt
 8008e7c:	4618      	movlt	r0, r3
 8008e7e:	e7a4      	b.n	8008dca <_printf_i+0x16a>
 8008e80:	2301      	movs	r3, #1
 8008e82:	4632      	mov	r2, r6
 8008e84:	4649      	mov	r1, r9
 8008e86:	4640      	mov	r0, r8
 8008e88:	47d0      	blx	sl
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	d09b      	beq.n	8008dc6 <_printf_i+0x166>
 8008e8e:	3501      	adds	r5, #1
 8008e90:	68e3      	ldr	r3, [r4, #12]
 8008e92:	9903      	ldr	r1, [sp, #12]
 8008e94:	1a5b      	subs	r3, r3, r1
 8008e96:	42ab      	cmp	r3, r5
 8008e98:	dcf2      	bgt.n	8008e80 <_printf_i+0x220>
 8008e9a:	e7eb      	b.n	8008e74 <_printf_i+0x214>
 8008e9c:	2500      	movs	r5, #0
 8008e9e:	f104 0619 	add.w	r6, r4, #25
 8008ea2:	e7f5      	b.n	8008e90 <_printf_i+0x230>
 8008ea4:	0800b422 	.word	0x0800b422
 8008ea8:	0800b433 	.word	0x0800b433

08008eac <sniprintf>:
 8008eac:	b40c      	push	{r2, r3}
 8008eae:	b530      	push	{r4, r5, lr}
 8008eb0:	4b17      	ldr	r3, [pc, #92]	; (8008f10 <sniprintf+0x64>)
 8008eb2:	1e0c      	subs	r4, r1, #0
 8008eb4:	681d      	ldr	r5, [r3, #0]
 8008eb6:	b09d      	sub	sp, #116	; 0x74
 8008eb8:	da08      	bge.n	8008ecc <sniprintf+0x20>
 8008eba:	238b      	movs	r3, #139	; 0x8b
 8008ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec0:	602b      	str	r3, [r5, #0]
 8008ec2:	b01d      	add	sp, #116	; 0x74
 8008ec4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ec8:	b002      	add	sp, #8
 8008eca:	4770      	bx	lr
 8008ecc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008ed0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ed4:	bf0c      	ite	eq
 8008ed6:	4623      	moveq	r3, r4
 8008ed8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008edc:	9304      	str	r3, [sp, #16]
 8008ede:	9307      	str	r3, [sp, #28]
 8008ee0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008ee4:	9002      	str	r0, [sp, #8]
 8008ee6:	9006      	str	r0, [sp, #24]
 8008ee8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008eec:	4628      	mov	r0, r5
 8008eee:	ab21      	add	r3, sp, #132	; 0x84
 8008ef0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ef2:	a902      	add	r1, sp, #8
 8008ef4:	9301      	str	r3, [sp, #4]
 8008ef6:	f001 fb43 	bl	800a580 <_svfiprintf_r>
 8008efa:	1c43      	adds	r3, r0, #1
 8008efc:	bfbc      	itt	lt
 8008efe:	238b      	movlt	r3, #139	; 0x8b
 8008f00:	602b      	strlt	r3, [r5, #0]
 8008f02:	2c00      	cmp	r4, #0
 8008f04:	d0dd      	beq.n	8008ec2 <sniprintf+0x16>
 8008f06:	2200      	movs	r2, #0
 8008f08:	9b02      	ldr	r3, [sp, #8]
 8008f0a:	701a      	strb	r2, [r3, #0]
 8008f0c:	e7d9      	b.n	8008ec2 <sniprintf+0x16>
 8008f0e:	bf00      	nop
 8008f10:	20000018 	.word	0x20000018

08008f14 <quorem>:
 8008f14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f18:	6903      	ldr	r3, [r0, #16]
 8008f1a:	690c      	ldr	r4, [r1, #16]
 8008f1c:	4607      	mov	r7, r0
 8008f1e:	42a3      	cmp	r3, r4
 8008f20:	f2c0 8083 	blt.w	800902a <quorem+0x116>
 8008f24:	3c01      	subs	r4, #1
 8008f26:	f100 0514 	add.w	r5, r0, #20
 8008f2a:	f101 0814 	add.w	r8, r1, #20
 8008f2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f32:	9301      	str	r3, [sp, #4]
 8008f34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008f38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	fbb2 f6f3 	udiv	r6, r2, r3
 8008f44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008f48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008f4c:	d332      	bcc.n	8008fb4 <quorem+0xa0>
 8008f4e:	f04f 0e00 	mov.w	lr, #0
 8008f52:	4640      	mov	r0, r8
 8008f54:	46ac      	mov	ip, r5
 8008f56:	46f2      	mov	sl, lr
 8008f58:	f850 2b04 	ldr.w	r2, [r0], #4
 8008f5c:	b293      	uxth	r3, r2
 8008f5e:	fb06 e303 	mla	r3, r6, r3, lr
 8008f62:	0c12      	lsrs	r2, r2, #16
 8008f64:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008f68:	fb06 e202 	mla	r2, r6, r2, lr
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	ebaa 0303 	sub.w	r3, sl, r3
 8008f72:	f8dc a000 	ldr.w	sl, [ip]
 8008f76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008f7a:	fa1f fa8a 	uxth.w	sl, sl
 8008f7e:	4453      	add	r3, sl
 8008f80:	fa1f fa82 	uxth.w	sl, r2
 8008f84:	f8dc 2000 	ldr.w	r2, [ip]
 8008f88:	4581      	cmp	r9, r0
 8008f8a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008f8e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f98:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008f9c:	f84c 3b04 	str.w	r3, [ip], #4
 8008fa0:	d2da      	bcs.n	8008f58 <quorem+0x44>
 8008fa2:	f855 300b 	ldr.w	r3, [r5, fp]
 8008fa6:	b92b      	cbnz	r3, 8008fb4 <quorem+0xa0>
 8008fa8:	9b01      	ldr	r3, [sp, #4]
 8008faa:	3b04      	subs	r3, #4
 8008fac:	429d      	cmp	r5, r3
 8008fae:	461a      	mov	r2, r3
 8008fb0:	d32f      	bcc.n	8009012 <quorem+0xfe>
 8008fb2:	613c      	str	r4, [r7, #16]
 8008fb4:	4638      	mov	r0, r7
 8008fb6:	f001 f8cb 	bl	800a150 <__mcmp>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	db25      	blt.n	800900a <quorem+0xf6>
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	f04f 0c00 	mov.w	ip, #0
 8008fc4:	3601      	adds	r6, #1
 8008fc6:	f858 1b04 	ldr.w	r1, [r8], #4
 8008fca:	f8d0 e000 	ldr.w	lr, [r0]
 8008fce:	b28b      	uxth	r3, r1
 8008fd0:	ebac 0303 	sub.w	r3, ip, r3
 8008fd4:	fa1f f28e 	uxth.w	r2, lr
 8008fd8:	4413      	add	r3, r2
 8008fda:	0c0a      	lsrs	r2, r1, #16
 8008fdc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008fe0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fea:	45c1      	cmp	r9, r8
 8008fec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008ff0:	f840 3b04 	str.w	r3, [r0], #4
 8008ff4:	d2e7      	bcs.n	8008fc6 <quorem+0xb2>
 8008ff6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ffa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ffe:	b922      	cbnz	r2, 800900a <quorem+0xf6>
 8009000:	3b04      	subs	r3, #4
 8009002:	429d      	cmp	r5, r3
 8009004:	461a      	mov	r2, r3
 8009006:	d30a      	bcc.n	800901e <quorem+0x10a>
 8009008:	613c      	str	r4, [r7, #16]
 800900a:	4630      	mov	r0, r6
 800900c:	b003      	add	sp, #12
 800900e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009012:	6812      	ldr	r2, [r2, #0]
 8009014:	3b04      	subs	r3, #4
 8009016:	2a00      	cmp	r2, #0
 8009018:	d1cb      	bne.n	8008fb2 <quorem+0x9e>
 800901a:	3c01      	subs	r4, #1
 800901c:	e7c6      	b.n	8008fac <quorem+0x98>
 800901e:	6812      	ldr	r2, [r2, #0]
 8009020:	3b04      	subs	r3, #4
 8009022:	2a00      	cmp	r2, #0
 8009024:	d1f0      	bne.n	8009008 <quorem+0xf4>
 8009026:	3c01      	subs	r4, #1
 8009028:	e7eb      	b.n	8009002 <quorem+0xee>
 800902a:	2000      	movs	r0, #0
 800902c:	e7ee      	b.n	800900c <quorem+0xf8>
	...

08009030 <_dtoa_r>:
 8009030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	4616      	mov	r6, r2
 8009036:	461f      	mov	r7, r3
 8009038:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800903a:	b099      	sub	sp, #100	; 0x64
 800903c:	4605      	mov	r5, r0
 800903e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009042:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8009046:	b974      	cbnz	r4, 8009066 <_dtoa_r+0x36>
 8009048:	2010      	movs	r0, #16
 800904a:	f000 fde3 	bl	8009c14 <malloc>
 800904e:	4602      	mov	r2, r0
 8009050:	6268      	str	r0, [r5, #36]	; 0x24
 8009052:	b920      	cbnz	r0, 800905e <_dtoa_r+0x2e>
 8009054:	21ea      	movs	r1, #234	; 0xea
 8009056:	4bae      	ldr	r3, [pc, #696]	; (8009310 <_dtoa_r+0x2e0>)
 8009058:	48ae      	ldr	r0, [pc, #696]	; (8009314 <_dtoa_r+0x2e4>)
 800905a:	f001 fba1 	bl	800a7a0 <__assert_func>
 800905e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009062:	6004      	str	r4, [r0, #0]
 8009064:	60c4      	str	r4, [r0, #12]
 8009066:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009068:	6819      	ldr	r1, [r3, #0]
 800906a:	b151      	cbz	r1, 8009082 <_dtoa_r+0x52>
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	2301      	movs	r3, #1
 8009070:	4093      	lsls	r3, r2
 8009072:	604a      	str	r2, [r1, #4]
 8009074:	608b      	str	r3, [r1, #8]
 8009076:	4628      	mov	r0, r5
 8009078:	f000 fe30 	bl	8009cdc <_Bfree>
 800907c:	2200      	movs	r2, #0
 800907e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009080:	601a      	str	r2, [r3, #0]
 8009082:	1e3b      	subs	r3, r7, #0
 8009084:	bfaf      	iteee	ge
 8009086:	2300      	movge	r3, #0
 8009088:	2201      	movlt	r2, #1
 800908a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800908e:	9305      	strlt	r3, [sp, #20]
 8009090:	bfa8      	it	ge
 8009092:	f8c8 3000 	strge.w	r3, [r8]
 8009096:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800909a:	4b9f      	ldr	r3, [pc, #636]	; (8009318 <_dtoa_r+0x2e8>)
 800909c:	bfb8      	it	lt
 800909e:	f8c8 2000 	strlt.w	r2, [r8]
 80090a2:	ea33 0309 	bics.w	r3, r3, r9
 80090a6:	d119      	bne.n	80090dc <_dtoa_r+0xac>
 80090a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80090ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80090ae:	6013      	str	r3, [r2, #0]
 80090b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090b4:	4333      	orrs	r3, r6
 80090b6:	f000 8580 	beq.w	8009bba <_dtoa_r+0xb8a>
 80090ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80090bc:	b953      	cbnz	r3, 80090d4 <_dtoa_r+0xa4>
 80090be:	4b97      	ldr	r3, [pc, #604]	; (800931c <_dtoa_r+0x2ec>)
 80090c0:	e022      	b.n	8009108 <_dtoa_r+0xd8>
 80090c2:	4b97      	ldr	r3, [pc, #604]	; (8009320 <_dtoa_r+0x2f0>)
 80090c4:	9308      	str	r3, [sp, #32]
 80090c6:	3308      	adds	r3, #8
 80090c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80090ca:	6013      	str	r3, [r2, #0]
 80090cc:	9808      	ldr	r0, [sp, #32]
 80090ce:	b019      	add	sp, #100	; 0x64
 80090d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d4:	4b91      	ldr	r3, [pc, #580]	; (800931c <_dtoa_r+0x2ec>)
 80090d6:	9308      	str	r3, [sp, #32]
 80090d8:	3303      	adds	r3, #3
 80090da:	e7f5      	b.n	80090c8 <_dtoa_r+0x98>
 80090dc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80090e0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80090e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090e8:	2200      	movs	r2, #0
 80090ea:	2300      	movs	r3, #0
 80090ec:	f7f7 fc5c 	bl	80009a8 <__aeabi_dcmpeq>
 80090f0:	4680      	mov	r8, r0
 80090f2:	b158      	cbz	r0, 800910c <_dtoa_r+0xdc>
 80090f4:	2301      	movs	r3, #1
 80090f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80090f8:	6013      	str	r3, [r2, #0]
 80090fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f000 8559 	beq.w	8009bb4 <_dtoa_r+0xb84>
 8009102:	4888      	ldr	r0, [pc, #544]	; (8009324 <_dtoa_r+0x2f4>)
 8009104:	6018      	str	r0, [r3, #0]
 8009106:	1e43      	subs	r3, r0, #1
 8009108:	9308      	str	r3, [sp, #32]
 800910a:	e7df      	b.n	80090cc <_dtoa_r+0x9c>
 800910c:	ab16      	add	r3, sp, #88	; 0x58
 800910e:	9301      	str	r3, [sp, #4]
 8009110:	ab17      	add	r3, sp, #92	; 0x5c
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	4628      	mov	r0, r5
 8009116:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800911a:	f001 f8c5 	bl	800a2a8 <__d2b>
 800911e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009122:	4682      	mov	sl, r0
 8009124:	2c00      	cmp	r4, #0
 8009126:	d07e      	beq.n	8009226 <_dtoa_r+0x1f6>
 8009128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800912c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800912e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009132:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009136:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800913a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800913e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009142:	2200      	movs	r2, #0
 8009144:	4b78      	ldr	r3, [pc, #480]	; (8009328 <_dtoa_r+0x2f8>)
 8009146:	f7f7 f80f 	bl	8000168 <__aeabi_dsub>
 800914a:	a36b      	add	r3, pc, #428	; (adr r3, 80092f8 <_dtoa_r+0x2c8>)
 800914c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009150:	f7f7 f9c2 	bl	80004d8 <__aeabi_dmul>
 8009154:	a36a      	add	r3, pc, #424	; (adr r3, 8009300 <_dtoa_r+0x2d0>)
 8009156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915a:	f7f7 f807 	bl	800016c <__adddf3>
 800915e:	4606      	mov	r6, r0
 8009160:	4620      	mov	r0, r4
 8009162:	460f      	mov	r7, r1
 8009164:	f7f7 f94e 	bl	8000404 <__aeabi_i2d>
 8009168:	a367      	add	r3, pc, #412	; (adr r3, 8009308 <_dtoa_r+0x2d8>)
 800916a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916e:	f7f7 f9b3 	bl	80004d8 <__aeabi_dmul>
 8009172:	4602      	mov	r2, r0
 8009174:	460b      	mov	r3, r1
 8009176:	4630      	mov	r0, r6
 8009178:	4639      	mov	r1, r7
 800917a:	f7f6 fff7 	bl	800016c <__adddf3>
 800917e:	4606      	mov	r6, r0
 8009180:	460f      	mov	r7, r1
 8009182:	f7f7 fc59 	bl	8000a38 <__aeabi_d2iz>
 8009186:	2200      	movs	r2, #0
 8009188:	4681      	mov	r9, r0
 800918a:	2300      	movs	r3, #0
 800918c:	4630      	mov	r0, r6
 800918e:	4639      	mov	r1, r7
 8009190:	f7f7 fc14 	bl	80009bc <__aeabi_dcmplt>
 8009194:	b148      	cbz	r0, 80091aa <_dtoa_r+0x17a>
 8009196:	4648      	mov	r0, r9
 8009198:	f7f7 f934 	bl	8000404 <__aeabi_i2d>
 800919c:	4632      	mov	r2, r6
 800919e:	463b      	mov	r3, r7
 80091a0:	f7f7 fc02 	bl	80009a8 <__aeabi_dcmpeq>
 80091a4:	b908      	cbnz	r0, 80091aa <_dtoa_r+0x17a>
 80091a6:	f109 39ff 	add.w	r9, r9, #4294967295
 80091aa:	f1b9 0f16 	cmp.w	r9, #22
 80091ae:	d857      	bhi.n	8009260 <_dtoa_r+0x230>
 80091b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80091b4:	4b5d      	ldr	r3, [pc, #372]	; (800932c <_dtoa_r+0x2fc>)
 80091b6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80091ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091be:	f7f7 fbfd 	bl	80009bc <__aeabi_dcmplt>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	d04e      	beq.n	8009264 <_dtoa_r+0x234>
 80091c6:	2300      	movs	r3, #0
 80091c8:	f109 39ff 	add.w	r9, r9, #4294967295
 80091cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80091ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80091d0:	1b1c      	subs	r4, r3, r4
 80091d2:	1e63      	subs	r3, r4, #1
 80091d4:	9309      	str	r3, [sp, #36]	; 0x24
 80091d6:	bf49      	itett	mi
 80091d8:	f1c4 0301 	rsbmi	r3, r4, #1
 80091dc:	2300      	movpl	r3, #0
 80091de:	9306      	strmi	r3, [sp, #24]
 80091e0:	2300      	movmi	r3, #0
 80091e2:	bf54      	ite	pl
 80091e4:	9306      	strpl	r3, [sp, #24]
 80091e6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80091e8:	f1b9 0f00 	cmp.w	r9, #0
 80091ec:	db3c      	blt.n	8009268 <_dtoa_r+0x238>
 80091ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80091f4:	444b      	add	r3, r9
 80091f6:	9309      	str	r3, [sp, #36]	; 0x24
 80091f8:	2300      	movs	r3, #0
 80091fa:	930a      	str	r3, [sp, #40]	; 0x28
 80091fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091fe:	2b09      	cmp	r3, #9
 8009200:	d86c      	bhi.n	80092dc <_dtoa_r+0x2ac>
 8009202:	2b05      	cmp	r3, #5
 8009204:	bfc4      	itt	gt
 8009206:	3b04      	subgt	r3, #4
 8009208:	9322      	strgt	r3, [sp, #136]	; 0x88
 800920a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800920c:	bfc8      	it	gt
 800920e:	2400      	movgt	r4, #0
 8009210:	f1a3 0302 	sub.w	r3, r3, #2
 8009214:	bfd8      	it	le
 8009216:	2401      	movle	r4, #1
 8009218:	2b03      	cmp	r3, #3
 800921a:	f200 808b 	bhi.w	8009334 <_dtoa_r+0x304>
 800921e:	e8df f003 	tbb	[pc, r3]
 8009222:	4f2d      	.short	0x4f2d
 8009224:	5b4d      	.short	0x5b4d
 8009226:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800922a:	441c      	add	r4, r3
 800922c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8009230:	2b20      	cmp	r3, #32
 8009232:	bfc3      	ittte	gt
 8009234:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009238:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800923c:	fa09 f303 	lslgt.w	r3, r9, r3
 8009240:	f1c3 0320 	rsble	r3, r3, #32
 8009244:	bfc6      	itte	gt
 8009246:	fa26 f000 	lsrgt.w	r0, r6, r0
 800924a:	4318      	orrgt	r0, r3
 800924c:	fa06 f003 	lslle.w	r0, r6, r3
 8009250:	f7f7 f8c8 	bl	80003e4 <__aeabi_ui2d>
 8009254:	2301      	movs	r3, #1
 8009256:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800925a:	3c01      	subs	r4, #1
 800925c:	9313      	str	r3, [sp, #76]	; 0x4c
 800925e:	e770      	b.n	8009142 <_dtoa_r+0x112>
 8009260:	2301      	movs	r3, #1
 8009262:	e7b3      	b.n	80091cc <_dtoa_r+0x19c>
 8009264:	900f      	str	r0, [sp, #60]	; 0x3c
 8009266:	e7b2      	b.n	80091ce <_dtoa_r+0x19e>
 8009268:	9b06      	ldr	r3, [sp, #24]
 800926a:	eba3 0309 	sub.w	r3, r3, r9
 800926e:	9306      	str	r3, [sp, #24]
 8009270:	f1c9 0300 	rsb	r3, r9, #0
 8009274:	930a      	str	r3, [sp, #40]	; 0x28
 8009276:	2300      	movs	r3, #0
 8009278:	930e      	str	r3, [sp, #56]	; 0x38
 800927a:	e7bf      	b.n	80091fc <_dtoa_r+0x1cc>
 800927c:	2300      	movs	r3, #0
 800927e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009280:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009282:	2b00      	cmp	r3, #0
 8009284:	dc59      	bgt.n	800933a <_dtoa_r+0x30a>
 8009286:	f04f 0b01 	mov.w	fp, #1
 800928a:	465b      	mov	r3, fp
 800928c:	f8cd b008 	str.w	fp, [sp, #8]
 8009290:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8009294:	2200      	movs	r2, #0
 8009296:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8009298:	6042      	str	r2, [r0, #4]
 800929a:	2204      	movs	r2, #4
 800929c:	f102 0614 	add.w	r6, r2, #20
 80092a0:	429e      	cmp	r6, r3
 80092a2:	6841      	ldr	r1, [r0, #4]
 80092a4:	d94f      	bls.n	8009346 <_dtoa_r+0x316>
 80092a6:	4628      	mov	r0, r5
 80092a8:	f000 fcd8 	bl	8009c5c <_Balloc>
 80092ac:	9008      	str	r0, [sp, #32]
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d14d      	bne.n	800934e <_dtoa_r+0x31e>
 80092b2:	4602      	mov	r2, r0
 80092b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80092b8:	4b1d      	ldr	r3, [pc, #116]	; (8009330 <_dtoa_r+0x300>)
 80092ba:	e6cd      	b.n	8009058 <_dtoa_r+0x28>
 80092bc:	2301      	movs	r3, #1
 80092be:	e7de      	b.n	800927e <_dtoa_r+0x24e>
 80092c0:	2300      	movs	r3, #0
 80092c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80092c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80092c6:	eb09 0b03 	add.w	fp, r9, r3
 80092ca:	f10b 0301 	add.w	r3, fp, #1
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	9302      	str	r3, [sp, #8]
 80092d2:	bfb8      	it	lt
 80092d4:	2301      	movlt	r3, #1
 80092d6:	e7dd      	b.n	8009294 <_dtoa_r+0x264>
 80092d8:	2301      	movs	r3, #1
 80092da:	e7f2      	b.n	80092c2 <_dtoa_r+0x292>
 80092dc:	2401      	movs	r4, #1
 80092de:	2300      	movs	r3, #0
 80092e0:	940b      	str	r4, [sp, #44]	; 0x2c
 80092e2:	9322      	str	r3, [sp, #136]	; 0x88
 80092e4:	f04f 3bff 	mov.w	fp, #4294967295
 80092e8:	2200      	movs	r2, #0
 80092ea:	2312      	movs	r3, #18
 80092ec:	f8cd b008 	str.w	fp, [sp, #8]
 80092f0:	9223      	str	r2, [sp, #140]	; 0x8c
 80092f2:	e7cf      	b.n	8009294 <_dtoa_r+0x264>
 80092f4:	f3af 8000 	nop.w
 80092f8:	636f4361 	.word	0x636f4361
 80092fc:	3fd287a7 	.word	0x3fd287a7
 8009300:	8b60c8b3 	.word	0x8b60c8b3
 8009304:	3fc68a28 	.word	0x3fc68a28
 8009308:	509f79fb 	.word	0x509f79fb
 800930c:	3fd34413 	.word	0x3fd34413
 8009310:	0800b451 	.word	0x0800b451
 8009314:	0800b468 	.word	0x0800b468
 8009318:	7ff00000 	.word	0x7ff00000
 800931c:	0800b44d 	.word	0x0800b44d
 8009320:	0800b444 	.word	0x0800b444
 8009324:	0800b421 	.word	0x0800b421
 8009328:	3ff80000 	.word	0x3ff80000
 800932c:	0800b560 	.word	0x0800b560
 8009330:	0800b4c7 	.word	0x0800b4c7
 8009334:	2301      	movs	r3, #1
 8009336:	930b      	str	r3, [sp, #44]	; 0x2c
 8009338:	e7d4      	b.n	80092e4 <_dtoa_r+0x2b4>
 800933a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800933e:	465b      	mov	r3, fp
 8009340:	f8cd b008 	str.w	fp, [sp, #8]
 8009344:	e7a6      	b.n	8009294 <_dtoa_r+0x264>
 8009346:	3101      	adds	r1, #1
 8009348:	6041      	str	r1, [r0, #4]
 800934a:	0052      	lsls	r2, r2, #1
 800934c:	e7a6      	b.n	800929c <_dtoa_r+0x26c>
 800934e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009350:	9a08      	ldr	r2, [sp, #32]
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	9b02      	ldr	r3, [sp, #8]
 8009356:	2b0e      	cmp	r3, #14
 8009358:	f200 80a8 	bhi.w	80094ac <_dtoa_r+0x47c>
 800935c:	2c00      	cmp	r4, #0
 800935e:	f000 80a5 	beq.w	80094ac <_dtoa_r+0x47c>
 8009362:	f1b9 0f00 	cmp.w	r9, #0
 8009366:	dd34      	ble.n	80093d2 <_dtoa_r+0x3a2>
 8009368:	4a9a      	ldr	r2, [pc, #616]	; (80095d4 <_dtoa_r+0x5a4>)
 800936a:	f009 030f 	and.w	r3, r9, #15
 800936e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009372:	f419 7f80 	tst.w	r9, #256	; 0x100
 8009376:	e9d3 3400 	ldrd	r3, r4, [r3]
 800937a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800937e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8009382:	d016      	beq.n	80093b2 <_dtoa_r+0x382>
 8009384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009388:	4b93      	ldr	r3, [pc, #588]	; (80095d8 <_dtoa_r+0x5a8>)
 800938a:	2703      	movs	r7, #3
 800938c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009390:	f7f7 f9cc 	bl	800072c <__aeabi_ddiv>
 8009394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009398:	f004 040f 	and.w	r4, r4, #15
 800939c:	4e8e      	ldr	r6, [pc, #568]	; (80095d8 <_dtoa_r+0x5a8>)
 800939e:	b954      	cbnz	r4, 80093b6 <_dtoa_r+0x386>
 80093a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80093a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093a8:	f7f7 f9c0 	bl	800072c <__aeabi_ddiv>
 80093ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093b0:	e029      	b.n	8009406 <_dtoa_r+0x3d6>
 80093b2:	2702      	movs	r7, #2
 80093b4:	e7f2      	b.n	800939c <_dtoa_r+0x36c>
 80093b6:	07e1      	lsls	r1, r4, #31
 80093b8:	d508      	bpl.n	80093cc <_dtoa_r+0x39c>
 80093ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80093be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80093c2:	f7f7 f889 	bl	80004d8 <__aeabi_dmul>
 80093c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80093ca:	3701      	adds	r7, #1
 80093cc:	1064      	asrs	r4, r4, #1
 80093ce:	3608      	adds	r6, #8
 80093d0:	e7e5      	b.n	800939e <_dtoa_r+0x36e>
 80093d2:	f000 80a5 	beq.w	8009520 <_dtoa_r+0x4f0>
 80093d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80093da:	f1c9 0400 	rsb	r4, r9, #0
 80093de:	4b7d      	ldr	r3, [pc, #500]	; (80095d4 <_dtoa_r+0x5a4>)
 80093e0:	f004 020f 	and.w	r2, r4, #15
 80093e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ec:	f7f7 f874 	bl	80004d8 <__aeabi_dmul>
 80093f0:	2702      	movs	r7, #2
 80093f2:	2300      	movs	r3, #0
 80093f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093f8:	4e77      	ldr	r6, [pc, #476]	; (80095d8 <_dtoa_r+0x5a8>)
 80093fa:	1124      	asrs	r4, r4, #4
 80093fc:	2c00      	cmp	r4, #0
 80093fe:	f040 8084 	bne.w	800950a <_dtoa_r+0x4da>
 8009402:	2b00      	cmp	r3, #0
 8009404:	d1d2      	bne.n	80093ac <_dtoa_r+0x37c>
 8009406:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009408:	2b00      	cmp	r3, #0
 800940a:	f000 808b 	beq.w	8009524 <_dtoa_r+0x4f4>
 800940e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009412:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009416:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800941a:	2200      	movs	r2, #0
 800941c:	4b6f      	ldr	r3, [pc, #444]	; (80095dc <_dtoa_r+0x5ac>)
 800941e:	f7f7 facd 	bl	80009bc <__aeabi_dcmplt>
 8009422:	2800      	cmp	r0, #0
 8009424:	d07e      	beq.n	8009524 <_dtoa_r+0x4f4>
 8009426:	9b02      	ldr	r3, [sp, #8]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d07b      	beq.n	8009524 <_dtoa_r+0x4f4>
 800942c:	f1bb 0f00 	cmp.w	fp, #0
 8009430:	dd38      	ble.n	80094a4 <_dtoa_r+0x474>
 8009432:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009436:	2200      	movs	r2, #0
 8009438:	4b69      	ldr	r3, [pc, #420]	; (80095e0 <_dtoa_r+0x5b0>)
 800943a:	f7f7 f84d 	bl	80004d8 <__aeabi_dmul>
 800943e:	465c      	mov	r4, fp
 8009440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009444:	f109 38ff 	add.w	r8, r9, #4294967295
 8009448:	3701      	adds	r7, #1
 800944a:	4638      	mov	r0, r7
 800944c:	f7f6 ffda 	bl	8000404 <__aeabi_i2d>
 8009450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009454:	f7f7 f840 	bl	80004d8 <__aeabi_dmul>
 8009458:	2200      	movs	r2, #0
 800945a:	4b62      	ldr	r3, [pc, #392]	; (80095e4 <_dtoa_r+0x5b4>)
 800945c:	f7f6 fe86 	bl	800016c <__adddf3>
 8009460:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009464:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009468:	9611      	str	r6, [sp, #68]	; 0x44
 800946a:	2c00      	cmp	r4, #0
 800946c:	d15d      	bne.n	800952a <_dtoa_r+0x4fa>
 800946e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009472:	2200      	movs	r2, #0
 8009474:	4b5c      	ldr	r3, [pc, #368]	; (80095e8 <_dtoa_r+0x5b8>)
 8009476:	f7f6 fe77 	bl	8000168 <__aeabi_dsub>
 800947a:	4602      	mov	r2, r0
 800947c:	460b      	mov	r3, r1
 800947e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009482:	4633      	mov	r3, r6
 8009484:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009486:	f7f7 fab7 	bl	80009f8 <__aeabi_dcmpgt>
 800948a:	2800      	cmp	r0, #0
 800948c:	f040 829e 	bne.w	80099cc <_dtoa_r+0x99c>
 8009490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009494:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009496:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800949a:	f7f7 fa8f 	bl	80009bc <__aeabi_dcmplt>
 800949e:	2800      	cmp	r0, #0
 80094a0:	f040 8292 	bne.w	80099c8 <_dtoa_r+0x998>
 80094a4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80094a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80094ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	f2c0 8153 	blt.w	800975a <_dtoa_r+0x72a>
 80094b4:	f1b9 0f0e 	cmp.w	r9, #14
 80094b8:	f300 814f 	bgt.w	800975a <_dtoa_r+0x72a>
 80094bc:	4b45      	ldr	r3, [pc, #276]	; (80095d4 <_dtoa_r+0x5a4>)
 80094be:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80094c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80094c6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80094ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f280 80db 	bge.w	8009688 <_dtoa_r+0x658>
 80094d2:	9b02      	ldr	r3, [sp, #8]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f300 80d7 	bgt.w	8009688 <_dtoa_r+0x658>
 80094da:	f040 8274 	bne.w	80099c6 <_dtoa_r+0x996>
 80094de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094e2:	2200      	movs	r2, #0
 80094e4:	4b40      	ldr	r3, [pc, #256]	; (80095e8 <_dtoa_r+0x5b8>)
 80094e6:	f7f6 fff7 	bl	80004d8 <__aeabi_dmul>
 80094ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094ee:	f7f7 fa79 	bl	80009e4 <__aeabi_dcmpge>
 80094f2:	9c02      	ldr	r4, [sp, #8]
 80094f4:	4626      	mov	r6, r4
 80094f6:	2800      	cmp	r0, #0
 80094f8:	f040 824a 	bne.w	8009990 <_dtoa_r+0x960>
 80094fc:	2331      	movs	r3, #49	; 0x31
 80094fe:	9f08      	ldr	r7, [sp, #32]
 8009500:	f109 0901 	add.w	r9, r9, #1
 8009504:	f807 3b01 	strb.w	r3, [r7], #1
 8009508:	e246      	b.n	8009998 <_dtoa_r+0x968>
 800950a:	07e2      	lsls	r2, r4, #31
 800950c:	d505      	bpl.n	800951a <_dtoa_r+0x4ea>
 800950e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009512:	f7f6 ffe1 	bl	80004d8 <__aeabi_dmul>
 8009516:	2301      	movs	r3, #1
 8009518:	3701      	adds	r7, #1
 800951a:	1064      	asrs	r4, r4, #1
 800951c:	3608      	adds	r6, #8
 800951e:	e76d      	b.n	80093fc <_dtoa_r+0x3cc>
 8009520:	2702      	movs	r7, #2
 8009522:	e770      	b.n	8009406 <_dtoa_r+0x3d6>
 8009524:	46c8      	mov	r8, r9
 8009526:	9c02      	ldr	r4, [sp, #8]
 8009528:	e78f      	b.n	800944a <_dtoa_r+0x41a>
 800952a:	9908      	ldr	r1, [sp, #32]
 800952c:	4b29      	ldr	r3, [pc, #164]	; (80095d4 <_dtoa_r+0x5a4>)
 800952e:	4421      	add	r1, r4
 8009530:	9112      	str	r1, [sp, #72]	; 0x48
 8009532:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009534:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009538:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800953c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009540:	2900      	cmp	r1, #0
 8009542:	d055      	beq.n	80095f0 <_dtoa_r+0x5c0>
 8009544:	2000      	movs	r0, #0
 8009546:	4929      	ldr	r1, [pc, #164]	; (80095ec <_dtoa_r+0x5bc>)
 8009548:	f7f7 f8f0 	bl	800072c <__aeabi_ddiv>
 800954c:	463b      	mov	r3, r7
 800954e:	4632      	mov	r2, r6
 8009550:	f7f6 fe0a 	bl	8000168 <__aeabi_dsub>
 8009554:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009558:	9f08      	ldr	r7, [sp, #32]
 800955a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800955e:	f7f7 fa6b 	bl	8000a38 <__aeabi_d2iz>
 8009562:	4604      	mov	r4, r0
 8009564:	f7f6 ff4e 	bl	8000404 <__aeabi_i2d>
 8009568:	4602      	mov	r2, r0
 800956a:	460b      	mov	r3, r1
 800956c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009570:	f7f6 fdfa 	bl	8000168 <__aeabi_dsub>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	3430      	adds	r4, #48	; 0x30
 800957a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800957e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009582:	f807 4b01 	strb.w	r4, [r7], #1
 8009586:	f7f7 fa19 	bl	80009bc <__aeabi_dcmplt>
 800958a:	2800      	cmp	r0, #0
 800958c:	d174      	bne.n	8009678 <_dtoa_r+0x648>
 800958e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009592:	2000      	movs	r0, #0
 8009594:	4911      	ldr	r1, [pc, #68]	; (80095dc <_dtoa_r+0x5ac>)
 8009596:	f7f6 fde7 	bl	8000168 <__aeabi_dsub>
 800959a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800959e:	f7f7 fa0d 	bl	80009bc <__aeabi_dcmplt>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	f040 80b6 	bne.w	8009714 <_dtoa_r+0x6e4>
 80095a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80095aa:	429f      	cmp	r7, r3
 80095ac:	f43f af7a 	beq.w	80094a4 <_dtoa_r+0x474>
 80095b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80095b4:	2200      	movs	r2, #0
 80095b6:	4b0a      	ldr	r3, [pc, #40]	; (80095e0 <_dtoa_r+0x5b0>)
 80095b8:	f7f6 ff8e 	bl	80004d8 <__aeabi_dmul>
 80095bc:	2200      	movs	r2, #0
 80095be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80095c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095c6:	4b06      	ldr	r3, [pc, #24]	; (80095e0 <_dtoa_r+0x5b0>)
 80095c8:	f7f6 ff86 	bl	80004d8 <__aeabi_dmul>
 80095cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095d0:	e7c3      	b.n	800955a <_dtoa_r+0x52a>
 80095d2:	bf00      	nop
 80095d4:	0800b560 	.word	0x0800b560
 80095d8:	0800b538 	.word	0x0800b538
 80095dc:	3ff00000 	.word	0x3ff00000
 80095e0:	40240000 	.word	0x40240000
 80095e4:	401c0000 	.word	0x401c0000
 80095e8:	40140000 	.word	0x40140000
 80095ec:	3fe00000 	.word	0x3fe00000
 80095f0:	4630      	mov	r0, r6
 80095f2:	4639      	mov	r1, r7
 80095f4:	f7f6 ff70 	bl	80004d8 <__aeabi_dmul>
 80095f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80095fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80095fe:	9c08      	ldr	r4, [sp, #32]
 8009600:	9314      	str	r3, [sp, #80]	; 0x50
 8009602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009606:	f7f7 fa17 	bl	8000a38 <__aeabi_d2iz>
 800960a:	9015      	str	r0, [sp, #84]	; 0x54
 800960c:	f7f6 fefa 	bl	8000404 <__aeabi_i2d>
 8009610:	4602      	mov	r2, r0
 8009612:	460b      	mov	r3, r1
 8009614:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009618:	f7f6 fda6 	bl	8000168 <__aeabi_dsub>
 800961c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800961e:	4606      	mov	r6, r0
 8009620:	3330      	adds	r3, #48	; 0x30
 8009622:	f804 3b01 	strb.w	r3, [r4], #1
 8009626:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009628:	460f      	mov	r7, r1
 800962a:	429c      	cmp	r4, r3
 800962c:	f04f 0200 	mov.w	r2, #0
 8009630:	d124      	bne.n	800967c <_dtoa_r+0x64c>
 8009632:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009636:	4bb3      	ldr	r3, [pc, #716]	; (8009904 <_dtoa_r+0x8d4>)
 8009638:	f7f6 fd98 	bl	800016c <__adddf3>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4630      	mov	r0, r6
 8009642:	4639      	mov	r1, r7
 8009644:	f7f7 f9d8 	bl	80009f8 <__aeabi_dcmpgt>
 8009648:	2800      	cmp	r0, #0
 800964a:	d162      	bne.n	8009712 <_dtoa_r+0x6e2>
 800964c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009650:	2000      	movs	r0, #0
 8009652:	49ac      	ldr	r1, [pc, #688]	; (8009904 <_dtoa_r+0x8d4>)
 8009654:	f7f6 fd88 	bl	8000168 <__aeabi_dsub>
 8009658:	4602      	mov	r2, r0
 800965a:	460b      	mov	r3, r1
 800965c:	4630      	mov	r0, r6
 800965e:	4639      	mov	r1, r7
 8009660:	f7f7 f9ac 	bl	80009bc <__aeabi_dcmplt>
 8009664:	2800      	cmp	r0, #0
 8009666:	f43f af1d 	beq.w	80094a4 <_dtoa_r+0x474>
 800966a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800966c:	1e7b      	subs	r3, r7, #1
 800966e:	9314      	str	r3, [sp, #80]	; 0x50
 8009670:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8009674:	2b30      	cmp	r3, #48	; 0x30
 8009676:	d0f8      	beq.n	800966a <_dtoa_r+0x63a>
 8009678:	46c1      	mov	r9, r8
 800967a:	e03a      	b.n	80096f2 <_dtoa_r+0x6c2>
 800967c:	4ba2      	ldr	r3, [pc, #648]	; (8009908 <_dtoa_r+0x8d8>)
 800967e:	f7f6 ff2b 	bl	80004d8 <__aeabi_dmul>
 8009682:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009686:	e7bc      	b.n	8009602 <_dtoa_r+0x5d2>
 8009688:	9f08      	ldr	r7, [sp, #32]
 800968a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800968e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009692:	f7f7 f84b 	bl	800072c <__aeabi_ddiv>
 8009696:	f7f7 f9cf 	bl	8000a38 <__aeabi_d2iz>
 800969a:	4604      	mov	r4, r0
 800969c:	f7f6 feb2 	bl	8000404 <__aeabi_i2d>
 80096a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096a4:	f7f6 ff18 	bl	80004d8 <__aeabi_dmul>
 80096a8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80096ac:	460b      	mov	r3, r1
 80096ae:	4602      	mov	r2, r0
 80096b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096b4:	f7f6 fd58 	bl	8000168 <__aeabi_dsub>
 80096b8:	f807 6b01 	strb.w	r6, [r7], #1
 80096bc:	9e08      	ldr	r6, [sp, #32]
 80096be:	9b02      	ldr	r3, [sp, #8]
 80096c0:	1bbe      	subs	r6, r7, r6
 80096c2:	42b3      	cmp	r3, r6
 80096c4:	d13a      	bne.n	800973c <_dtoa_r+0x70c>
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	f7f6 fd4f 	bl	800016c <__adddf3>
 80096ce:	4602      	mov	r2, r0
 80096d0:	460b      	mov	r3, r1
 80096d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80096d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096da:	f7f7 f98d 	bl	80009f8 <__aeabi_dcmpgt>
 80096de:	bb58      	cbnz	r0, 8009738 <_dtoa_r+0x708>
 80096e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096e8:	f7f7 f95e 	bl	80009a8 <__aeabi_dcmpeq>
 80096ec:	b108      	cbz	r0, 80096f2 <_dtoa_r+0x6c2>
 80096ee:	07e1      	lsls	r1, r4, #31
 80096f0:	d422      	bmi.n	8009738 <_dtoa_r+0x708>
 80096f2:	4628      	mov	r0, r5
 80096f4:	4651      	mov	r1, sl
 80096f6:	f000 faf1 	bl	8009cdc <_Bfree>
 80096fa:	2300      	movs	r3, #0
 80096fc:	703b      	strb	r3, [r7, #0]
 80096fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009700:	f109 0001 	add.w	r0, r9, #1
 8009704:	6018      	str	r0, [r3, #0]
 8009706:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009708:	2b00      	cmp	r3, #0
 800970a:	f43f acdf 	beq.w	80090cc <_dtoa_r+0x9c>
 800970e:	601f      	str	r7, [r3, #0]
 8009710:	e4dc      	b.n	80090cc <_dtoa_r+0x9c>
 8009712:	4627      	mov	r7, r4
 8009714:	463b      	mov	r3, r7
 8009716:	461f      	mov	r7, r3
 8009718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800971c:	2a39      	cmp	r2, #57	; 0x39
 800971e:	d107      	bne.n	8009730 <_dtoa_r+0x700>
 8009720:	9a08      	ldr	r2, [sp, #32]
 8009722:	429a      	cmp	r2, r3
 8009724:	d1f7      	bne.n	8009716 <_dtoa_r+0x6e6>
 8009726:	2230      	movs	r2, #48	; 0x30
 8009728:	9908      	ldr	r1, [sp, #32]
 800972a:	f108 0801 	add.w	r8, r8, #1
 800972e:	700a      	strb	r2, [r1, #0]
 8009730:	781a      	ldrb	r2, [r3, #0]
 8009732:	3201      	adds	r2, #1
 8009734:	701a      	strb	r2, [r3, #0]
 8009736:	e79f      	b.n	8009678 <_dtoa_r+0x648>
 8009738:	46c8      	mov	r8, r9
 800973a:	e7eb      	b.n	8009714 <_dtoa_r+0x6e4>
 800973c:	2200      	movs	r2, #0
 800973e:	4b72      	ldr	r3, [pc, #456]	; (8009908 <_dtoa_r+0x8d8>)
 8009740:	f7f6 feca 	bl	80004d8 <__aeabi_dmul>
 8009744:	4602      	mov	r2, r0
 8009746:	460b      	mov	r3, r1
 8009748:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800974c:	2200      	movs	r2, #0
 800974e:	2300      	movs	r3, #0
 8009750:	f7f7 f92a 	bl	80009a8 <__aeabi_dcmpeq>
 8009754:	2800      	cmp	r0, #0
 8009756:	d098      	beq.n	800968a <_dtoa_r+0x65a>
 8009758:	e7cb      	b.n	80096f2 <_dtoa_r+0x6c2>
 800975a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800975c:	2a00      	cmp	r2, #0
 800975e:	f000 80cd 	beq.w	80098fc <_dtoa_r+0x8cc>
 8009762:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009764:	2a01      	cmp	r2, #1
 8009766:	f300 80af 	bgt.w	80098c8 <_dtoa_r+0x898>
 800976a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800976c:	2a00      	cmp	r2, #0
 800976e:	f000 80a7 	beq.w	80098c0 <_dtoa_r+0x890>
 8009772:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009776:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009778:	9f06      	ldr	r7, [sp, #24]
 800977a:	9a06      	ldr	r2, [sp, #24]
 800977c:	2101      	movs	r1, #1
 800977e:	441a      	add	r2, r3
 8009780:	9206      	str	r2, [sp, #24]
 8009782:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009784:	4628      	mov	r0, r5
 8009786:	441a      	add	r2, r3
 8009788:	9209      	str	r2, [sp, #36]	; 0x24
 800978a:	f000 fb61 	bl	8009e50 <__i2b>
 800978e:	4606      	mov	r6, r0
 8009790:	2f00      	cmp	r7, #0
 8009792:	dd0c      	ble.n	80097ae <_dtoa_r+0x77e>
 8009794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009796:	2b00      	cmp	r3, #0
 8009798:	dd09      	ble.n	80097ae <_dtoa_r+0x77e>
 800979a:	42bb      	cmp	r3, r7
 800979c:	bfa8      	it	ge
 800979e:	463b      	movge	r3, r7
 80097a0:	9a06      	ldr	r2, [sp, #24]
 80097a2:	1aff      	subs	r7, r7, r3
 80097a4:	1ad2      	subs	r2, r2, r3
 80097a6:	9206      	str	r2, [sp, #24]
 80097a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097aa:	1ad3      	subs	r3, r2, r3
 80097ac:	9309      	str	r3, [sp, #36]	; 0x24
 80097ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097b0:	b1f3      	cbz	r3, 80097f0 <_dtoa_r+0x7c0>
 80097b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	f000 80a9 	beq.w	800990c <_dtoa_r+0x8dc>
 80097ba:	2c00      	cmp	r4, #0
 80097bc:	dd10      	ble.n	80097e0 <_dtoa_r+0x7b0>
 80097be:	4631      	mov	r1, r6
 80097c0:	4622      	mov	r2, r4
 80097c2:	4628      	mov	r0, r5
 80097c4:	f000 fbfe 	bl	8009fc4 <__pow5mult>
 80097c8:	4652      	mov	r2, sl
 80097ca:	4601      	mov	r1, r0
 80097cc:	4606      	mov	r6, r0
 80097ce:	4628      	mov	r0, r5
 80097d0:	f000 fb54 	bl	8009e7c <__multiply>
 80097d4:	4680      	mov	r8, r0
 80097d6:	4651      	mov	r1, sl
 80097d8:	4628      	mov	r0, r5
 80097da:	f000 fa7f 	bl	8009cdc <_Bfree>
 80097de:	46c2      	mov	sl, r8
 80097e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097e2:	1b1a      	subs	r2, r3, r4
 80097e4:	d004      	beq.n	80097f0 <_dtoa_r+0x7c0>
 80097e6:	4651      	mov	r1, sl
 80097e8:	4628      	mov	r0, r5
 80097ea:	f000 fbeb 	bl	8009fc4 <__pow5mult>
 80097ee:	4682      	mov	sl, r0
 80097f0:	2101      	movs	r1, #1
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 fb2c 	bl	8009e50 <__i2b>
 80097f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097fa:	4604      	mov	r4, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f340 8087 	ble.w	8009910 <_dtoa_r+0x8e0>
 8009802:	461a      	mov	r2, r3
 8009804:	4601      	mov	r1, r0
 8009806:	4628      	mov	r0, r5
 8009808:	f000 fbdc 	bl	8009fc4 <__pow5mult>
 800980c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800980e:	4604      	mov	r4, r0
 8009810:	2b01      	cmp	r3, #1
 8009812:	f340 8080 	ble.w	8009916 <_dtoa_r+0x8e6>
 8009816:	f04f 0800 	mov.w	r8, #0
 800981a:	6923      	ldr	r3, [r4, #16]
 800981c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009820:	6918      	ldr	r0, [r3, #16]
 8009822:	f000 fac7 	bl	8009db4 <__hi0bits>
 8009826:	f1c0 0020 	rsb	r0, r0, #32
 800982a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800982c:	4418      	add	r0, r3
 800982e:	f010 001f 	ands.w	r0, r0, #31
 8009832:	f000 8092 	beq.w	800995a <_dtoa_r+0x92a>
 8009836:	f1c0 0320 	rsb	r3, r0, #32
 800983a:	2b04      	cmp	r3, #4
 800983c:	f340 808a 	ble.w	8009954 <_dtoa_r+0x924>
 8009840:	f1c0 001c 	rsb	r0, r0, #28
 8009844:	9b06      	ldr	r3, [sp, #24]
 8009846:	4407      	add	r7, r0
 8009848:	4403      	add	r3, r0
 800984a:	9306      	str	r3, [sp, #24]
 800984c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800984e:	4403      	add	r3, r0
 8009850:	9309      	str	r3, [sp, #36]	; 0x24
 8009852:	9b06      	ldr	r3, [sp, #24]
 8009854:	2b00      	cmp	r3, #0
 8009856:	dd05      	ble.n	8009864 <_dtoa_r+0x834>
 8009858:	4651      	mov	r1, sl
 800985a:	461a      	mov	r2, r3
 800985c:	4628      	mov	r0, r5
 800985e:	f000 fc0b 	bl	800a078 <__lshift>
 8009862:	4682      	mov	sl, r0
 8009864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009866:	2b00      	cmp	r3, #0
 8009868:	dd05      	ble.n	8009876 <_dtoa_r+0x846>
 800986a:	4621      	mov	r1, r4
 800986c:	461a      	mov	r2, r3
 800986e:	4628      	mov	r0, r5
 8009870:	f000 fc02 	bl	800a078 <__lshift>
 8009874:	4604      	mov	r4, r0
 8009876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009878:	2b00      	cmp	r3, #0
 800987a:	d070      	beq.n	800995e <_dtoa_r+0x92e>
 800987c:	4621      	mov	r1, r4
 800987e:	4650      	mov	r0, sl
 8009880:	f000 fc66 	bl	800a150 <__mcmp>
 8009884:	2800      	cmp	r0, #0
 8009886:	da6a      	bge.n	800995e <_dtoa_r+0x92e>
 8009888:	2300      	movs	r3, #0
 800988a:	4651      	mov	r1, sl
 800988c:	220a      	movs	r2, #10
 800988e:	4628      	mov	r0, r5
 8009890:	f000 fa46 	bl	8009d20 <__multadd>
 8009894:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009896:	4682      	mov	sl, r0
 8009898:	f109 39ff 	add.w	r9, r9, #4294967295
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 8193 	beq.w	8009bc8 <_dtoa_r+0xb98>
 80098a2:	4631      	mov	r1, r6
 80098a4:	2300      	movs	r3, #0
 80098a6:	220a      	movs	r2, #10
 80098a8:	4628      	mov	r0, r5
 80098aa:	f000 fa39 	bl	8009d20 <__multadd>
 80098ae:	f1bb 0f00 	cmp.w	fp, #0
 80098b2:	4606      	mov	r6, r0
 80098b4:	f300 8093 	bgt.w	80099de <_dtoa_r+0x9ae>
 80098b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80098ba:	2b02      	cmp	r3, #2
 80098bc:	dc57      	bgt.n	800996e <_dtoa_r+0x93e>
 80098be:	e08e      	b.n	80099de <_dtoa_r+0x9ae>
 80098c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80098c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80098c6:	e756      	b.n	8009776 <_dtoa_r+0x746>
 80098c8:	9b02      	ldr	r3, [sp, #8]
 80098ca:	1e5c      	subs	r4, r3, #1
 80098cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ce:	42a3      	cmp	r3, r4
 80098d0:	bfb7      	itett	lt
 80098d2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80098d4:	1b1c      	subge	r4, r3, r4
 80098d6:	1ae2      	sublt	r2, r4, r3
 80098d8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80098da:	bfbe      	ittt	lt
 80098dc:	940a      	strlt	r4, [sp, #40]	; 0x28
 80098de:	189b      	addlt	r3, r3, r2
 80098e0:	930e      	strlt	r3, [sp, #56]	; 0x38
 80098e2:	9b02      	ldr	r3, [sp, #8]
 80098e4:	bfb8      	it	lt
 80098e6:	2400      	movlt	r4, #0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	bfbb      	ittet	lt
 80098ec:	9b06      	ldrlt	r3, [sp, #24]
 80098ee:	9a02      	ldrlt	r2, [sp, #8]
 80098f0:	9f06      	ldrge	r7, [sp, #24]
 80098f2:	1a9f      	sublt	r7, r3, r2
 80098f4:	bfac      	ite	ge
 80098f6:	9b02      	ldrge	r3, [sp, #8]
 80098f8:	2300      	movlt	r3, #0
 80098fa:	e73e      	b.n	800977a <_dtoa_r+0x74a>
 80098fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80098fe:	9f06      	ldr	r7, [sp, #24]
 8009900:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009902:	e745      	b.n	8009790 <_dtoa_r+0x760>
 8009904:	3fe00000 	.word	0x3fe00000
 8009908:	40240000 	.word	0x40240000
 800990c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800990e:	e76a      	b.n	80097e6 <_dtoa_r+0x7b6>
 8009910:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009912:	2b01      	cmp	r3, #1
 8009914:	dc19      	bgt.n	800994a <_dtoa_r+0x91a>
 8009916:	9b04      	ldr	r3, [sp, #16]
 8009918:	b9bb      	cbnz	r3, 800994a <_dtoa_r+0x91a>
 800991a:	9b05      	ldr	r3, [sp, #20]
 800991c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009920:	b99b      	cbnz	r3, 800994a <_dtoa_r+0x91a>
 8009922:	9b05      	ldr	r3, [sp, #20]
 8009924:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009928:	0d1b      	lsrs	r3, r3, #20
 800992a:	051b      	lsls	r3, r3, #20
 800992c:	b183      	cbz	r3, 8009950 <_dtoa_r+0x920>
 800992e:	f04f 0801 	mov.w	r8, #1
 8009932:	9b06      	ldr	r3, [sp, #24]
 8009934:	3301      	adds	r3, #1
 8009936:	9306      	str	r3, [sp, #24]
 8009938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800993a:	3301      	adds	r3, #1
 800993c:	9309      	str	r3, [sp, #36]	; 0x24
 800993e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009940:	2b00      	cmp	r3, #0
 8009942:	f47f af6a 	bne.w	800981a <_dtoa_r+0x7ea>
 8009946:	2001      	movs	r0, #1
 8009948:	e76f      	b.n	800982a <_dtoa_r+0x7fa>
 800994a:	f04f 0800 	mov.w	r8, #0
 800994e:	e7f6      	b.n	800993e <_dtoa_r+0x90e>
 8009950:	4698      	mov	r8, r3
 8009952:	e7f4      	b.n	800993e <_dtoa_r+0x90e>
 8009954:	f43f af7d 	beq.w	8009852 <_dtoa_r+0x822>
 8009958:	4618      	mov	r0, r3
 800995a:	301c      	adds	r0, #28
 800995c:	e772      	b.n	8009844 <_dtoa_r+0x814>
 800995e:	9b02      	ldr	r3, [sp, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	dc36      	bgt.n	80099d2 <_dtoa_r+0x9a2>
 8009964:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009966:	2b02      	cmp	r3, #2
 8009968:	dd33      	ble.n	80099d2 <_dtoa_r+0x9a2>
 800996a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800996e:	f1bb 0f00 	cmp.w	fp, #0
 8009972:	d10d      	bne.n	8009990 <_dtoa_r+0x960>
 8009974:	4621      	mov	r1, r4
 8009976:	465b      	mov	r3, fp
 8009978:	2205      	movs	r2, #5
 800997a:	4628      	mov	r0, r5
 800997c:	f000 f9d0 	bl	8009d20 <__multadd>
 8009980:	4601      	mov	r1, r0
 8009982:	4604      	mov	r4, r0
 8009984:	4650      	mov	r0, sl
 8009986:	f000 fbe3 	bl	800a150 <__mcmp>
 800998a:	2800      	cmp	r0, #0
 800998c:	f73f adb6 	bgt.w	80094fc <_dtoa_r+0x4cc>
 8009990:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009992:	9f08      	ldr	r7, [sp, #32]
 8009994:	ea6f 0903 	mvn.w	r9, r3
 8009998:	f04f 0800 	mov.w	r8, #0
 800999c:	4621      	mov	r1, r4
 800999e:	4628      	mov	r0, r5
 80099a0:	f000 f99c 	bl	8009cdc <_Bfree>
 80099a4:	2e00      	cmp	r6, #0
 80099a6:	f43f aea4 	beq.w	80096f2 <_dtoa_r+0x6c2>
 80099aa:	f1b8 0f00 	cmp.w	r8, #0
 80099ae:	d005      	beq.n	80099bc <_dtoa_r+0x98c>
 80099b0:	45b0      	cmp	r8, r6
 80099b2:	d003      	beq.n	80099bc <_dtoa_r+0x98c>
 80099b4:	4641      	mov	r1, r8
 80099b6:	4628      	mov	r0, r5
 80099b8:	f000 f990 	bl	8009cdc <_Bfree>
 80099bc:	4631      	mov	r1, r6
 80099be:	4628      	mov	r0, r5
 80099c0:	f000 f98c 	bl	8009cdc <_Bfree>
 80099c4:	e695      	b.n	80096f2 <_dtoa_r+0x6c2>
 80099c6:	2400      	movs	r4, #0
 80099c8:	4626      	mov	r6, r4
 80099ca:	e7e1      	b.n	8009990 <_dtoa_r+0x960>
 80099cc:	46c1      	mov	r9, r8
 80099ce:	4626      	mov	r6, r4
 80099d0:	e594      	b.n	80094fc <_dtoa_r+0x4cc>
 80099d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099d4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	f000 80fc 	beq.w	8009bd6 <_dtoa_r+0xba6>
 80099de:	2f00      	cmp	r7, #0
 80099e0:	dd05      	ble.n	80099ee <_dtoa_r+0x9be>
 80099e2:	4631      	mov	r1, r6
 80099e4:	463a      	mov	r2, r7
 80099e6:	4628      	mov	r0, r5
 80099e8:	f000 fb46 	bl	800a078 <__lshift>
 80099ec:	4606      	mov	r6, r0
 80099ee:	f1b8 0f00 	cmp.w	r8, #0
 80099f2:	d05c      	beq.n	8009aae <_dtoa_r+0xa7e>
 80099f4:	4628      	mov	r0, r5
 80099f6:	6871      	ldr	r1, [r6, #4]
 80099f8:	f000 f930 	bl	8009c5c <_Balloc>
 80099fc:	4607      	mov	r7, r0
 80099fe:	b928      	cbnz	r0, 8009a0c <_dtoa_r+0x9dc>
 8009a00:	4602      	mov	r2, r0
 8009a02:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009a06:	4b7e      	ldr	r3, [pc, #504]	; (8009c00 <_dtoa_r+0xbd0>)
 8009a08:	f7ff bb26 	b.w	8009058 <_dtoa_r+0x28>
 8009a0c:	6932      	ldr	r2, [r6, #16]
 8009a0e:	f106 010c 	add.w	r1, r6, #12
 8009a12:	3202      	adds	r2, #2
 8009a14:	0092      	lsls	r2, r2, #2
 8009a16:	300c      	adds	r0, #12
 8009a18:	f000 f912 	bl	8009c40 <memcpy>
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	4639      	mov	r1, r7
 8009a20:	4628      	mov	r0, r5
 8009a22:	f000 fb29 	bl	800a078 <__lshift>
 8009a26:	46b0      	mov	r8, r6
 8009a28:	4606      	mov	r6, r0
 8009a2a:	9b08      	ldr	r3, [sp, #32]
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	9302      	str	r3, [sp, #8]
 8009a30:	9b08      	ldr	r3, [sp, #32]
 8009a32:	445b      	add	r3, fp
 8009a34:	930a      	str	r3, [sp, #40]	; 0x28
 8009a36:	9b04      	ldr	r3, [sp, #16]
 8009a38:	f003 0301 	and.w	r3, r3, #1
 8009a3c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a3e:	9b02      	ldr	r3, [sp, #8]
 8009a40:	4621      	mov	r1, r4
 8009a42:	4650      	mov	r0, sl
 8009a44:	f103 3bff 	add.w	fp, r3, #4294967295
 8009a48:	f7ff fa64 	bl	8008f14 <quorem>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	4641      	mov	r1, r8
 8009a50:	3330      	adds	r3, #48	; 0x30
 8009a52:	9004      	str	r0, [sp, #16]
 8009a54:	4650      	mov	r0, sl
 8009a56:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a58:	f000 fb7a 	bl	800a150 <__mcmp>
 8009a5c:	4632      	mov	r2, r6
 8009a5e:	9006      	str	r0, [sp, #24]
 8009a60:	4621      	mov	r1, r4
 8009a62:	4628      	mov	r0, r5
 8009a64:	f000 fb90 	bl	800a188 <__mdiff>
 8009a68:	68c2      	ldr	r2, [r0, #12]
 8009a6a:	4607      	mov	r7, r0
 8009a6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a6e:	bb02      	cbnz	r2, 8009ab2 <_dtoa_r+0xa82>
 8009a70:	4601      	mov	r1, r0
 8009a72:	4650      	mov	r0, sl
 8009a74:	f000 fb6c 	bl	800a150 <__mcmp>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a7c:	4639      	mov	r1, r7
 8009a7e:	4628      	mov	r0, r5
 8009a80:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8009a84:	f000 f92a 	bl	8009cdc <_Bfree>
 8009a88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009a8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a8c:	9f02      	ldr	r7, [sp, #8]
 8009a8e:	ea43 0102 	orr.w	r1, r3, r2
 8009a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a94:	430b      	orrs	r3, r1
 8009a96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a98:	d10d      	bne.n	8009ab6 <_dtoa_r+0xa86>
 8009a9a:	2b39      	cmp	r3, #57	; 0x39
 8009a9c:	d027      	beq.n	8009aee <_dtoa_r+0xabe>
 8009a9e:	9a06      	ldr	r2, [sp, #24]
 8009aa0:	2a00      	cmp	r2, #0
 8009aa2:	dd01      	ble.n	8009aa8 <_dtoa_r+0xa78>
 8009aa4:	9b04      	ldr	r3, [sp, #16]
 8009aa6:	3331      	adds	r3, #49	; 0x31
 8009aa8:	f88b 3000 	strb.w	r3, [fp]
 8009aac:	e776      	b.n	800999c <_dtoa_r+0x96c>
 8009aae:	4630      	mov	r0, r6
 8009ab0:	e7b9      	b.n	8009a26 <_dtoa_r+0x9f6>
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	e7e2      	b.n	8009a7c <_dtoa_r+0xa4c>
 8009ab6:	9906      	ldr	r1, [sp, #24]
 8009ab8:	2900      	cmp	r1, #0
 8009aba:	db04      	blt.n	8009ac6 <_dtoa_r+0xa96>
 8009abc:	9822      	ldr	r0, [sp, #136]	; 0x88
 8009abe:	4301      	orrs	r1, r0
 8009ac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ac2:	4301      	orrs	r1, r0
 8009ac4:	d120      	bne.n	8009b08 <_dtoa_r+0xad8>
 8009ac6:	2a00      	cmp	r2, #0
 8009ac8:	ddee      	ble.n	8009aa8 <_dtoa_r+0xa78>
 8009aca:	4651      	mov	r1, sl
 8009acc:	2201      	movs	r2, #1
 8009ace:	4628      	mov	r0, r5
 8009ad0:	9302      	str	r3, [sp, #8]
 8009ad2:	f000 fad1 	bl	800a078 <__lshift>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4682      	mov	sl, r0
 8009ada:	f000 fb39 	bl	800a150 <__mcmp>
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	9b02      	ldr	r3, [sp, #8]
 8009ae2:	dc02      	bgt.n	8009aea <_dtoa_r+0xaba>
 8009ae4:	d1e0      	bne.n	8009aa8 <_dtoa_r+0xa78>
 8009ae6:	07da      	lsls	r2, r3, #31
 8009ae8:	d5de      	bpl.n	8009aa8 <_dtoa_r+0xa78>
 8009aea:	2b39      	cmp	r3, #57	; 0x39
 8009aec:	d1da      	bne.n	8009aa4 <_dtoa_r+0xa74>
 8009aee:	2339      	movs	r3, #57	; 0x39
 8009af0:	f88b 3000 	strb.w	r3, [fp]
 8009af4:	463b      	mov	r3, r7
 8009af6:	461f      	mov	r7, r3
 8009af8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009afc:	3b01      	subs	r3, #1
 8009afe:	2a39      	cmp	r2, #57	; 0x39
 8009b00:	d050      	beq.n	8009ba4 <_dtoa_r+0xb74>
 8009b02:	3201      	adds	r2, #1
 8009b04:	701a      	strb	r2, [r3, #0]
 8009b06:	e749      	b.n	800999c <_dtoa_r+0x96c>
 8009b08:	2a00      	cmp	r2, #0
 8009b0a:	dd03      	ble.n	8009b14 <_dtoa_r+0xae4>
 8009b0c:	2b39      	cmp	r3, #57	; 0x39
 8009b0e:	d0ee      	beq.n	8009aee <_dtoa_r+0xabe>
 8009b10:	3301      	adds	r3, #1
 8009b12:	e7c9      	b.n	8009aa8 <_dtoa_r+0xa78>
 8009b14:	9a02      	ldr	r2, [sp, #8]
 8009b16:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009b18:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b1c:	428a      	cmp	r2, r1
 8009b1e:	d02a      	beq.n	8009b76 <_dtoa_r+0xb46>
 8009b20:	4651      	mov	r1, sl
 8009b22:	2300      	movs	r3, #0
 8009b24:	220a      	movs	r2, #10
 8009b26:	4628      	mov	r0, r5
 8009b28:	f000 f8fa 	bl	8009d20 <__multadd>
 8009b2c:	45b0      	cmp	r8, r6
 8009b2e:	4682      	mov	sl, r0
 8009b30:	f04f 0300 	mov.w	r3, #0
 8009b34:	f04f 020a 	mov.w	r2, #10
 8009b38:	4641      	mov	r1, r8
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	d107      	bne.n	8009b4e <_dtoa_r+0xb1e>
 8009b3e:	f000 f8ef 	bl	8009d20 <__multadd>
 8009b42:	4680      	mov	r8, r0
 8009b44:	4606      	mov	r6, r0
 8009b46:	9b02      	ldr	r3, [sp, #8]
 8009b48:	3301      	adds	r3, #1
 8009b4a:	9302      	str	r3, [sp, #8]
 8009b4c:	e777      	b.n	8009a3e <_dtoa_r+0xa0e>
 8009b4e:	f000 f8e7 	bl	8009d20 <__multadd>
 8009b52:	4631      	mov	r1, r6
 8009b54:	4680      	mov	r8, r0
 8009b56:	2300      	movs	r3, #0
 8009b58:	220a      	movs	r2, #10
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	f000 f8e0 	bl	8009d20 <__multadd>
 8009b60:	4606      	mov	r6, r0
 8009b62:	e7f0      	b.n	8009b46 <_dtoa_r+0xb16>
 8009b64:	f1bb 0f00 	cmp.w	fp, #0
 8009b68:	bfcc      	ite	gt
 8009b6a:	465f      	movgt	r7, fp
 8009b6c:	2701      	movle	r7, #1
 8009b6e:	f04f 0800 	mov.w	r8, #0
 8009b72:	9a08      	ldr	r2, [sp, #32]
 8009b74:	4417      	add	r7, r2
 8009b76:	4651      	mov	r1, sl
 8009b78:	2201      	movs	r2, #1
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	9302      	str	r3, [sp, #8]
 8009b7e:	f000 fa7b 	bl	800a078 <__lshift>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4682      	mov	sl, r0
 8009b86:	f000 fae3 	bl	800a150 <__mcmp>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	dcb2      	bgt.n	8009af4 <_dtoa_r+0xac4>
 8009b8e:	d102      	bne.n	8009b96 <_dtoa_r+0xb66>
 8009b90:	9b02      	ldr	r3, [sp, #8]
 8009b92:	07db      	lsls	r3, r3, #31
 8009b94:	d4ae      	bmi.n	8009af4 <_dtoa_r+0xac4>
 8009b96:	463b      	mov	r3, r7
 8009b98:	461f      	mov	r7, r3
 8009b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b9e:	2a30      	cmp	r2, #48	; 0x30
 8009ba0:	d0fa      	beq.n	8009b98 <_dtoa_r+0xb68>
 8009ba2:	e6fb      	b.n	800999c <_dtoa_r+0x96c>
 8009ba4:	9a08      	ldr	r2, [sp, #32]
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d1a5      	bne.n	8009af6 <_dtoa_r+0xac6>
 8009baa:	2331      	movs	r3, #49	; 0x31
 8009bac:	f109 0901 	add.w	r9, r9, #1
 8009bb0:	7013      	strb	r3, [r2, #0]
 8009bb2:	e6f3      	b.n	800999c <_dtoa_r+0x96c>
 8009bb4:	4b13      	ldr	r3, [pc, #76]	; (8009c04 <_dtoa_r+0xbd4>)
 8009bb6:	f7ff baa7 	b.w	8009108 <_dtoa_r+0xd8>
 8009bba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	f47f aa80 	bne.w	80090c2 <_dtoa_r+0x92>
 8009bc2:	4b11      	ldr	r3, [pc, #68]	; (8009c08 <_dtoa_r+0xbd8>)
 8009bc4:	f7ff baa0 	b.w	8009108 <_dtoa_r+0xd8>
 8009bc8:	f1bb 0f00 	cmp.w	fp, #0
 8009bcc:	dc03      	bgt.n	8009bd6 <_dtoa_r+0xba6>
 8009bce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	f73f aecc 	bgt.w	800996e <_dtoa_r+0x93e>
 8009bd6:	9f08      	ldr	r7, [sp, #32]
 8009bd8:	4621      	mov	r1, r4
 8009bda:	4650      	mov	r0, sl
 8009bdc:	f7ff f99a 	bl	8008f14 <quorem>
 8009be0:	9a08      	ldr	r2, [sp, #32]
 8009be2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009be6:	f807 3b01 	strb.w	r3, [r7], #1
 8009bea:	1aba      	subs	r2, r7, r2
 8009bec:	4593      	cmp	fp, r2
 8009bee:	ddb9      	ble.n	8009b64 <_dtoa_r+0xb34>
 8009bf0:	4651      	mov	r1, sl
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	220a      	movs	r2, #10
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	f000 f892 	bl	8009d20 <__multadd>
 8009bfc:	4682      	mov	sl, r0
 8009bfe:	e7eb      	b.n	8009bd8 <_dtoa_r+0xba8>
 8009c00:	0800b4c7 	.word	0x0800b4c7
 8009c04:	0800b420 	.word	0x0800b420
 8009c08:	0800b444 	.word	0x0800b444

08009c0c <_localeconv_r>:
 8009c0c:	4800      	ldr	r0, [pc, #0]	; (8009c10 <_localeconv_r+0x4>)
 8009c0e:	4770      	bx	lr
 8009c10:	2000016c 	.word	0x2000016c

08009c14 <malloc>:
 8009c14:	4b02      	ldr	r3, [pc, #8]	; (8009c20 <malloc+0xc>)
 8009c16:	4601      	mov	r1, r0
 8009c18:	6818      	ldr	r0, [r3, #0]
 8009c1a:	f000 bbfb 	b.w	800a414 <_malloc_r>
 8009c1e:	bf00      	nop
 8009c20:	20000018 	.word	0x20000018

08009c24 <memchr>:
 8009c24:	4603      	mov	r3, r0
 8009c26:	b510      	push	{r4, lr}
 8009c28:	b2c9      	uxtb	r1, r1
 8009c2a:	4402      	add	r2, r0
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	4618      	mov	r0, r3
 8009c30:	d101      	bne.n	8009c36 <memchr+0x12>
 8009c32:	2000      	movs	r0, #0
 8009c34:	e003      	b.n	8009c3e <memchr+0x1a>
 8009c36:	7804      	ldrb	r4, [r0, #0]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	428c      	cmp	r4, r1
 8009c3c:	d1f6      	bne.n	8009c2c <memchr+0x8>
 8009c3e:	bd10      	pop	{r4, pc}

08009c40 <memcpy>:
 8009c40:	440a      	add	r2, r1
 8009c42:	4291      	cmp	r1, r2
 8009c44:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c48:	d100      	bne.n	8009c4c <memcpy+0xc>
 8009c4a:	4770      	bx	lr
 8009c4c:	b510      	push	{r4, lr}
 8009c4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c52:	4291      	cmp	r1, r2
 8009c54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c58:	d1f9      	bne.n	8009c4e <memcpy+0xe>
 8009c5a:	bd10      	pop	{r4, pc}

08009c5c <_Balloc>:
 8009c5c:	b570      	push	{r4, r5, r6, lr}
 8009c5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c60:	4604      	mov	r4, r0
 8009c62:	460d      	mov	r5, r1
 8009c64:	b976      	cbnz	r6, 8009c84 <_Balloc+0x28>
 8009c66:	2010      	movs	r0, #16
 8009c68:	f7ff ffd4 	bl	8009c14 <malloc>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	6260      	str	r0, [r4, #36]	; 0x24
 8009c70:	b920      	cbnz	r0, 8009c7c <_Balloc+0x20>
 8009c72:	2166      	movs	r1, #102	; 0x66
 8009c74:	4b17      	ldr	r3, [pc, #92]	; (8009cd4 <_Balloc+0x78>)
 8009c76:	4818      	ldr	r0, [pc, #96]	; (8009cd8 <_Balloc+0x7c>)
 8009c78:	f000 fd92 	bl	800a7a0 <__assert_func>
 8009c7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c80:	6006      	str	r6, [r0, #0]
 8009c82:	60c6      	str	r6, [r0, #12]
 8009c84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009c86:	68f3      	ldr	r3, [r6, #12]
 8009c88:	b183      	cbz	r3, 8009cac <_Balloc+0x50>
 8009c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c8c:	68db      	ldr	r3, [r3, #12]
 8009c8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c92:	b9b8      	cbnz	r0, 8009cc4 <_Balloc+0x68>
 8009c94:	2101      	movs	r1, #1
 8009c96:	fa01 f605 	lsl.w	r6, r1, r5
 8009c9a:	1d72      	adds	r2, r6, #5
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	0092      	lsls	r2, r2, #2
 8009ca0:	f000 fb5e 	bl	800a360 <_calloc_r>
 8009ca4:	b160      	cbz	r0, 8009cc0 <_Balloc+0x64>
 8009ca6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009caa:	e00e      	b.n	8009cca <_Balloc+0x6e>
 8009cac:	2221      	movs	r2, #33	; 0x21
 8009cae:	2104      	movs	r1, #4
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f000 fb55 	bl	800a360 <_calloc_r>
 8009cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cb8:	60f0      	str	r0, [r6, #12]
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1e4      	bne.n	8009c8a <_Balloc+0x2e>
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	bd70      	pop	{r4, r5, r6, pc}
 8009cc4:	6802      	ldr	r2, [r0, #0]
 8009cc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cca:	2300      	movs	r3, #0
 8009ccc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cd0:	e7f7      	b.n	8009cc2 <_Balloc+0x66>
 8009cd2:	bf00      	nop
 8009cd4:	0800b451 	.word	0x0800b451
 8009cd8:	0800b4d8 	.word	0x0800b4d8

08009cdc <_Bfree>:
 8009cdc:	b570      	push	{r4, r5, r6, lr}
 8009cde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009ce0:	4605      	mov	r5, r0
 8009ce2:	460c      	mov	r4, r1
 8009ce4:	b976      	cbnz	r6, 8009d04 <_Bfree+0x28>
 8009ce6:	2010      	movs	r0, #16
 8009ce8:	f7ff ff94 	bl	8009c14 <malloc>
 8009cec:	4602      	mov	r2, r0
 8009cee:	6268      	str	r0, [r5, #36]	; 0x24
 8009cf0:	b920      	cbnz	r0, 8009cfc <_Bfree+0x20>
 8009cf2:	218a      	movs	r1, #138	; 0x8a
 8009cf4:	4b08      	ldr	r3, [pc, #32]	; (8009d18 <_Bfree+0x3c>)
 8009cf6:	4809      	ldr	r0, [pc, #36]	; (8009d1c <_Bfree+0x40>)
 8009cf8:	f000 fd52 	bl	800a7a0 <__assert_func>
 8009cfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d00:	6006      	str	r6, [r0, #0]
 8009d02:	60c6      	str	r6, [r0, #12]
 8009d04:	b13c      	cbz	r4, 8009d16 <_Bfree+0x3a>
 8009d06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009d08:	6862      	ldr	r2, [r4, #4]
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d10:	6021      	str	r1, [r4, #0]
 8009d12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d16:	bd70      	pop	{r4, r5, r6, pc}
 8009d18:	0800b451 	.word	0x0800b451
 8009d1c:	0800b4d8 	.word	0x0800b4d8

08009d20 <__multadd>:
 8009d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d24:	4698      	mov	r8, r3
 8009d26:	460c      	mov	r4, r1
 8009d28:	2300      	movs	r3, #0
 8009d2a:	690e      	ldr	r6, [r1, #16]
 8009d2c:	4607      	mov	r7, r0
 8009d2e:	f101 0014 	add.w	r0, r1, #20
 8009d32:	6805      	ldr	r5, [r0, #0]
 8009d34:	3301      	adds	r3, #1
 8009d36:	b2a9      	uxth	r1, r5
 8009d38:	fb02 8101 	mla	r1, r2, r1, r8
 8009d3c:	0c2d      	lsrs	r5, r5, #16
 8009d3e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009d42:	fb02 c505 	mla	r5, r2, r5, ip
 8009d46:	b289      	uxth	r1, r1
 8009d48:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009d4c:	429e      	cmp	r6, r3
 8009d4e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009d52:	f840 1b04 	str.w	r1, [r0], #4
 8009d56:	dcec      	bgt.n	8009d32 <__multadd+0x12>
 8009d58:	f1b8 0f00 	cmp.w	r8, #0
 8009d5c:	d022      	beq.n	8009da4 <__multadd+0x84>
 8009d5e:	68a3      	ldr	r3, [r4, #8]
 8009d60:	42b3      	cmp	r3, r6
 8009d62:	dc19      	bgt.n	8009d98 <__multadd+0x78>
 8009d64:	6861      	ldr	r1, [r4, #4]
 8009d66:	4638      	mov	r0, r7
 8009d68:	3101      	adds	r1, #1
 8009d6a:	f7ff ff77 	bl	8009c5c <_Balloc>
 8009d6e:	4605      	mov	r5, r0
 8009d70:	b928      	cbnz	r0, 8009d7e <__multadd+0x5e>
 8009d72:	4602      	mov	r2, r0
 8009d74:	21b5      	movs	r1, #181	; 0xb5
 8009d76:	4b0d      	ldr	r3, [pc, #52]	; (8009dac <__multadd+0x8c>)
 8009d78:	480d      	ldr	r0, [pc, #52]	; (8009db0 <__multadd+0x90>)
 8009d7a:	f000 fd11 	bl	800a7a0 <__assert_func>
 8009d7e:	6922      	ldr	r2, [r4, #16]
 8009d80:	f104 010c 	add.w	r1, r4, #12
 8009d84:	3202      	adds	r2, #2
 8009d86:	0092      	lsls	r2, r2, #2
 8009d88:	300c      	adds	r0, #12
 8009d8a:	f7ff ff59 	bl	8009c40 <memcpy>
 8009d8e:	4621      	mov	r1, r4
 8009d90:	4638      	mov	r0, r7
 8009d92:	f7ff ffa3 	bl	8009cdc <_Bfree>
 8009d96:	462c      	mov	r4, r5
 8009d98:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009d9c:	3601      	adds	r6, #1
 8009d9e:	f8c3 8014 	str.w	r8, [r3, #20]
 8009da2:	6126      	str	r6, [r4, #16]
 8009da4:	4620      	mov	r0, r4
 8009da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009daa:	bf00      	nop
 8009dac:	0800b4c7 	.word	0x0800b4c7
 8009db0:	0800b4d8 	.word	0x0800b4d8

08009db4 <__hi0bits>:
 8009db4:	0c02      	lsrs	r2, r0, #16
 8009db6:	0412      	lsls	r2, r2, #16
 8009db8:	4603      	mov	r3, r0
 8009dba:	b9ca      	cbnz	r2, 8009df0 <__hi0bits+0x3c>
 8009dbc:	0403      	lsls	r3, r0, #16
 8009dbe:	2010      	movs	r0, #16
 8009dc0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009dc4:	bf04      	itt	eq
 8009dc6:	021b      	lsleq	r3, r3, #8
 8009dc8:	3008      	addeq	r0, #8
 8009dca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009dce:	bf04      	itt	eq
 8009dd0:	011b      	lsleq	r3, r3, #4
 8009dd2:	3004      	addeq	r0, #4
 8009dd4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009dd8:	bf04      	itt	eq
 8009dda:	009b      	lsleq	r3, r3, #2
 8009ddc:	3002      	addeq	r0, #2
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	db05      	blt.n	8009dee <__hi0bits+0x3a>
 8009de2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009de6:	f100 0001 	add.w	r0, r0, #1
 8009dea:	bf08      	it	eq
 8009dec:	2020      	moveq	r0, #32
 8009dee:	4770      	bx	lr
 8009df0:	2000      	movs	r0, #0
 8009df2:	e7e5      	b.n	8009dc0 <__hi0bits+0xc>

08009df4 <__lo0bits>:
 8009df4:	6803      	ldr	r3, [r0, #0]
 8009df6:	4602      	mov	r2, r0
 8009df8:	f013 0007 	ands.w	r0, r3, #7
 8009dfc:	d00b      	beq.n	8009e16 <__lo0bits+0x22>
 8009dfe:	07d9      	lsls	r1, r3, #31
 8009e00:	d422      	bmi.n	8009e48 <__lo0bits+0x54>
 8009e02:	0798      	lsls	r0, r3, #30
 8009e04:	bf49      	itett	mi
 8009e06:	085b      	lsrmi	r3, r3, #1
 8009e08:	089b      	lsrpl	r3, r3, #2
 8009e0a:	2001      	movmi	r0, #1
 8009e0c:	6013      	strmi	r3, [r2, #0]
 8009e0e:	bf5c      	itt	pl
 8009e10:	2002      	movpl	r0, #2
 8009e12:	6013      	strpl	r3, [r2, #0]
 8009e14:	4770      	bx	lr
 8009e16:	b299      	uxth	r1, r3
 8009e18:	b909      	cbnz	r1, 8009e1e <__lo0bits+0x2a>
 8009e1a:	2010      	movs	r0, #16
 8009e1c:	0c1b      	lsrs	r3, r3, #16
 8009e1e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009e22:	bf04      	itt	eq
 8009e24:	0a1b      	lsreq	r3, r3, #8
 8009e26:	3008      	addeq	r0, #8
 8009e28:	0719      	lsls	r1, r3, #28
 8009e2a:	bf04      	itt	eq
 8009e2c:	091b      	lsreq	r3, r3, #4
 8009e2e:	3004      	addeq	r0, #4
 8009e30:	0799      	lsls	r1, r3, #30
 8009e32:	bf04      	itt	eq
 8009e34:	089b      	lsreq	r3, r3, #2
 8009e36:	3002      	addeq	r0, #2
 8009e38:	07d9      	lsls	r1, r3, #31
 8009e3a:	d403      	bmi.n	8009e44 <__lo0bits+0x50>
 8009e3c:	085b      	lsrs	r3, r3, #1
 8009e3e:	f100 0001 	add.w	r0, r0, #1
 8009e42:	d003      	beq.n	8009e4c <__lo0bits+0x58>
 8009e44:	6013      	str	r3, [r2, #0]
 8009e46:	4770      	bx	lr
 8009e48:	2000      	movs	r0, #0
 8009e4a:	4770      	bx	lr
 8009e4c:	2020      	movs	r0, #32
 8009e4e:	4770      	bx	lr

08009e50 <__i2b>:
 8009e50:	b510      	push	{r4, lr}
 8009e52:	460c      	mov	r4, r1
 8009e54:	2101      	movs	r1, #1
 8009e56:	f7ff ff01 	bl	8009c5c <_Balloc>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	b928      	cbnz	r0, 8009e6a <__i2b+0x1a>
 8009e5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009e62:	4b04      	ldr	r3, [pc, #16]	; (8009e74 <__i2b+0x24>)
 8009e64:	4804      	ldr	r0, [pc, #16]	; (8009e78 <__i2b+0x28>)
 8009e66:	f000 fc9b 	bl	800a7a0 <__assert_func>
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	6144      	str	r4, [r0, #20]
 8009e6e:	6103      	str	r3, [r0, #16]
 8009e70:	bd10      	pop	{r4, pc}
 8009e72:	bf00      	nop
 8009e74:	0800b4c7 	.word	0x0800b4c7
 8009e78:	0800b4d8 	.word	0x0800b4d8

08009e7c <__multiply>:
 8009e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e80:	4614      	mov	r4, r2
 8009e82:	690a      	ldr	r2, [r1, #16]
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	460d      	mov	r5, r1
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	bfbe      	ittt	lt
 8009e8c:	460b      	movlt	r3, r1
 8009e8e:	4625      	movlt	r5, r4
 8009e90:	461c      	movlt	r4, r3
 8009e92:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009e96:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009e9a:	68ab      	ldr	r3, [r5, #8]
 8009e9c:	6869      	ldr	r1, [r5, #4]
 8009e9e:	eb0a 0709 	add.w	r7, sl, r9
 8009ea2:	42bb      	cmp	r3, r7
 8009ea4:	b085      	sub	sp, #20
 8009ea6:	bfb8      	it	lt
 8009ea8:	3101      	addlt	r1, #1
 8009eaa:	f7ff fed7 	bl	8009c5c <_Balloc>
 8009eae:	b930      	cbnz	r0, 8009ebe <__multiply+0x42>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	f240 115d 	movw	r1, #349	; 0x15d
 8009eb6:	4b41      	ldr	r3, [pc, #260]	; (8009fbc <__multiply+0x140>)
 8009eb8:	4841      	ldr	r0, [pc, #260]	; (8009fc0 <__multiply+0x144>)
 8009eba:	f000 fc71 	bl	800a7a0 <__assert_func>
 8009ebe:	f100 0614 	add.w	r6, r0, #20
 8009ec2:	4633      	mov	r3, r6
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009eca:	4543      	cmp	r3, r8
 8009ecc:	d31e      	bcc.n	8009f0c <__multiply+0x90>
 8009ece:	f105 0c14 	add.w	ip, r5, #20
 8009ed2:	f104 0314 	add.w	r3, r4, #20
 8009ed6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009eda:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009ede:	9202      	str	r2, [sp, #8]
 8009ee0:	ebac 0205 	sub.w	r2, ip, r5
 8009ee4:	3a15      	subs	r2, #21
 8009ee6:	f022 0203 	bic.w	r2, r2, #3
 8009eea:	3204      	adds	r2, #4
 8009eec:	f105 0115 	add.w	r1, r5, #21
 8009ef0:	458c      	cmp	ip, r1
 8009ef2:	bf38      	it	cc
 8009ef4:	2204      	movcc	r2, #4
 8009ef6:	9201      	str	r2, [sp, #4]
 8009ef8:	9a02      	ldr	r2, [sp, #8]
 8009efa:	9303      	str	r3, [sp, #12]
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d808      	bhi.n	8009f12 <__multiply+0x96>
 8009f00:	2f00      	cmp	r7, #0
 8009f02:	dc55      	bgt.n	8009fb0 <__multiply+0x134>
 8009f04:	6107      	str	r7, [r0, #16]
 8009f06:	b005      	add	sp, #20
 8009f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0c:	f843 2b04 	str.w	r2, [r3], #4
 8009f10:	e7db      	b.n	8009eca <__multiply+0x4e>
 8009f12:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f16:	f1ba 0f00 	cmp.w	sl, #0
 8009f1a:	d020      	beq.n	8009f5e <__multiply+0xe2>
 8009f1c:	46b1      	mov	r9, r6
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f105 0e14 	add.w	lr, r5, #20
 8009f24:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009f28:	f8d9 b000 	ldr.w	fp, [r9]
 8009f2c:	b2a1      	uxth	r1, r4
 8009f2e:	fa1f fb8b 	uxth.w	fp, fp
 8009f32:	fb0a b101 	mla	r1, sl, r1, fp
 8009f36:	4411      	add	r1, r2
 8009f38:	f8d9 2000 	ldr.w	r2, [r9]
 8009f3c:	0c24      	lsrs	r4, r4, #16
 8009f3e:	0c12      	lsrs	r2, r2, #16
 8009f40:	fb0a 2404 	mla	r4, sl, r4, r2
 8009f44:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009f48:	b289      	uxth	r1, r1
 8009f4a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009f4e:	45f4      	cmp	ip, lr
 8009f50:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009f54:	f849 1b04 	str.w	r1, [r9], #4
 8009f58:	d8e4      	bhi.n	8009f24 <__multiply+0xa8>
 8009f5a:	9901      	ldr	r1, [sp, #4]
 8009f5c:	5072      	str	r2, [r6, r1]
 8009f5e:	9a03      	ldr	r2, [sp, #12]
 8009f60:	3304      	adds	r3, #4
 8009f62:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f66:	f1b9 0f00 	cmp.w	r9, #0
 8009f6a:	d01f      	beq.n	8009fac <__multiply+0x130>
 8009f6c:	46b6      	mov	lr, r6
 8009f6e:	f04f 0a00 	mov.w	sl, #0
 8009f72:	6834      	ldr	r4, [r6, #0]
 8009f74:	f105 0114 	add.w	r1, r5, #20
 8009f78:	880a      	ldrh	r2, [r1, #0]
 8009f7a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009f7e:	b2a4      	uxth	r4, r4
 8009f80:	fb09 b202 	mla	r2, r9, r2, fp
 8009f84:	4492      	add	sl, r2
 8009f86:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009f8a:	f84e 4b04 	str.w	r4, [lr], #4
 8009f8e:	f851 4b04 	ldr.w	r4, [r1], #4
 8009f92:	f8be 2000 	ldrh.w	r2, [lr]
 8009f96:	0c24      	lsrs	r4, r4, #16
 8009f98:	fb09 2404 	mla	r4, r9, r4, r2
 8009f9c:	458c      	cmp	ip, r1
 8009f9e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009fa2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009fa6:	d8e7      	bhi.n	8009f78 <__multiply+0xfc>
 8009fa8:	9a01      	ldr	r2, [sp, #4]
 8009faa:	50b4      	str	r4, [r6, r2]
 8009fac:	3604      	adds	r6, #4
 8009fae:	e7a3      	b.n	8009ef8 <__multiply+0x7c>
 8009fb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d1a5      	bne.n	8009f04 <__multiply+0x88>
 8009fb8:	3f01      	subs	r7, #1
 8009fba:	e7a1      	b.n	8009f00 <__multiply+0x84>
 8009fbc:	0800b4c7 	.word	0x0800b4c7
 8009fc0:	0800b4d8 	.word	0x0800b4d8

08009fc4 <__pow5mult>:
 8009fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fc8:	4615      	mov	r5, r2
 8009fca:	f012 0203 	ands.w	r2, r2, #3
 8009fce:	4606      	mov	r6, r0
 8009fd0:	460f      	mov	r7, r1
 8009fd2:	d007      	beq.n	8009fe4 <__pow5mult+0x20>
 8009fd4:	4c25      	ldr	r4, [pc, #148]	; (800a06c <__pow5mult+0xa8>)
 8009fd6:	3a01      	subs	r2, #1
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009fde:	f7ff fe9f 	bl	8009d20 <__multadd>
 8009fe2:	4607      	mov	r7, r0
 8009fe4:	10ad      	asrs	r5, r5, #2
 8009fe6:	d03d      	beq.n	800a064 <__pow5mult+0xa0>
 8009fe8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009fea:	b97c      	cbnz	r4, 800a00c <__pow5mult+0x48>
 8009fec:	2010      	movs	r0, #16
 8009fee:	f7ff fe11 	bl	8009c14 <malloc>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	6270      	str	r0, [r6, #36]	; 0x24
 8009ff6:	b928      	cbnz	r0, 800a004 <__pow5mult+0x40>
 8009ff8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ffc:	4b1c      	ldr	r3, [pc, #112]	; (800a070 <__pow5mult+0xac>)
 8009ffe:	481d      	ldr	r0, [pc, #116]	; (800a074 <__pow5mult+0xb0>)
 800a000:	f000 fbce 	bl	800a7a0 <__assert_func>
 800a004:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a008:	6004      	str	r4, [r0, #0]
 800a00a:	60c4      	str	r4, [r0, #12]
 800a00c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a010:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a014:	b94c      	cbnz	r4, 800a02a <__pow5mult+0x66>
 800a016:	f240 2171 	movw	r1, #625	; 0x271
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7ff ff18 	bl	8009e50 <__i2b>
 800a020:	2300      	movs	r3, #0
 800a022:	4604      	mov	r4, r0
 800a024:	f8c8 0008 	str.w	r0, [r8, #8]
 800a028:	6003      	str	r3, [r0, #0]
 800a02a:	f04f 0900 	mov.w	r9, #0
 800a02e:	07eb      	lsls	r3, r5, #31
 800a030:	d50a      	bpl.n	800a048 <__pow5mult+0x84>
 800a032:	4639      	mov	r1, r7
 800a034:	4622      	mov	r2, r4
 800a036:	4630      	mov	r0, r6
 800a038:	f7ff ff20 	bl	8009e7c <__multiply>
 800a03c:	4680      	mov	r8, r0
 800a03e:	4639      	mov	r1, r7
 800a040:	4630      	mov	r0, r6
 800a042:	f7ff fe4b 	bl	8009cdc <_Bfree>
 800a046:	4647      	mov	r7, r8
 800a048:	106d      	asrs	r5, r5, #1
 800a04a:	d00b      	beq.n	800a064 <__pow5mult+0xa0>
 800a04c:	6820      	ldr	r0, [r4, #0]
 800a04e:	b938      	cbnz	r0, 800a060 <__pow5mult+0x9c>
 800a050:	4622      	mov	r2, r4
 800a052:	4621      	mov	r1, r4
 800a054:	4630      	mov	r0, r6
 800a056:	f7ff ff11 	bl	8009e7c <__multiply>
 800a05a:	6020      	str	r0, [r4, #0]
 800a05c:	f8c0 9000 	str.w	r9, [r0]
 800a060:	4604      	mov	r4, r0
 800a062:	e7e4      	b.n	800a02e <__pow5mult+0x6a>
 800a064:	4638      	mov	r0, r7
 800a066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a06a:	bf00      	nop
 800a06c:	0800b628 	.word	0x0800b628
 800a070:	0800b451 	.word	0x0800b451
 800a074:	0800b4d8 	.word	0x0800b4d8

0800a078 <__lshift>:
 800a078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a07c:	460c      	mov	r4, r1
 800a07e:	4607      	mov	r7, r0
 800a080:	4691      	mov	r9, r2
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	6849      	ldr	r1, [r1, #4]
 800a086:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a08a:	68a3      	ldr	r3, [r4, #8]
 800a08c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a090:	f108 0601 	add.w	r6, r8, #1
 800a094:	42b3      	cmp	r3, r6
 800a096:	db0b      	blt.n	800a0b0 <__lshift+0x38>
 800a098:	4638      	mov	r0, r7
 800a09a:	f7ff fddf 	bl	8009c5c <_Balloc>
 800a09e:	4605      	mov	r5, r0
 800a0a0:	b948      	cbnz	r0, 800a0b6 <__lshift+0x3e>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a0a8:	4b27      	ldr	r3, [pc, #156]	; (800a148 <__lshift+0xd0>)
 800a0aa:	4828      	ldr	r0, [pc, #160]	; (800a14c <__lshift+0xd4>)
 800a0ac:	f000 fb78 	bl	800a7a0 <__assert_func>
 800a0b0:	3101      	adds	r1, #1
 800a0b2:	005b      	lsls	r3, r3, #1
 800a0b4:	e7ee      	b.n	800a094 <__lshift+0x1c>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f100 0114 	add.w	r1, r0, #20
 800a0bc:	f100 0210 	add.w	r2, r0, #16
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	4553      	cmp	r3, sl
 800a0c4:	db33      	blt.n	800a12e <__lshift+0xb6>
 800a0c6:	6920      	ldr	r0, [r4, #16]
 800a0c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0cc:	f104 0314 	add.w	r3, r4, #20
 800a0d0:	f019 091f 	ands.w	r9, r9, #31
 800a0d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0dc:	d02b      	beq.n	800a136 <__lshift+0xbe>
 800a0de:	468a      	mov	sl, r1
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	f1c9 0e20 	rsb	lr, r9, #32
 800a0e6:	6818      	ldr	r0, [r3, #0]
 800a0e8:	fa00 f009 	lsl.w	r0, r0, r9
 800a0ec:	4302      	orrs	r2, r0
 800a0ee:	f84a 2b04 	str.w	r2, [sl], #4
 800a0f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0f6:	459c      	cmp	ip, r3
 800a0f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a0fc:	d8f3      	bhi.n	800a0e6 <__lshift+0x6e>
 800a0fe:	ebac 0304 	sub.w	r3, ip, r4
 800a102:	3b15      	subs	r3, #21
 800a104:	f023 0303 	bic.w	r3, r3, #3
 800a108:	3304      	adds	r3, #4
 800a10a:	f104 0015 	add.w	r0, r4, #21
 800a10e:	4584      	cmp	ip, r0
 800a110:	bf38      	it	cc
 800a112:	2304      	movcc	r3, #4
 800a114:	50ca      	str	r2, [r1, r3]
 800a116:	b10a      	cbz	r2, 800a11c <__lshift+0xa4>
 800a118:	f108 0602 	add.w	r6, r8, #2
 800a11c:	3e01      	subs	r6, #1
 800a11e:	4638      	mov	r0, r7
 800a120:	4621      	mov	r1, r4
 800a122:	612e      	str	r6, [r5, #16]
 800a124:	f7ff fdda 	bl	8009cdc <_Bfree>
 800a128:	4628      	mov	r0, r5
 800a12a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a12e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a132:	3301      	adds	r3, #1
 800a134:	e7c5      	b.n	800a0c2 <__lshift+0x4a>
 800a136:	3904      	subs	r1, #4
 800a138:	f853 2b04 	ldr.w	r2, [r3], #4
 800a13c:	459c      	cmp	ip, r3
 800a13e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a142:	d8f9      	bhi.n	800a138 <__lshift+0xc0>
 800a144:	e7ea      	b.n	800a11c <__lshift+0xa4>
 800a146:	bf00      	nop
 800a148:	0800b4c7 	.word	0x0800b4c7
 800a14c:	0800b4d8 	.word	0x0800b4d8

0800a150 <__mcmp>:
 800a150:	4603      	mov	r3, r0
 800a152:	690a      	ldr	r2, [r1, #16]
 800a154:	6900      	ldr	r0, [r0, #16]
 800a156:	b530      	push	{r4, r5, lr}
 800a158:	1a80      	subs	r0, r0, r2
 800a15a:	d10d      	bne.n	800a178 <__mcmp+0x28>
 800a15c:	3314      	adds	r3, #20
 800a15e:	3114      	adds	r1, #20
 800a160:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a164:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a168:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a16c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a170:	4295      	cmp	r5, r2
 800a172:	d002      	beq.n	800a17a <__mcmp+0x2a>
 800a174:	d304      	bcc.n	800a180 <__mcmp+0x30>
 800a176:	2001      	movs	r0, #1
 800a178:	bd30      	pop	{r4, r5, pc}
 800a17a:	42a3      	cmp	r3, r4
 800a17c:	d3f4      	bcc.n	800a168 <__mcmp+0x18>
 800a17e:	e7fb      	b.n	800a178 <__mcmp+0x28>
 800a180:	f04f 30ff 	mov.w	r0, #4294967295
 800a184:	e7f8      	b.n	800a178 <__mcmp+0x28>
	...

0800a188 <__mdiff>:
 800a188:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a18c:	460c      	mov	r4, r1
 800a18e:	4606      	mov	r6, r0
 800a190:	4611      	mov	r1, r2
 800a192:	4620      	mov	r0, r4
 800a194:	4692      	mov	sl, r2
 800a196:	f7ff ffdb 	bl	800a150 <__mcmp>
 800a19a:	1e05      	subs	r5, r0, #0
 800a19c:	d111      	bne.n	800a1c2 <__mdiff+0x3a>
 800a19e:	4629      	mov	r1, r5
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	f7ff fd5b 	bl	8009c5c <_Balloc>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	b928      	cbnz	r0, 800a1b6 <__mdiff+0x2e>
 800a1aa:	f240 2132 	movw	r1, #562	; 0x232
 800a1ae:	4b3c      	ldr	r3, [pc, #240]	; (800a2a0 <__mdiff+0x118>)
 800a1b0:	483c      	ldr	r0, [pc, #240]	; (800a2a4 <__mdiff+0x11c>)
 800a1b2:	f000 faf5 	bl	800a7a0 <__assert_func>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1bc:	4610      	mov	r0, r2
 800a1be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c2:	bfa4      	itt	ge
 800a1c4:	4653      	movge	r3, sl
 800a1c6:	46a2      	movge	sl, r4
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a1ce:	bfa6      	itte	ge
 800a1d0:	461c      	movge	r4, r3
 800a1d2:	2500      	movge	r5, #0
 800a1d4:	2501      	movlt	r5, #1
 800a1d6:	f7ff fd41 	bl	8009c5c <_Balloc>
 800a1da:	4602      	mov	r2, r0
 800a1dc:	b918      	cbnz	r0, 800a1e6 <__mdiff+0x5e>
 800a1de:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a1e2:	4b2f      	ldr	r3, [pc, #188]	; (800a2a0 <__mdiff+0x118>)
 800a1e4:	e7e4      	b.n	800a1b0 <__mdiff+0x28>
 800a1e6:	f100 0814 	add.w	r8, r0, #20
 800a1ea:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a1ee:	60c5      	str	r5, [r0, #12]
 800a1f0:	f04f 0c00 	mov.w	ip, #0
 800a1f4:	f10a 0514 	add.w	r5, sl, #20
 800a1f8:	f10a 0010 	add.w	r0, sl, #16
 800a1fc:	46c2      	mov	sl, r8
 800a1fe:	6926      	ldr	r6, [r4, #16]
 800a200:	f104 0914 	add.w	r9, r4, #20
 800a204:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a208:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a20c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a210:	f859 3b04 	ldr.w	r3, [r9], #4
 800a214:	fa1f f18b 	uxth.w	r1, fp
 800a218:	4461      	add	r1, ip
 800a21a:	fa1f fc83 	uxth.w	ip, r3
 800a21e:	0c1b      	lsrs	r3, r3, #16
 800a220:	eba1 010c 	sub.w	r1, r1, ip
 800a224:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a228:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a22c:	b289      	uxth	r1, r1
 800a22e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a232:	454e      	cmp	r6, r9
 800a234:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a238:	f84a 3b04 	str.w	r3, [sl], #4
 800a23c:	d8e6      	bhi.n	800a20c <__mdiff+0x84>
 800a23e:	1b33      	subs	r3, r6, r4
 800a240:	3b15      	subs	r3, #21
 800a242:	f023 0303 	bic.w	r3, r3, #3
 800a246:	3415      	adds	r4, #21
 800a248:	3304      	adds	r3, #4
 800a24a:	42a6      	cmp	r6, r4
 800a24c:	bf38      	it	cc
 800a24e:	2304      	movcc	r3, #4
 800a250:	441d      	add	r5, r3
 800a252:	4443      	add	r3, r8
 800a254:	461e      	mov	r6, r3
 800a256:	462c      	mov	r4, r5
 800a258:	4574      	cmp	r4, lr
 800a25a:	d30e      	bcc.n	800a27a <__mdiff+0xf2>
 800a25c:	f10e 0103 	add.w	r1, lr, #3
 800a260:	1b49      	subs	r1, r1, r5
 800a262:	f021 0103 	bic.w	r1, r1, #3
 800a266:	3d03      	subs	r5, #3
 800a268:	45ae      	cmp	lr, r5
 800a26a:	bf38      	it	cc
 800a26c:	2100      	movcc	r1, #0
 800a26e:	4419      	add	r1, r3
 800a270:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a274:	b18b      	cbz	r3, 800a29a <__mdiff+0x112>
 800a276:	6117      	str	r7, [r2, #16]
 800a278:	e7a0      	b.n	800a1bc <__mdiff+0x34>
 800a27a:	f854 8b04 	ldr.w	r8, [r4], #4
 800a27e:	fa1f f188 	uxth.w	r1, r8
 800a282:	4461      	add	r1, ip
 800a284:	1408      	asrs	r0, r1, #16
 800a286:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a28a:	b289      	uxth	r1, r1
 800a28c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a290:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a294:	f846 1b04 	str.w	r1, [r6], #4
 800a298:	e7de      	b.n	800a258 <__mdiff+0xd0>
 800a29a:	3f01      	subs	r7, #1
 800a29c:	e7e8      	b.n	800a270 <__mdiff+0xe8>
 800a29e:	bf00      	nop
 800a2a0:	0800b4c7 	.word	0x0800b4c7
 800a2a4:	0800b4d8 	.word	0x0800b4d8

0800a2a8 <__d2b>:
 800a2a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a2ac:	2101      	movs	r1, #1
 800a2ae:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a2b2:	4690      	mov	r8, r2
 800a2b4:	461d      	mov	r5, r3
 800a2b6:	f7ff fcd1 	bl	8009c5c <_Balloc>
 800a2ba:	4604      	mov	r4, r0
 800a2bc:	b930      	cbnz	r0, 800a2cc <__d2b+0x24>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	f240 310a 	movw	r1, #778	; 0x30a
 800a2c4:	4b24      	ldr	r3, [pc, #144]	; (800a358 <__d2b+0xb0>)
 800a2c6:	4825      	ldr	r0, [pc, #148]	; (800a35c <__d2b+0xb4>)
 800a2c8:	f000 fa6a 	bl	800a7a0 <__assert_func>
 800a2cc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a2d0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a2d4:	bb2d      	cbnz	r5, 800a322 <__d2b+0x7a>
 800a2d6:	9301      	str	r3, [sp, #4]
 800a2d8:	f1b8 0300 	subs.w	r3, r8, #0
 800a2dc:	d026      	beq.n	800a32c <__d2b+0x84>
 800a2de:	4668      	mov	r0, sp
 800a2e0:	9300      	str	r3, [sp, #0]
 800a2e2:	f7ff fd87 	bl	8009df4 <__lo0bits>
 800a2e6:	9900      	ldr	r1, [sp, #0]
 800a2e8:	b1f0      	cbz	r0, 800a328 <__d2b+0x80>
 800a2ea:	9a01      	ldr	r2, [sp, #4]
 800a2ec:	f1c0 0320 	rsb	r3, r0, #32
 800a2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f4:	430b      	orrs	r3, r1
 800a2f6:	40c2      	lsrs	r2, r0
 800a2f8:	6163      	str	r3, [r4, #20]
 800a2fa:	9201      	str	r2, [sp, #4]
 800a2fc:	9b01      	ldr	r3, [sp, #4]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	bf14      	ite	ne
 800a302:	2102      	movne	r1, #2
 800a304:	2101      	moveq	r1, #1
 800a306:	61a3      	str	r3, [r4, #24]
 800a308:	6121      	str	r1, [r4, #16]
 800a30a:	b1c5      	cbz	r5, 800a33e <__d2b+0x96>
 800a30c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a310:	4405      	add	r5, r0
 800a312:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a316:	603d      	str	r5, [r7, #0]
 800a318:	6030      	str	r0, [r6, #0]
 800a31a:	4620      	mov	r0, r4
 800a31c:	b002      	add	sp, #8
 800a31e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a322:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a326:	e7d6      	b.n	800a2d6 <__d2b+0x2e>
 800a328:	6161      	str	r1, [r4, #20]
 800a32a:	e7e7      	b.n	800a2fc <__d2b+0x54>
 800a32c:	a801      	add	r0, sp, #4
 800a32e:	f7ff fd61 	bl	8009df4 <__lo0bits>
 800a332:	2101      	movs	r1, #1
 800a334:	9b01      	ldr	r3, [sp, #4]
 800a336:	6121      	str	r1, [r4, #16]
 800a338:	6163      	str	r3, [r4, #20]
 800a33a:	3020      	adds	r0, #32
 800a33c:	e7e5      	b.n	800a30a <__d2b+0x62>
 800a33e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a342:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a346:	6038      	str	r0, [r7, #0]
 800a348:	6918      	ldr	r0, [r3, #16]
 800a34a:	f7ff fd33 	bl	8009db4 <__hi0bits>
 800a34e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a352:	6031      	str	r1, [r6, #0]
 800a354:	e7e1      	b.n	800a31a <__d2b+0x72>
 800a356:	bf00      	nop
 800a358:	0800b4c7 	.word	0x0800b4c7
 800a35c:	0800b4d8 	.word	0x0800b4d8

0800a360 <_calloc_r>:
 800a360:	b538      	push	{r3, r4, r5, lr}
 800a362:	fb02 f501 	mul.w	r5, r2, r1
 800a366:	4629      	mov	r1, r5
 800a368:	f000 f854 	bl	800a414 <_malloc_r>
 800a36c:	4604      	mov	r4, r0
 800a36e:	b118      	cbz	r0, 800a378 <_calloc_r+0x18>
 800a370:	462a      	mov	r2, r5
 800a372:	2100      	movs	r1, #0
 800a374:	f7fe f932 	bl	80085dc <memset>
 800a378:	4620      	mov	r0, r4
 800a37a:	bd38      	pop	{r3, r4, r5, pc}

0800a37c <_free_r>:
 800a37c:	b538      	push	{r3, r4, r5, lr}
 800a37e:	4605      	mov	r5, r0
 800a380:	2900      	cmp	r1, #0
 800a382:	d043      	beq.n	800a40c <_free_r+0x90>
 800a384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a388:	1f0c      	subs	r4, r1, #4
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	bfb8      	it	lt
 800a38e:	18e4      	addlt	r4, r4, r3
 800a390:	f000 fa62 	bl	800a858 <__malloc_lock>
 800a394:	4a1e      	ldr	r2, [pc, #120]	; (800a410 <_free_r+0x94>)
 800a396:	6813      	ldr	r3, [r2, #0]
 800a398:	4610      	mov	r0, r2
 800a39a:	b933      	cbnz	r3, 800a3aa <_free_r+0x2e>
 800a39c:	6063      	str	r3, [r4, #4]
 800a39e:	6014      	str	r4, [r2, #0]
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3a6:	f000 ba5d 	b.w	800a864 <__malloc_unlock>
 800a3aa:	42a3      	cmp	r3, r4
 800a3ac:	d90a      	bls.n	800a3c4 <_free_r+0x48>
 800a3ae:	6821      	ldr	r1, [r4, #0]
 800a3b0:	1862      	adds	r2, r4, r1
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	bf01      	itttt	eq
 800a3b6:	681a      	ldreq	r2, [r3, #0]
 800a3b8:	685b      	ldreq	r3, [r3, #4]
 800a3ba:	1852      	addeq	r2, r2, r1
 800a3bc:	6022      	streq	r2, [r4, #0]
 800a3be:	6063      	str	r3, [r4, #4]
 800a3c0:	6004      	str	r4, [r0, #0]
 800a3c2:	e7ed      	b.n	800a3a0 <_free_r+0x24>
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	b10b      	cbz	r3, 800a3ce <_free_r+0x52>
 800a3ca:	42a3      	cmp	r3, r4
 800a3cc:	d9fa      	bls.n	800a3c4 <_free_r+0x48>
 800a3ce:	6811      	ldr	r1, [r2, #0]
 800a3d0:	1850      	adds	r0, r2, r1
 800a3d2:	42a0      	cmp	r0, r4
 800a3d4:	d10b      	bne.n	800a3ee <_free_r+0x72>
 800a3d6:	6820      	ldr	r0, [r4, #0]
 800a3d8:	4401      	add	r1, r0
 800a3da:	1850      	adds	r0, r2, r1
 800a3dc:	4283      	cmp	r3, r0
 800a3de:	6011      	str	r1, [r2, #0]
 800a3e0:	d1de      	bne.n	800a3a0 <_free_r+0x24>
 800a3e2:	6818      	ldr	r0, [r3, #0]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	4401      	add	r1, r0
 800a3e8:	6011      	str	r1, [r2, #0]
 800a3ea:	6053      	str	r3, [r2, #4]
 800a3ec:	e7d8      	b.n	800a3a0 <_free_r+0x24>
 800a3ee:	d902      	bls.n	800a3f6 <_free_r+0x7a>
 800a3f0:	230c      	movs	r3, #12
 800a3f2:	602b      	str	r3, [r5, #0]
 800a3f4:	e7d4      	b.n	800a3a0 <_free_r+0x24>
 800a3f6:	6820      	ldr	r0, [r4, #0]
 800a3f8:	1821      	adds	r1, r4, r0
 800a3fa:	428b      	cmp	r3, r1
 800a3fc:	bf01      	itttt	eq
 800a3fe:	6819      	ldreq	r1, [r3, #0]
 800a400:	685b      	ldreq	r3, [r3, #4]
 800a402:	1809      	addeq	r1, r1, r0
 800a404:	6021      	streq	r1, [r4, #0]
 800a406:	6063      	str	r3, [r4, #4]
 800a408:	6054      	str	r4, [r2, #4]
 800a40a:	e7c9      	b.n	800a3a0 <_free_r+0x24>
 800a40c:	bd38      	pop	{r3, r4, r5, pc}
 800a40e:	bf00      	nop
 800a410:	2000021c 	.word	0x2000021c

0800a414 <_malloc_r>:
 800a414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a416:	1ccd      	adds	r5, r1, #3
 800a418:	f025 0503 	bic.w	r5, r5, #3
 800a41c:	3508      	adds	r5, #8
 800a41e:	2d0c      	cmp	r5, #12
 800a420:	bf38      	it	cc
 800a422:	250c      	movcc	r5, #12
 800a424:	2d00      	cmp	r5, #0
 800a426:	4606      	mov	r6, r0
 800a428:	db01      	blt.n	800a42e <_malloc_r+0x1a>
 800a42a:	42a9      	cmp	r1, r5
 800a42c:	d903      	bls.n	800a436 <_malloc_r+0x22>
 800a42e:	230c      	movs	r3, #12
 800a430:	6033      	str	r3, [r6, #0]
 800a432:	2000      	movs	r0, #0
 800a434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a436:	f000 fa0f 	bl	800a858 <__malloc_lock>
 800a43a:	4921      	ldr	r1, [pc, #132]	; (800a4c0 <_malloc_r+0xac>)
 800a43c:	680a      	ldr	r2, [r1, #0]
 800a43e:	4614      	mov	r4, r2
 800a440:	b99c      	cbnz	r4, 800a46a <_malloc_r+0x56>
 800a442:	4f20      	ldr	r7, [pc, #128]	; (800a4c4 <_malloc_r+0xb0>)
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	b923      	cbnz	r3, 800a452 <_malloc_r+0x3e>
 800a448:	4621      	mov	r1, r4
 800a44a:	4630      	mov	r0, r6
 800a44c:	f000 f998 	bl	800a780 <_sbrk_r>
 800a450:	6038      	str	r0, [r7, #0]
 800a452:	4629      	mov	r1, r5
 800a454:	4630      	mov	r0, r6
 800a456:	f000 f993 	bl	800a780 <_sbrk_r>
 800a45a:	1c43      	adds	r3, r0, #1
 800a45c:	d123      	bne.n	800a4a6 <_malloc_r+0x92>
 800a45e:	230c      	movs	r3, #12
 800a460:	4630      	mov	r0, r6
 800a462:	6033      	str	r3, [r6, #0]
 800a464:	f000 f9fe 	bl	800a864 <__malloc_unlock>
 800a468:	e7e3      	b.n	800a432 <_malloc_r+0x1e>
 800a46a:	6823      	ldr	r3, [r4, #0]
 800a46c:	1b5b      	subs	r3, r3, r5
 800a46e:	d417      	bmi.n	800a4a0 <_malloc_r+0x8c>
 800a470:	2b0b      	cmp	r3, #11
 800a472:	d903      	bls.n	800a47c <_malloc_r+0x68>
 800a474:	6023      	str	r3, [r4, #0]
 800a476:	441c      	add	r4, r3
 800a478:	6025      	str	r5, [r4, #0]
 800a47a:	e004      	b.n	800a486 <_malloc_r+0x72>
 800a47c:	6863      	ldr	r3, [r4, #4]
 800a47e:	42a2      	cmp	r2, r4
 800a480:	bf0c      	ite	eq
 800a482:	600b      	streq	r3, [r1, #0]
 800a484:	6053      	strne	r3, [r2, #4]
 800a486:	4630      	mov	r0, r6
 800a488:	f000 f9ec 	bl	800a864 <__malloc_unlock>
 800a48c:	f104 000b 	add.w	r0, r4, #11
 800a490:	1d23      	adds	r3, r4, #4
 800a492:	f020 0007 	bic.w	r0, r0, #7
 800a496:	1ac2      	subs	r2, r0, r3
 800a498:	d0cc      	beq.n	800a434 <_malloc_r+0x20>
 800a49a:	1a1b      	subs	r3, r3, r0
 800a49c:	50a3      	str	r3, [r4, r2]
 800a49e:	e7c9      	b.n	800a434 <_malloc_r+0x20>
 800a4a0:	4622      	mov	r2, r4
 800a4a2:	6864      	ldr	r4, [r4, #4]
 800a4a4:	e7cc      	b.n	800a440 <_malloc_r+0x2c>
 800a4a6:	1cc4      	adds	r4, r0, #3
 800a4a8:	f024 0403 	bic.w	r4, r4, #3
 800a4ac:	42a0      	cmp	r0, r4
 800a4ae:	d0e3      	beq.n	800a478 <_malloc_r+0x64>
 800a4b0:	1a21      	subs	r1, r4, r0
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f000 f964 	bl	800a780 <_sbrk_r>
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d1dd      	bne.n	800a478 <_malloc_r+0x64>
 800a4bc:	e7cf      	b.n	800a45e <_malloc_r+0x4a>
 800a4be:	bf00      	nop
 800a4c0:	2000021c 	.word	0x2000021c
 800a4c4:	20000220 	.word	0x20000220

0800a4c8 <__ssputs_r>:
 800a4c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4cc:	688e      	ldr	r6, [r1, #8]
 800a4ce:	4682      	mov	sl, r0
 800a4d0:	429e      	cmp	r6, r3
 800a4d2:	460c      	mov	r4, r1
 800a4d4:	4690      	mov	r8, r2
 800a4d6:	461f      	mov	r7, r3
 800a4d8:	d838      	bhi.n	800a54c <__ssputs_r+0x84>
 800a4da:	898a      	ldrh	r2, [r1, #12]
 800a4dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4e0:	d032      	beq.n	800a548 <__ssputs_r+0x80>
 800a4e2:	6825      	ldr	r5, [r4, #0]
 800a4e4:	6909      	ldr	r1, [r1, #16]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	eba5 0901 	sub.w	r9, r5, r1
 800a4ec:	6965      	ldr	r5, [r4, #20]
 800a4ee:	444b      	add	r3, r9
 800a4f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4f8:	106d      	asrs	r5, r5, #1
 800a4fa:	429d      	cmp	r5, r3
 800a4fc:	bf38      	it	cc
 800a4fe:	461d      	movcc	r5, r3
 800a500:	0553      	lsls	r3, r2, #21
 800a502:	d531      	bpl.n	800a568 <__ssputs_r+0xa0>
 800a504:	4629      	mov	r1, r5
 800a506:	f7ff ff85 	bl	800a414 <_malloc_r>
 800a50a:	4606      	mov	r6, r0
 800a50c:	b950      	cbnz	r0, 800a524 <__ssputs_r+0x5c>
 800a50e:	230c      	movs	r3, #12
 800a510:	f04f 30ff 	mov.w	r0, #4294967295
 800a514:	f8ca 3000 	str.w	r3, [sl]
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a51e:	81a3      	strh	r3, [r4, #12]
 800a520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a524:	464a      	mov	r2, r9
 800a526:	6921      	ldr	r1, [r4, #16]
 800a528:	f7ff fb8a 	bl	8009c40 <memcpy>
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a536:	81a3      	strh	r3, [r4, #12]
 800a538:	6126      	str	r6, [r4, #16]
 800a53a:	444e      	add	r6, r9
 800a53c:	6026      	str	r6, [r4, #0]
 800a53e:	463e      	mov	r6, r7
 800a540:	6165      	str	r5, [r4, #20]
 800a542:	eba5 0509 	sub.w	r5, r5, r9
 800a546:	60a5      	str	r5, [r4, #8]
 800a548:	42be      	cmp	r6, r7
 800a54a:	d900      	bls.n	800a54e <__ssputs_r+0x86>
 800a54c:	463e      	mov	r6, r7
 800a54e:	4632      	mov	r2, r6
 800a550:	4641      	mov	r1, r8
 800a552:	6820      	ldr	r0, [r4, #0]
 800a554:	f000 f966 	bl	800a824 <memmove>
 800a558:	68a3      	ldr	r3, [r4, #8]
 800a55a:	6822      	ldr	r2, [r4, #0]
 800a55c:	1b9b      	subs	r3, r3, r6
 800a55e:	4432      	add	r2, r6
 800a560:	2000      	movs	r0, #0
 800a562:	60a3      	str	r3, [r4, #8]
 800a564:	6022      	str	r2, [r4, #0]
 800a566:	e7db      	b.n	800a520 <__ssputs_r+0x58>
 800a568:	462a      	mov	r2, r5
 800a56a:	f000 f981 	bl	800a870 <_realloc_r>
 800a56e:	4606      	mov	r6, r0
 800a570:	2800      	cmp	r0, #0
 800a572:	d1e1      	bne.n	800a538 <__ssputs_r+0x70>
 800a574:	4650      	mov	r0, sl
 800a576:	6921      	ldr	r1, [r4, #16]
 800a578:	f7ff ff00 	bl	800a37c <_free_r>
 800a57c:	e7c7      	b.n	800a50e <__ssputs_r+0x46>
	...

0800a580 <_svfiprintf_r>:
 800a580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a584:	4698      	mov	r8, r3
 800a586:	898b      	ldrh	r3, [r1, #12]
 800a588:	4607      	mov	r7, r0
 800a58a:	061b      	lsls	r3, r3, #24
 800a58c:	460d      	mov	r5, r1
 800a58e:	4614      	mov	r4, r2
 800a590:	b09d      	sub	sp, #116	; 0x74
 800a592:	d50e      	bpl.n	800a5b2 <_svfiprintf_r+0x32>
 800a594:	690b      	ldr	r3, [r1, #16]
 800a596:	b963      	cbnz	r3, 800a5b2 <_svfiprintf_r+0x32>
 800a598:	2140      	movs	r1, #64	; 0x40
 800a59a:	f7ff ff3b 	bl	800a414 <_malloc_r>
 800a59e:	6028      	str	r0, [r5, #0]
 800a5a0:	6128      	str	r0, [r5, #16]
 800a5a2:	b920      	cbnz	r0, 800a5ae <_svfiprintf_r+0x2e>
 800a5a4:	230c      	movs	r3, #12
 800a5a6:	603b      	str	r3, [r7, #0]
 800a5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ac:	e0d1      	b.n	800a752 <_svfiprintf_r+0x1d2>
 800a5ae:	2340      	movs	r3, #64	; 0x40
 800a5b0:	616b      	str	r3, [r5, #20]
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5b6:	2320      	movs	r3, #32
 800a5b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5bc:	2330      	movs	r3, #48	; 0x30
 800a5be:	f04f 0901 	mov.w	r9, #1
 800a5c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5c6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a76c <_svfiprintf_r+0x1ec>
 800a5ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5ce:	4623      	mov	r3, r4
 800a5d0:	469a      	mov	sl, r3
 800a5d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5d6:	b10a      	cbz	r2, 800a5dc <_svfiprintf_r+0x5c>
 800a5d8:	2a25      	cmp	r2, #37	; 0x25
 800a5da:	d1f9      	bne.n	800a5d0 <_svfiprintf_r+0x50>
 800a5dc:	ebba 0b04 	subs.w	fp, sl, r4
 800a5e0:	d00b      	beq.n	800a5fa <_svfiprintf_r+0x7a>
 800a5e2:	465b      	mov	r3, fp
 800a5e4:	4622      	mov	r2, r4
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	4638      	mov	r0, r7
 800a5ea:	f7ff ff6d 	bl	800a4c8 <__ssputs_r>
 800a5ee:	3001      	adds	r0, #1
 800a5f0:	f000 80aa 	beq.w	800a748 <_svfiprintf_r+0x1c8>
 800a5f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5f6:	445a      	add	r2, fp
 800a5f8:	9209      	str	r2, [sp, #36]	; 0x24
 800a5fa:	f89a 3000 	ldrb.w	r3, [sl]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	f000 80a2 	beq.w	800a748 <_svfiprintf_r+0x1c8>
 800a604:	2300      	movs	r3, #0
 800a606:	f04f 32ff 	mov.w	r2, #4294967295
 800a60a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a60e:	f10a 0a01 	add.w	sl, sl, #1
 800a612:	9304      	str	r3, [sp, #16]
 800a614:	9307      	str	r3, [sp, #28]
 800a616:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a61a:	931a      	str	r3, [sp, #104]	; 0x68
 800a61c:	4654      	mov	r4, sl
 800a61e:	2205      	movs	r2, #5
 800a620:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a624:	4851      	ldr	r0, [pc, #324]	; (800a76c <_svfiprintf_r+0x1ec>)
 800a626:	f7ff fafd 	bl	8009c24 <memchr>
 800a62a:	9a04      	ldr	r2, [sp, #16]
 800a62c:	b9d8      	cbnz	r0, 800a666 <_svfiprintf_r+0xe6>
 800a62e:	06d0      	lsls	r0, r2, #27
 800a630:	bf44      	itt	mi
 800a632:	2320      	movmi	r3, #32
 800a634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a638:	0711      	lsls	r1, r2, #28
 800a63a:	bf44      	itt	mi
 800a63c:	232b      	movmi	r3, #43	; 0x2b
 800a63e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a642:	f89a 3000 	ldrb.w	r3, [sl]
 800a646:	2b2a      	cmp	r3, #42	; 0x2a
 800a648:	d015      	beq.n	800a676 <_svfiprintf_r+0xf6>
 800a64a:	4654      	mov	r4, sl
 800a64c:	2000      	movs	r0, #0
 800a64e:	f04f 0c0a 	mov.w	ip, #10
 800a652:	9a07      	ldr	r2, [sp, #28]
 800a654:	4621      	mov	r1, r4
 800a656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a65a:	3b30      	subs	r3, #48	; 0x30
 800a65c:	2b09      	cmp	r3, #9
 800a65e:	d94e      	bls.n	800a6fe <_svfiprintf_r+0x17e>
 800a660:	b1b0      	cbz	r0, 800a690 <_svfiprintf_r+0x110>
 800a662:	9207      	str	r2, [sp, #28]
 800a664:	e014      	b.n	800a690 <_svfiprintf_r+0x110>
 800a666:	eba0 0308 	sub.w	r3, r0, r8
 800a66a:	fa09 f303 	lsl.w	r3, r9, r3
 800a66e:	4313      	orrs	r3, r2
 800a670:	46a2      	mov	sl, r4
 800a672:	9304      	str	r3, [sp, #16]
 800a674:	e7d2      	b.n	800a61c <_svfiprintf_r+0x9c>
 800a676:	9b03      	ldr	r3, [sp, #12]
 800a678:	1d19      	adds	r1, r3, #4
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	9103      	str	r1, [sp, #12]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	bfbb      	ittet	lt
 800a682:	425b      	neglt	r3, r3
 800a684:	f042 0202 	orrlt.w	r2, r2, #2
 800a688:	9307      	strge	r3, [sp, #28]
 800a68a:	9307      	strlt	r3, [sp, #28]
 800a68c:	bfb8      	it	lt
 800a68e:	9204      	strlt	r2, [sp, #16]
 800a690:	7823      	ldrb	r3, [r4, #0]
 800a692:	2b2e      	cmp	r3, #46	; 0x2e
 800a694:	d10c      	bne.n	800a6b0 <_svfiprintf_r+0x130>
 800a696:	7863      	ldrb	r3, [r4, #1]
 800a698:	2b2a      	cmp	r3, #42	; 0x2a
 800a69a:	d135      	bne.n	800a708 <_svfiprintf_r+0x188>
 800a69c:	9b03      	ldr	r3, [sp, #12]
 800a69e:	3402      	adds	r4, #2
 800a6a0:	1d1a      	adds	r2, r3, #4
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	9203      	str	r2, [sp, #12]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	bfb8      	it	lt
 800a6aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6ae:	9305      	str	r3, [sp, #20]
 800a6b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a77c <_svfiprintf_r+0x1fc>
 800a6b4:	2203      	movs	r2, #3
 800a6b6:	4650      	mov	r0, sl
 800a6b8:	7821      	ldrb	r1, [r4, #0]
 800a6ba:	f7ff fab3 	bl	8009c24 <memchr>
 800a6be:	b140      	cbz	r0, 800a6d2 <_svfiprintf_r+0x152>
 800a6c0:	2340      	movs	r3, #64	; 0x40
 800a6c2:	eba0 000a 	sub.w	r0, r0, sl
 800a6c6:	fa03 f000 	lsl.w	r0, r3, r0
 800a6ca:	9b04      	ldr	r3, [sp, #16]
 800a6cc:	3401      	adds	r4, #1
 800a6ce:	4303      	orrs	r3, r0
 800a6d0:	9304      	str	r3, [sp, #16]
 800a6d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6d6:	2206      	movs	r2, #6
 800a6d8:	4825      	ldr	r0, [pc, #148]	; (800a770 <_svfiprintf_r+0x1f0>)
 800a6da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6de:	f7ff faa1 	bl	8009c24 <memchr>
 800a6e2:	2800      	cmp	r0, #0
 800a6e4:	d038      	beq.n	800a758 <_svfiprintf_r+0x1d8>
 800a6e6:	4b23      	ldr	r3, [pc, #140]	; (800a774 <_svfiprintf_r+0x1f4>)
 800a6e8:	bb1b      	cbnz	r3, 800a732 <_svfiprintf_r+0x1b2>
 800a6ea:	9b03      	ldr	r3, [sp, #12]
 800a6ec:	3307      	adds	r3, #7
 800a6ee:	f023 0307 	bic.w	r3, r3, #7
 800a6f2:	3308      	adds	r3, #8
 800a6f4:	9303      	str	r3, [sp, #12]
 800a6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f8:	4433      	add	r3, r6
 800a6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a6fc:	e767      	b.n	800a5ce <_svfiprintf_r+0x4e>
 800a6fe:	460c      	mov	r4, r1
 800a700:	2001      	movs	r0, #1
 800a702:	fb0c 3202 	mla	r2, ip, r2, r3
 800a706:	e7a5      	b.n	800a654 <_svfiprintf_r+0xd4>
 800a708:	2300      	movs	r3, #0
 800a70a:	f04f 0c0a 	mov.w	ip, #10
 800a70e:	4619      	mov	r1, r3
 800a710:	3401      	adds	r4, #1
 800a712:	9305      	str	r3, [sp, #20]
 800a714:	4620      	mov	r0, r4
 800a716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a71a:	3a30      	subs	r2, #48	; 0x30
 800a71c:	2a09      	cmp	r2, #9
 800a71e:	d903      	bls.n	800a728 <_svfiprintf_r+0x1a8>
 800a720:	2b00      	cmp	r3, #0
 800a722:	d0c5      	beq.n	800a6b0 <_svfiprintf_r+0x130>
 800a724:	9105      	str	r1, [sp, #20]
 800a726:	e7c3      	b.n	800a6b0 <_svfiprintf_r+0x130>
 800a728:	4604      	mov	r4, r0
 800a72a:	2301      	movs	r3, #1
 800a72c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a730:	e7f0      	b.n	800a714 <_svfiprintf_r+0x194>
 800a732:	ab03      	add	r3, sp, #12
 800a734:	9300      	str	r3, [sp, #0]
 800a736:	462a      	mov	r2, r5
 800a738:	4638      	mov	r0, r7
 800a73a:	4b0f      	ldr	r3, [pc, #60]	; (800a778 <_svfiprintf_r+0x1f8>)
 800a73c:	a904      	add	r1, sp, #16
 800a73e:	f7fd fff3 	bl	8008728 <_printf_float>
 800a742:	1c42      	adds	r2, r0, #1
 800a744:	4606      	mov	r6, r0
 800a746:	d1d6      	bne.n	800a6f6 <_svfiprintf_r+0x176>
 800a748:	89ab      	ldrh	r3, [r5, #12]
 800a74a:	065b      	lsls	r3, r3, #25
 800a74c:	f53f af2c 	bmi.w	800a5a8 <_svfiprintf_r+0x28>
 800a750:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a752:	b01d      	add	sp, #116	; 0x74
 800a754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a758:	ab03      	add	r3, sp, #12
 800a75a:	9300      	str	r3, [sp, #0]
 800a75c:	462a      	mov	r2, r5
 800a75e:	4638      	mov	r0, r7
 800a760:	4b05      	ldr	r3, [pc, #20]	; (800a778 <_svfiprintf_r+0x1f8>)
 800a762:	a904      	add	r1, sp, #16
 800a764:	f7fe fa7c 	bl	8008c60 <_printf_i>
 800a768:	e7eb      	b.n	800a742 <_svfiprintf_r+0x1c2>
 800a76a:	bf00      	nop
 800a76c:	0800b634 	.word	0x0800b634
 800a770:	0800b63e 	.word	0x0800b63e
 800a774:	08008729 	.word	0x08008729
 800a778:	0800a4c9 	.word	0x0800a4c9
 800a77c:	0800b63a 	.word	0x0800b63a

0800a780 <_sbrk_r>:
 800a780:	b538      	push	{r3, r4, r5, lr}
 800a782:	2300      	movs	r3, #0
 800a784:	4d05      	ldr	r5, [pc, #20]	; (800a79c <_sbrk_r+0x1c>)
 800a786:	4604      	mov	r4, r0
 800a788:	4608      	mov	r0, r1
 800a78a:	602b      	str	r3, [r5, #0]
 800a78c:	f7f8 f840 	bl	8002810 <_sbrk>
 800a790:	1c43      	adds	r3, r0, #1
 800a792:	d102      	bne.n	800a79a <_sbrk_r+0x1a>
 800a794:	682b      	ldr	r3, [r5, #0]
 800a796:	b103      	cbz	r3, 800a79a <_sbrk_r+0x1a>
 800a798:	6023      	str	r3, [r4, #0]
 800a79a:	bd38      	pop	{r3, r4, r5, pc}
 800a79c:	200004a8 	.word	0x200004a8

0800a7a0 <__assert_func>:
 800a7a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7a2:	4614      	mov	r4, r2
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	4b09      	ldr	r3, [pc, #36]	; (800a7cc <__assert_func+0x2c>)
 800a7a8:	4605      	mov	r5, r0
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68d8      	ldr	r0, [r3, #12]
 800a7ae:	b14c      	cbz	r4, 800a7c4 <__assert_func+0x24>
 800a7b0:	4b07      	ldr	r3, [pc, #28]	; (800a7d0 <__assert_func+0x30>)
 800a7b2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7b6:	9100      	str	r1, [sp, #0]
 800a7b8:	462b      	mov	r3, r5
 800a7ba:	4906      	ldr	r1, [pc, #24]	; (800a7d4 <__assert_func+0x34>)
 800a7bc:	f000 f80e 	bl	800a7dc <fiprintf>
 800a7c0:	f000 faa2 	bl	800ad08 <abort>
 800a7c4:	4b04      	ldr	r3, [pc, #16]	; (800a7d8 <__assert_func+0x38>)
 800a7c6:	461c      	mov	r4, r3
 800a7c8:	e7f3      	b.n	800a7b2 <__assert_func+0x12>
 800a7ca:	bf00      	nop
 800a7cc:	20000018 	.word	0x20000018
 800a7d0:	0800b645 	.word	0x0800b645
 800a7d4:	0800b652 	.word	0x0800b652
 800a7d8:	0800b680 	.word	0x0800b680

0800a7dc <fiprintf>:
 800a7dc:	b40e      	push	{r1, r2, r3}
 800a7de:	b503      	push	{r0, r1, lr}
 800a7e0:	4601      	mov	r1, r0
 800a7e2:	ab03      	add	r3, sp, #12
 800a7e4:	4805      	ldr	r0, [pc, #20]	; (800a7fc <fiprintf+0x20>)
 800a7e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ea:	6800      	ldr	r0, [r0, #0]
 800a7ec:	9301      	str	r3, [sp, #4]
 800a7ee:	f000 f88d 	bl	800a90c <_vfiprintf_r>
 800a7f2:	b002      	add	sp, #8
 800a7f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7f8:	b003      	add	sp, #12
 800a7fa:	4770      	bx	lr
 800a7fc:	20000018 	.word	0x20000018

0800a800 <__ascii_mbtowc>:
 800a800:	b082      	sub	sp, #8
 800a802:	b901      	cbnz	r1, 800a806 <__ascii_mbtowc+0x6>
 800a804:	a901      	add	r1, sp, #4
 800a806:	b142      	cbz	r2, 800a81a <__ascii_mbtowc+0x1a>
 800a808:	b14b      	cbz	r3, 800a81e <__ascii_mbtowc+0x1e>
 800a80a:	7813      	ldrb	r3, [r2, #0]
 800a80c:	600b      	str	r3, [r1, #0]
 800a80e:	7812      	ldrb	r2, [r2, #0]
 800a810:	1e10      	subs	r0, r2, #0
 800a812:	bf18      	it	ne
 800a814:	2001      	movne	r0, #1
 800a816:	b002      	add	sp, #8
 800a818:	4770      	bx	lr
 800a81a:	4610      	mov	r0, r2
 800a81c:	e7fb      	b.n	800a816 <__ascii_mbtowc+0x16>
 800a81e:	f06f 0001 	mvn.w	r0, #1
 800a822:	e7f8      	b.n	800a816 <__ascii_mbtowc+0x16>

0800a824 <memmove>:
 800a824:	4288      	cmp	r0, r1
 800a826:	b510      	push	{r4, lr}
 800a828:	eb01 0402 	add.w	r4, r1, r2
 800a82c:	d902      	bls.n	800a834 <memmove+0x10>
 800a82e:	4284      	cmp	r4, r0
 800a830:	4623      	mov	r3, r4
 800a832:	d807      	bhi.n	800a844 <memmove+0x20>
 800a834:	1e43      	subs	r3, r0, #1
 800a836:	42a1      	cmp	r1, r4
 800a838:	d008      	beq.n	800a84c <memmove+0x28>
 800a83a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a83e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a842:	e7f8      	b.n	800a836 <memmove+0x12>
 800a844:	4601      	mov	r1, r0
 800a846:	4402      	add	r2, r0
 800a848:	428a      	cmp	r2, r1
 800a84a:	d100      	bne.n	800a84e <memmove+0x2a>
 800a84c:	bd10      	pop	{r4, pc}
 800a84e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a856:	e7f7      	b.n	800a848 <memmove+0x24>

0800a858 <__malloc_lock>:
 800a858:	4801      	ldr	r0, [pc, #4]	; (800a860 <__malloc_lock+0x8>)
 800a85a:	f000 bc15 	b.w	800b088 <__retarget_lock_acquire_recursive>
 800a85e:	bf00      	nop
 800a860:	200004b0 	.word	0x200004b0

0800a864 <__malloc_unlock>:
 800a864:	4801      	ldr	r0, [pc, #4]	; (800a86c <__malloc_unlock+0x8>)
 800a866:	f000 bc10 	b.w	800b08a <__retarget_lock_release_recursive>
 800a86a:	bf00      	nop
 800a86c:	200004b0 	.word	0x200004b0

0800a870 <_realloc_r>:
 800a870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a872:	4607      	mov	r7, r0
 800a874:	4614      	mov	r4, r2
 800a876:	460e      	mov	r6, r1
 800a878:	b921      	cbnz	r1, 800a884 <_realloc_r+0x14>
 800a87a:	4611      	mov	r1, r2
 800a87c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a880:	f7ff bdc8 	b.w	800a414 <_malloc_r>
 800a884:	b922      	cbnz	r2, 800a890 <_realloc_r+0x20>
 800a886:	f7ff fd79 	bl	800a37c <_free_r>
 800a88a:	4625      	mov	r5, r4
 800a88c:	4628      	mov	r0, r5
 800a88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a890:	f000 fc60 	bl	800b154 <_malloc_usable_size_r>
 800a894:	42a0      	cmp	r0, r4
 800a896:	d20f      	bcs.n	800a8b8 <_realloc_r+0x48>
 800a898:	4621      	mov	r1, r4
 800a89a:	4638      	mov	r0, r7
 800a89c:	f7ff fdba 	bl	800a414 <_malloc_r>
 800a8a0:	4605      	mov	r5, r0
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d0f2      	beq.n	800a88c <_realloc_r+0x1c>
 800a8a6:	4631      	mov	r1, r6
 800a8a8:	4622      	mov	r2, r4
 800a8aa:	f7ff f9c9 	bl	8009c40 <memcpy>
 800a8ae:	4631      	mov	r1, r6
 800a8b0:	4638      	mov	r0, r7
 800a8b2:	f7ff fd63 	bl	800a37c <_free_r>
 800a8b6:	e7e9      	b.n	800a88c <_realloc_r+0x1c>
 800a8b8:	4635      	mov	r5, r6
 800a8ba:	e7e7      	b.n	800a88c <_realloc_r+0x1c>

0800a8bc <__sfputc_r>:
 800a8bc:	6893      	ldr	r3, [r2, #8]
 800a8be:	b410      	push	{r4}
 800a8c0:	3b01      	subs	r3, #1
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	6093      	str	r3, [r2, #8]
 800a8c6:	da07      	bge.n	800a8d8 <__sfputc_r+0x1c>
 800a8c8:	6994      	ldr	r4, [r2, #24]
 800a8ca:	42a3      	cmp	r3, r4
 800a8cc:	db01      	blt.n	800a8d2 <__sfputc_r+0x16>
 800a8ce:	290a      	cmp	r1, #10
 800a8d0:	d102      	bne.n	800a8d8 <__sfputc_r+0x1c>
 800a8d2:	bc10      	pop	{r4}
 800a8d4:	f000 b94a 	b.w	800ab6c <__swbuf_r>
 800a8d8:	6813      	ldr	r3, [r2, #0]
 800a8da:	1c58      	adds	r0, r3, #1
 800a8dc:	6010      	str	r0, [r2, #0]
 800a8de:	7019      	strb	r1, [r3, #0]
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	bc10      	pop	{r4}
 800a8e4:	4770      	bx	lr

0800a8e6 <__sfputs_r>:
 800a8e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e8:	4606      	mov	r6, r0
 800a8ea:	460f      	mov	r7, r1
 800a8ec:	4614      	mov	r4, r2
 800a8ee:	18d5      	adds	r5, r2, r3
 800a8f0:	42ac      	cmp	r4, r5
 800a8f2:	d101      	bne.n	800a8f8 <__sfputs_r+0x12>
 800a8f4:	2000      	movs	r0, #0
 800a8f6:	e007      	b.n	800a908 <__sfputs_r+0x22>
 800a8f8:	463a      	mov	r2, r7
 800a8fa:	4630      	mov	r0, r6
 800a8fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a900:	f7ff ffdc 	bl	800a8bc <__sfputc_r>
 800a904:	1c43      	adds	r3, r0, #1
 800a906:	d1f3      	bne.n	800a8f0 <__sfputs_r+0xa>
 800a908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a90c <_vfiprintf_r>:
 800a90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a910:	460d      	mov	r5, r1
 800a912:	4614      	mov	r4, r2
 800a914:	4698      	mov	r8, r3
 800a916:	4606      	mov	r6, r0
 800a918:	b09d      	sub	sp, #116	; 0x74
 800a91a:	b118      	cbz	r0, 800a924 <_vfiprintf_r+0x18>
 800a91c:	6983      	ldr	r3, [r0, #24]
 800a91e:	b90b      	cbnz	r3, 800a924 <_vfiprintf_r+0x18>
 800a920:	f000 fb14 	bl	800af4c <__sinit>
 800a924:	4b89      	ldr	r3, [pc, #548]	; (800ab4c <_vfiprintf_r+0x240>)
 800a926:	429d      	cmp	r5, r3
 800a928:	d11b      	bne.n	800a962 <_vfiprintf_r+0x56>
 800a92a:	6875      	ldr	r5, [r6, #4]
 800a92c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a92e:	07d9      	lsls	r1, r3, #31
 800a930:	d405      	bmi.n	800a93e <_vfiprintf_r+0x32>
 800a932:	89ab      	ldrh	r3, [r5, #12]
 800a934:	059a      	lsls	r2, r3, #22
 800a936:	d402      	bmi.n	800a93e <_vfiprintf_r+0x32>
 800a938:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a93a:	f000 fba5 	bl	800b088 <__retarget_lock_acquire_recursive>
 800a93e:	89ab      	ldrh	r3, [r5, #12]
 800a940:	071b      	lsls	r3, r3, #28
 800a942:	d501      	bpl.n	800a948 <_vfiprintf_r+0x3c>
 800a944:	692b      	ldr	r3, [r5, #16]
 800a946:	b9eb      	cbnz	r3, 800a984 <_vfiprintf_r+0x78>
 800a948:	4629      	mov	r1, r5
 800a94a:	4630      	mov	r0, r6
 800a94c:	f000 f96e 	bl	800ac2c <__swsetup_r>
 800a950:	b1c0      	cbz	r0, 800a984 <_vfiprintf_r+0x78>
 800a952:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a954:	07dc      	lsls	r4, r3, #31
 800a956:	d50e      	bpl.n	800a976 <_vfiprintf_r+0x6a>
 800a958:	f04f 30ff 	mov.w	r0, #4294967295
 800a95c:	b01d      	add	sp, #116	; 0x74
 800a95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a962:	4b7b      	ldr	r3, [pc, #492]	; (800ab50 <_vfiprintf_r+0x244>)
 800a964:	429d      	cmp	r5, r3
 800a966:	d101      	bne.n	800a96c <_vfiprintf_r+0x60>
 800a968:	68b5      	ldr	r5, [r6, #8]
 800a96a:	e7df      	b.n	800a92c <_vfiprintf_r+0x20>
 800a96c:	4b79      	ldr	r3, [pc, #484]	; (800ab54 <_vfiprintf_r+0x248>)
 800a96e:	429d      	cmp	r5, r3
 800a970:	bf08      	it	eq
 800a972:	68f5      	ldreq	r5, [r6, #12]
 800a974:	e7da      	b.n	800a92c <_vfiprintf_r+0x20>
 800a976:	89ab      	ldrh	r3, [r5, #12]
 800a978:	0598      	lsls	r0, r3, #22
 800a97a:	d4ed      	bmi.n	800a958 <_vfiprintf_r+0x4c>
 800a97c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a97e:	f000 fb84 	bl	800b08a <__retarget_lock_release_recursive>
 800a982:	e7e9      	b.n	800a958 <_vfiprintf_r+0x4c>
 800a984:	2300      	movs	r3, #0
 800a986:	9309      	str	r3, [sp, #36]	; 0x24
 800a988:	2320      	movs	r3, #32
 800a98a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a98e:	2330      	movs	r3, #48	; 0x30
 800a990:	f04f 0901 	mov.w	r9, #1
 800a994:	f8cd 800c 	str.w	r8, [sp, #12]
 800a998:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800ab58 <_vfiprintf_r+0x24c>
 800a99c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9a0:	4623      	mov	r3, r4
 800a9a2:	469a      	mov	sl, r3
 800a9a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9a8:	b10a      	cbz	r2, 800a9ae <_vfiprintf_r+0xa2>
 800a9aa:	2a25      	cmp	r2, #37	; 0x25
 800a9ac:	d1f9      	bne.n	800a9a2 <_vfiprintf_r+0x96>
 800a9ae:	ebba 0b04 	subs.w	fp, sl, r4
 800a9b2:	d00b      	beq.n	800a9cc <_vfiprintf_r+0xc0>
 800a9b4:	465b      	mov	r3, fp
 800a9b6:	4622      	mov	r2, r4
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	f7ff ff93 	bl	800a8e6 <__sfputs_r>
 800a9c0:	3001      	adds	r0, #1
 800a9c2:	f000 80aa 	beq.w	800ab1a <_vfiprintf_r+0x20e>
 800a9c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9c8:	445a      	add	r2, fp
 800a9ca:	9209      	str	r2, [sp, #36]	; 0x24
 800a9cc:	f89a 3000 	ldrb.w	r3, [sl]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	f000 80a2 	beq.w	800ab1a <_vfiprintf_r+0x20e>
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	f04f 32ff 	mov.w	r2, #4294967295
 800a9dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9e0:	f10a 0a01 	add.w	sl, sl, #1
 800a9e4:	9304      	str	r3, [sp, #16]
 800a9e6:	9307      	str	r3, [sp, #28]
 800a9e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9ec:	931a      	str	r3, [sp, #104]	; 0x68
 800a9ee:	4654      	mov	r4, sl
 800a9f0:	2205      	movs	r2, #5
 800a9f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9f6:	4858      	ldr	r0, [pc, #352]	; (800ab58 <_vfiprintf_r+0x24c>)
 800a9f8:	f7ff f914 	bl	8009c24 <memchr>
 800a9fc:	9a04      	ldr	r2, [sp, #16]
 800a9fe:	b9d8      	cbnz	r0, 800aa38 <_vfiprintf_r+0x12c>
 800aa00:	06d1      	lsls	r1, r2, #27
 800aa02:	bf44      	itt	mi
 800aa04:	2320      	movmi	r3, #32
 800aa06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa0a:	0713      	lsls	r3, r2, #28
 800aa0c:	bf44      	itt	mi
 800aa0e:	232b      	movmi	r3, #43	; 0x2b
 800aa10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa14:	f89a 3000 	ldrb.w	r3, [sl]
 800aa18:	2b2a      	cmp	r3, #42	; 0x2a
 800aa1a:	d015      	beq.n	800aa48 <_vfiprintf_r+0x13c>
 800aa1c:	4654      	mov	r4, sl
 800aa1e:	2000      	movs	r0, #0
 800aa20:	f04f 0c0a 	mov.w	ip, #10
 800aa24:	9a07      	ldr	r2, [sp, #28]
 800aa26:	4621      	mov	r1, r4
 800aa28:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa2c:	3b30      	subs	r3, #48	; 0x30
 800aa2e:	2b09      	cmp	r3, #9
 800aa30:	d94e      	bls.n	800aad0 <_vfiprintf_r+0x1c4>
 800aa32:	b1b0      	cbz	r0, 800aa62 <_vfiprintf_r+0x156>
 800aa34:	9207      	str	r2, [sp, #28]
 800aa36:	e014      	b.n	800aa62 <_vfiprintf_r+0x156>
 800aa38:	eba0 0308 	sub.w	r3, r0, r8
 800aa3c:	fa09 f303 	lsl.w	r3, r9, r3
 800aa40:	4313      	orrs	r3, r2
 800aa42:	46a2      	mov	sl, r4
 800aa44:	9304      	str	r3, [sp, #16]
 800aa46:	e7d2      	b.n	800a9ee <_vfiprintf_r+0xe2>
 800aa48:	9b03      	ldr	r3, [sp, #12]
 800aa4a:	1d19      	adds	r1, r3, #4
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	9103      	str	r1, [sp, #12]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	bfbb      	ittet	lt
 800aa54:	425b      	neglt	r3, r3
 800aa56:	f042 0202 	orrlt.w	r2, r2, #2
 800aa5a:	9307      	strge	r3, [sp, #28]
 800aa5c:	9307      	strlt	r3, [sp, #28]
 800aa5e:	bfb8      	it	lt
 800aa60:	9204      	strlt	r2, [sp, #16]
 800aa62:	7823      	ldrb	r3, [r4, #0]
 800aa64:	2b2e      	cmp	r3, #46	; 0x2e
 800aa66:	d10c      	bne.n	800aa82 <_vfiprintf_r+0x176>
 800aa68:	7863      	ldrb	r3, [r4, #1]
 800aa6a:	2b2a      	cmp	r3, #42	; 0x2a
 800aa6c:	d135      	bne.n	800aada <_vfiprintf_r+0x1ce>
 800aa6e:	9b03      	ldr	r3, [sp, #12]
 800aa70:	3402      	adds	r4, #2
 800aa72:	1d1a      	adds	r2, r3, #4
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	9203      	str	r2, [sp, #12]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	bfb8      	it	lt
 800aa7c:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa80:	9305      	str	r3, [sp, #20]
 800aa82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab68 <_vfiprintf_r+0x25c>
 800aa86:	2203      	movs	r2, #3
 800aa88:	4650      	mov	r0, sl
 800aa8a:	7821      	ldrb	r1, [r4, #0]
 800aa8c:	f7ff f8ca 	bl	8009c24 <memchr>
 800aa90:	b140      	cbz	r0, 800aaa4 <_vfiprintf_r+0x198>
 800aa92:	2340      	movs	r3, #64	; 0x40
 800aa94:	eba0 000a 	sub.w	r0, r0, sl
 800aa98:	fa03 f000 	lsl.w	r0, r3, r0
 800aa9c:	9b04      	ldr	r3, [sp, #16]
 800aa9e:	3401      	adds	r4, #1
 800aaa0:	4303      	orrs	r3, r0
 800aaa2:	9304      	str	r3, [sp, #16]
 800aaa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaa8:	2206      	movs	r2, #6
 800aaaa:	482c      	ldr	r0, [pc, #176]	; (800ab5c <_vfiprintf_r+0x250>)
 800aaac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aab0:	f7ff f8b8 	bl	8009c24 <memchr>
 800aab4:	2800      	cmp	r0, #0
 800aab6:	d03f      	beq.n	800ab38 <_vfiprintf_r+0x22c>
 800aab8:	4b29      	ldr	r3, [pc, #164]	; (800ab60 <_vfiprintf_r+0x254>)
 800aaba:	bb1b      	cbnz	r3, 800ab04 <_vfiprintf_r+0x1f8>
 800aabc:	9b03      	ldr	r3, [sp, #12]
 800aabe:	3307      	adds	r3, #7
 800aac0:	f023 0307 	bic.w	r3, r3, #7
 800aac4:	3308      	adds	r3, #8
 800aac6:	9303      	str	r3, [sp, #12]
 800aac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaca:	443b      	add	r3, r7
 800aacc:	9309      	str	r3, [sp, #36]	; 0x24
 800aace:	e767      	b.n	800a9a0 <_vfiprintf_r+0x94>
 800aad0:	460c      	mov	r4, r1
 800aad2:	2001      	movs	r0, #1
 800aad4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aad8:	e7a5      	b.n	800aa26 <_vfiprintf_r+0x11a>
 800aada:	2300      	movs	r3, #0
 800aadc:	f04f 0c0a 	mov.w	ip, #10
 800aae0:	4619      	mov	r1, r3
 800aae2:	3401      	adds	r4, #1
 800aae4:	9305      	str	r3, [sp, #20]
 800aae6:	4620      	mov	r0, r4
 800aae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaec:	3a30      	subs	r2, #48	; 0x30
 800aaee:	2a09      	cmp	r2, #9
 800aaf0:	d903      	bls.n	800aafa <_vfiprintf_r+0x1ee>
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d0c5      	beq.n	800aa82 <_vfiprintf_r+0x176>
 800aaf6:	9105      	str	r1, [sp, #20]
 800aaf8:	e7c3      	b.n	800aa82 <_vfiprintf_r+0x176>
 800aafa:	4604      	mov	r4, r0
 800aafc:	2301      	movs	r3, #1
 800aafe:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab02:	e7f0      	b.n	800aae6 <_vfiprintf_r+0x1da>
 800ab04:	ab03      	add	r3, sp, #12
 800ab06:	9300      	str	r3, [sp, #0]
 800ab08:	462a      	mov	r2, r5
 800ab0a:	4630      	mov	r0, r6
 800ab0c:	4b15      	ldr	r3, [pc, #84]	; (800ab64 <_vfiprintf_r+0x258>)
 800ab0e:	a904      	add	r1, sp, #16
 800ab10:	f7fd fe0a 	bl	8008728 <_printf_float>
 800ab14:	4607      	mov	r7, r0
 800ab16:	1c78      	adds	r0, r7, #1
 800ab18:	d1d6      	bne.n	800aac8 <_vfiprintf_r+0x1bc>
 800ab1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab1c:	07d9      	lsls	r1, r3, #31
 800ab1e:	d405      	bmi.n	800ab2c <_vfiprintf_r+0x220>
 800ab20:	89ab      	ldrh	r3, [r5, #12]
 800ab22:	059a      	lsls	r2, r3, #22
 800ab24:	d402      	bmi.n	800ab2c <_vfiprintf_r+0x220>
 800ab26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab28:	f000 faaf 	bl	800b08a <__retarget_lock_release_recursive>
 800ab2c:	89ab      	ldrh	r3, [r5, #12]
 800ab2e:	065b      	lsls	r3, r3, #25
 800ab30:	f53f af12 	bmi.w	800a958 <_vfiprintf_r+0x4c>
 800ab34:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab36:	e711      	b.n	800a95c <_vfiprintf_r+0x50>
 800ab38:	ab03      	add	r3, sp, #12
 800ab3a:	9300      	str	r3, [sp, #0]
 800ab3c:	462a      	mov	r2, r5
 800ab3e:	4630      	mov	r0, r6
 800ab40:	4b08      	ldr	r3, [pc, #32]	; (800ab64 <_vfiprintf_r+0x258>)
 800ab42:	a904      	add	r1, sp, #16
 800ab44:	f7fe f88c 	bl	8008c60 <_printf_i>
 800ab48:	e7e4      	b.n	800ab14 <_vfiprintf_r+0x208>
 800ab4a:	bf00      	nop
 800ab4c:	0800b7ac 	.word	0x0800b7ac
 800ab50:	0800b7cc 	.word	0x0800b7cc
 800ab54:	0800b78c 	.word	0x0800b78c
 800ab58:	0800b634 	.word	0x0800b634
 800ab5c:	0800b63e 	.word	0x0800b63e
 800ab60:	08008729 	.word	0x08008729
 800ab64:	0800a8e7 	.word	0x0800a8e7
 800ab68:	0800b63a 	.word	0x0800b63a

0800ab6c <__swbuf_r>:
 800ab6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab6e:	460e      	mov	r6, r1
 800ab70:	4614      	mov	r4, r2
 800ab72:	4605      	mov	r5, r0
 800ab74:	b118      	cbz	r0, 800ab7e <__swbuf_r+0x12>
 800ab76:	6983      	ldr	r3, [r0, #24]
 800ab78:	b90b      	cbnz	r3, 800ab7e <__swbuf_r+0x12>
 800ab7a:	f000 f9e7 	bl	800af4c <__sinit>
 800ab7e:	4b21      	ldr	r3, [pc, #132]	; (800ac04 <__swbuf_r+0x98>)
 800ab80:	429c      	cmp	r4, r3
 800ab82:	d12b      	bne.n	800abdc <__swbuf_r+0x70>
 800ab84:	686c      	ldr	r4, [r5, #4]
 800ab86:	69a3      	ldr	r3, [r4, #24]
 800ab88:	60a3      	str	r3, [r4, #8]
 800ab8a:	89a3      	ldrh	r3, [r4, #12]
 800ab8c:	071a      	lsls	r2, r3, #28
 800ab8e:	d52f      	bpl.n	800abf0 <__swbuf_r+0x84>
 800ab90:	6923      	ldr	r3, [r4, #16]
 800ab92:	b36b      	cbz	r3, 800abf0 <__swbuf_r+0x84>
 800ab94:	6923      	ldr	r3, [r4, #16]
 800ab96:	6820      	ldr	r0, [r4, #0]
 800ab98:	b2f6      	uxtb	r6, r6
 800ab9a:	1ac0      	subs	r0, r0, r3
 800ab9c:	6963      	ldr	r3, [r4, #20]
 800ab9e:	4637      	mov	r7, r6
 800aba0:	4283      	cmp	r3, r0
 800aba2:	dc04      	bgt.n	800abae <__swbuf_r+0x42>
 800aba4:	4621      	mov	r1, r4
 800aba6:	4628      	mov	r0, r5
 800aba8:	f000 f93c 	bl	800ae24 <_fflush_r>
 800abac:	bb30      	cbnz	r0, 800abfc <__swbuf_r+0x90>
 800abae:	68a3      	ldr	r3, [r4, #8]
 800abb0:	3001      	adds	r0, #1
 800abb2:	3b01      	subs	r3, #1
 800abb4:	60a3      	str	r3, [r4, #8]
 800abb6:	6823      	ldr	r3, [r4, #0]
 800abb8:	1c5a      	adds	r2, r3, #1
 800abba:	6022      	str	r2, [r4, #0]
 800abbc:	701e      	strb	r6, [r3, #0]
 800abbe:	6963      	ldr	r3, [r4, #20]
 800abc0:	4283      	cmp	r3, r0
 800abc2:	d004      	beq.n	800abce <__swbuf_r+0x62>
 800abc4:	89a3      	ldrh	r3, [r4, #12]
 800abc6:	07db      	lsls	r3, r3, #31
 800abc8:	d506      	bpl.n	800abd8 <__swbuf_r+0x6c>
 800abca:	2e0a      	cmp	r6, #10
 800abcc:	d104      	bne.n	800abd8 <__swbuf_r+0x6c>
 800abce:	4621      	mov	r1, r4
 800abd0:	4628      	mov	r0, r5
 800abd2:	f000 f927 	bl	800ae24 <_fflush_r>
 800abd6:	b988      	cbnz	r0, 800abfc <__swbuf_r+0x90>
 800abd8:	4638      	mov	r0, r7
 800abda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abdc:	4b0a      	ldr	r3, [pc, #40]	; (800ac08 <__swbuf_r+0x9c>)
 800abde:	429c      	cmp	r4, r3
 800abe0:	d101      	bne.n	800abe6 <__swbuf_r+0x7a>
 800abe2:	68ac      	ldr	r4, [r5, #8]
 800abe4:	e7cf      	b.n	800ab86 <__swbuf_r+0x1a>
 800abe6:	4b09      	ldr	r3, [pc, #36]	; (800ac0c <__swbuf_r+0xa0>)
 800abe8:	429c      	cmp	r4, r3
 800abea:	bf08      	it	eq
 800abec:	68ec      	ldreq	r4, [r5, #12]
 800abee:	e7ca      	b.n	800ab86 <__swbuf_r+0x1a>
 800abf0:	4621      	mov	r1, r4
 800abf2:	4628      	mov	r0, r5
 800abf4:	f000 f81a 	bl	800ac2c <__swsetup_r>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	d0cb      	beq.n	800ab94 <__swbuf_r+0x28>
 800abfc:	f04f 37ff 	mov.w	r7, #4294967295
 800ac00:	e7ea      	b.n	800abd8 <__swbuf_r+0x6c>
 800ac02:	bf00      	nop
 800ac04:	0800b7ac 	.word	0x0800b7ac
 800ac08:	0800b7cc 	.word	0x0800b7cc
 800ac0c:	0800b78c 	.word	0x0800b78c

0800ac10 <__ascii_wctomb>:
 800ac10:	4603      	mov	r3, r0
 800ac12:	4608      	mov	r0, r1
 800ac14:	b141      	cbz	r1, 800ac28 <__ascii_wctomb+0x18>
 800ac16:	2aff      	cmp	r2, #255	; 0xff
 800ac18:	d904      	bls.n	800ac24 <__ascii_wctomb+0x14>
 800ac1a:	228a      	movs	r2, #138	; 0x8a
 800ac1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac20:	601a      	str	r2, [r3, #0]
 800ac22:	4770      	bx	lr
 800ac24:	2001      	movs	r0, #1
 800ac26:	700a      	strb	r2, [r1, #0]
 800ac28:	4770      	bx	lr
	...

0800ac2c <__swsetup_r>:
 800ac2c:	4b32      	ldr	r3, [pc, #200]	; (800acf8 <__swsetup_r+0xcc>)
 800ac2e:	b570      	push	{r4, r5, r6, lr}
 800ac30:	681d      	ldr	r5, [r3, #0]
 800ac32:	4606      	mov	r6, r0
 800ac34:	460c      	mov	r4, r1
 800ac36:	b125      	cbz	r5, 800ac42 <__swsetup_r+0x16>
 800ac38:	69ab      	ldr	r3, [r5, #24]
 800ac3a:	b913      	cbnz	r3, 800ac42 <__swsetup_r+0x16>
 800ac3c:	4628      	mov	r0, r5
 800ac3e:	f000 f985 	bl	800af4c <__sinit>
 800ac42:	4b2e      	ldr	r3, [pc, #184]	; (800acfc <__swsetup_r+0xd0>)
 800ac44:	429c      	cmp	r4, r3
 800ac46:	d10f      	bne.n	800ac68 <__swsetup_r+0x3c>
 800ac48:	686c      	ldr	r4, [r5, #4]
 800ac4a:	89a3      	ldrh	r3, [r4, #12]
 800ac4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac50:	0719      	lsls	r1, r3, #28
 800ac52:	d42c      	bmi.n	800acae <__swsetup_r+0x82>
 800ac54:	06dd      	lsls	r5, r3, #27
 800ac56:	d411      	bmi.n	800ac7c <__swsetup_r+0x50>
 800ac58:	2309      	movs	r3, #9
 800ac5a:	6033      	str	r3, [r6, #0]
 800ac5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac60:	f04f 30ff 	mov.w	r0, #4294967295
 800ac64:	81a3      	strh	r3, [r4, #12]
 800ac66:	e03e      	b.n	800ace6 <__swsetup_r+0xba>
 800ac68:	4b25      	ldr	r3, [pc, #148]	; (800ad00 <__swsetup_r+0xd4>)
 800ac6a:	429c      	cmp	r4, r3
 800ac6c:	d101      	bne.n	800ac72 <__swsetup_r+0x46>
 800ac6e:	68ac      	ldr	r4, [r5, #8]
 800ac70:	e7eb      	b.n	800ac4a <__swsetup_r+0x1e>
 800ac72:	4b24      	ldr	r3, [pc, #144]	; (800ad04 <__swsetup_r+0xd8>)
 800ac74:	429c      	cmp	r4, r3
 800ac76:	bf08      	it	eq
 800ac78:	68ec      	ldreq	r4, [r5, #12]
 800ac7a:	e7e6      	b.n	800ac4a <__swsetup_r+0x1e>
 800ac7c:	0758      	lsls	r0, r3, #29
 800ac7e:	d512      	bpl.n	800aca6 <__swsetup_r+0x7a>
 800ac80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac82:	b141      	cbz	r1, 800ac96 <__swsetup_r+0x6a>
 800ac84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac88:	4299      	cmp	r1, r3
 800ac8a:	d002      	beq.n	800ac92 <__swsetup_r+0x66>
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f7ff fb75 	bl	800a37c <_free_r>
 800ac92:	2300      	movs	r3, #0
 800ac94:	6363      	str	r3, [r4, #52]	; 0x34
 800ac96:	89a3      	ldrh	r3, [r4, #12]
 800ac98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac9c:	81a3      	strh	r3, [r4, #12]
 800ac9e:	2300      	movs	r3, #0
 800aca0:	6063      	str	r3, [r4, #4]
 800aca2:	6923      	ldr	r3, [r4, #16]
 800aca4:	6023      	str	r3, [r4, #0]
 800aca6:	89a3      	ldrh	r3, [r4, #12]
 800aca8:	f043 0308 	orr.w	r3, r3, #8
 800acac:	81a3      	strh	r3, [r4, #12]
 800acae:	6923      	ldr	r3, [r4, #16]
 800acb0:	b94b      	cbnz	r3, 800acc6 <__swsetup_r+0x9a>
 800acb2:	89a3      	ldrh	r3, [r4, #12]
 800acb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800acb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acbc:	d003      	beq.n	800acc6 <__swsetup_r+0x9a>
 800acbe:	4621      	mov	r1, r4
 800acc0:	4630      	mov	r0, r6
 800acc2:	f000 fa07 	bl	800b0d4 <__smakebuf_r>
 800acc6:	89a0      	ldrh	r0, [r4, #12]
 800acc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800accc:	f010 0301 	ands.w	r3, r0, #1
 800acd0:	d00a      	beq.n	800ace8 <__swsetup_r+0xbc>
 800acd2:	2300      	movs	r3, #0
 800acd4:	60a3      	str	r3, [r4, #8]
 800acd6:	6963      	ldr	r3, [r4, #20]
 800acd8:	425b      	negs	r3, r3
 800acda:	61a3      	str	r3, [r4, #24]
 800acdc:	6923      	ldr	r3, [r4, #16]
 800acde:	b943      	cbnz	r3, 800acf2 <__swsetup_r+0xc6>
 800ace0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ace4:	d1ba      	bne.n	800ac5c <__swsetup_r+0x30>
 800ace6:	bd70      	pop	{r4, r5, r6, pc}
 800ace8:	0781      	lsls	r1, r0, #30
 800acea:	bf58      	it	pl
 800acec:	6963      	ldrpl	r3, [r4, #20]
 800acee:	60a3      	str	r3, [r4, #8]
 800acf0:	e7f4      	b.n	800acdc <__swsetup_r+0xb0>
 800acf2:	2000      	movs	r0, #0
 800acf4:	e7f7      	b.n	800ace6 <__swsetup_r+0xba>
 800acf6:	bf00      	nop
 800acf8:	20000018 	.word	0x20000018
 800acfc:	0800b7ac 	.word	0x0800b7ac
 800ad00:	0800b7cc 	.word	0x0800b7cc
 800ad04:	0800b78c 	.word	0x0800b78c

0800ad08 <abort>:
 800ad08:	2006      	movs	r0, #6
 800ad0a:	b508      	push	{r3, lr}
 800ad0c:	f000 fa52 	bl	800b1b4 <raise>
 800ad10:	2001      	movs	r0, #1
 800ad12:	f7f7 fd0a 	bl	800272a <_exit>
	...

0800ad18 <__sflush_r>:
 800ad18:	898a      	ldrh	r2, [r1, #12]
 800ad1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1e:	4605      	mov	r5, r0
 800ad20:	0710      	lsls	r0, r2, #28
 800ad22:	460c      	mov	r4, r1
 800ad24:	d458      	bmi.n	800add8 <__sflush_r+0xc0>
 800ad26:	684b      	ldr	r3, [r1, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dc05      	bgt.n	800ad38 <__sflush_r+0x20>
 800ad2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	dc02      	bgt.n	800ad38 <__sflush_r+0x20>
 800ad32:	2000      	movs	r0, #0
 800ad34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad3a:	2e00      	cmp	r6, #0
 800ad3c:	d0f9      	beq.n	800ad32 <__sflush_r+0x1a>
 800ad3e:	2300      	movs	r3, #0
 800ad40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad44:	682f      	ldr	r7, [r5, #0]
 800ad46:	602b      	str	r3, [r5, #0]
 800ad48:	d032      	beq.n	800adb0 <__sflush_r+0x98>
 800ad4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad4c:	89a3      	ldrh	r3, [r4, #12]
 800ad4e:	075a      	lsls	r2, r3, #29
 800ad50:	d505      	bpl.n	800ad5e <__sflush_r+0x46>
 800ad52:	6863      	ldr	r3, [r4, #4]
 800ad54:	1ac0      	subs	r0, r0, r3
 800ad56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad58:	b10b      	cbz	r3, 800ad5e <__sflush_r+0x46>
 800ad5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad5c:	1ac0      	subs	r0, r0, r3
 800ad5e:	2300      	movs	r3, #0
 800ad60:	4602      	mov	r2, r0
 800ad62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad64:	4628      	mov	r0, r5
 800ad66:	6a21      	ldr	r1, [r4, #32]
 800ad68:	47b0      	blx	r6
 800ad6a:	1c43      	adds	r3, r0, #1
 800ad6c:	89a3      	ldrh	r3, [r4, #12]
 800ad6e:	d106      	bne.n	800ad7e <__sflush_r+0x66>
 800ad70:	6829      	ldr	r1, [r5, #0]
 800ad72:	291d      	cmp	r1, #29
 800ad74:	d82c      	bhi.n	800add0 <__sflush_r+0xb8>
 800ad76:	4a2a      	ldr	r2, [pc, #168]	; (800ae20 <__sflush_r+0x108>)
 800ad78:	40ca      	lsrs	r2, r1
 800ad7a:	07d6      	lsls	r6, r2, #31
 800ad7c:	d528      	bpl.n	800add0 <__sflush_r+0xb8>
 800ad7e:	2200      	movs	r2, #0
 800ad80:	6062      	str	r2, [r4, #4]
 800ad82:	6922      	ldr	r2, [r4, #16]
 800ad84:	04d9      	lsls	r1, r3, #19
 800ad86:	6022      	str	r2, [r4, #0]
 800ad88:	d504      	bpl.n	800ad94 <__sflush_r+0x7c>
 800ad8a:	1c42      	adds	r2, r0, #1
 800ad8c:	d101      	bne.n	800ad92 <__sflush_r+0x7a>
 800ad8e:	682b      	ldr	r3, [r5, #0]
 800ad90:	b903      	cbnz	r3, 800ad94 <__sflush_r+0x7c>
 800ad92:	6560      	str	r0, [r4, #84]	; 0x54
 800ad94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad96:	602f      	str	r7, [r5, #0]
 800ad98:	2900      	cmp	r1, #0
 800ad9a:	d0ca      	beq.n	800ad32 <__sflush_r+0x1a>
 800ad9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ada0:	4299      	cmp	r1, r3
 800ada2:	d002      	beq.n	800adaa <__sflush_r+0x92>
 800ada4:	4628      	mov	r0, r5
 800ada6:	f7ff fae9 	bl	800a37c <_free_r>
 800adaa:	2000      	movs	r0, #0
 800adac:	6360      	str	r0, [r4, #52]	; 0x34
 800adae:	e7c1      	b.n	800ad34 <__sflush_r+0x1c>
 800adb0:	6a21      	ldr	r1, [r4, #32]
 800adb2:	2301      	movs	r3, #1
 800adb4:	4628      	mov	r0, r5
 800adb6:	47b0      	blx	r6
 800adb8:	1c41      	adds	r1, r0, #1
 800adba:	d1c7      	bne.n	800ad4c <__sflush_r+0x34>
 800adbc:	682b      	ldr	r3, [r5, #0]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d0c4      	beq.n	800ad4c <__sflush_r+0x34>
 800adc2:	2b1d      	cmp	r3, #29
 800adc4:	d001      	beq.n	800adca <__sflush_r+0xb2>
 800adc6:	2b16      	cmp	r3, #22
 800adc8:	d101      	bne.n	800adce <__sflush_r+0xb6>
 800adca:	602f      	str	r7, [r5, #0]
 800adcc:	e7b1      	b.n	800ad32 <__sflush_r+0x1a>
 800adce:	89a3      	ldrh	r3, [r4, #12]
 800add0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800add4:	81a3      	strh	r3, [r4, #12]
 800add6:	e7ad      	b.n	800ad34 <__sflush_r+0x1c>
 800add8:	690f      	ldr	r7, [r1, #16]
 800adda:	2f00      	cmp	r7, #0
 800addc:	d0a9      	beq.n	800ad32 <__sflush_r+0x1a>
 800adde:	0793      	lsls	r3, r2, #30
 800ade0:	bf18      	it	ne
 800ade2:	2300      	movne	r3, #0
 800ade4:	680e      	ldr	r6, [r1, #0]
 800ade6:	bf08      	it	eq
 800ade8:	694b      	ldreq	r3, [r1, #20]
 800adea:	eba6 0807 	sub.w	r8, r6, r7
 800adee:	600f      	str	r7, [r1, #0]
 800adf0:	608b      	str	r3, [r1, #8]
 800adf2:	f1b8 0f00 	cmp.w	r8, #0
 800adf6:	dd9c      	ble.n	800ad32 <__sflush_r+0x1a>
 800adf8:	4643      	mov	r3, r8
 800adfa:	463a      	mov	r2, r7
 800adfc:	4628      	mov	r0, r5
 800adfe:	6a21      	ldr	r1, [r4, #32]
 800ae00:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae02:	47b0      	blx	r6
 800ae04:	2800      	cmp	r0, #0
 800ae06:	dc06      	bgt.n	800ae16 <__sflush_r+0xfe>
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae12:	81a3      	strh	r3, [r4, #12]
 800ae14:	e78e      	b.n	800ad34 <__sflush_r+0x1c>
 800ae16:	4407      	add	r7, r0
 800ae18:	eba8 0800 	sub.w	r8, r8, r0
 800ae1c:	e7e9      	b.n	800adf2 <__sflush_r+0xda>
 800ae1e:	bf00      	nop
 800ae20:	20400001 	.word	0x20400001

0800ae24 <_fflush_r>:
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	690b      	ldr	r3, [r1, #16]
 800ae28:	4605      	mov	r5, r0
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	b913      	cbnz	r3, 800ae34 <_fflush_r+0x10>
 800ae2e:	2500      	movs	r5, #0
 800ae30:	4628      	mov	r0, r5
 800ae32:	bd38      	pop	{r3, r4, r5, pc}
 800ae34:	b118      	cbz	r0, 800ae3e <_fflush_r+0x1a>
 800ae36:	6983      	ldr	r3, [r0, #24]
 800ae38:	b90b      	cbnz	r3, 800ae3e <_fflush_r+0x1a>
 800ae3a:	f000 f887 	bl	800af4c <__sinit>
 800ae3e:	4b14      	ldr	r3, [pc, #80]	; (800ae90 <_fflush_r+0x6c>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d11b      	bne.n	800ae7c <_fflush_r+0x58>
 800ae44:	686c      	ldr	r4, [r5, #4]
 800ae46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d0ef      	beq.n	800ae2e <_fflush_r+0xa>
 800ae4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae50:	07d0      	lsls	r0, r2, #31
 800ae52:	d404      	bmi.n	800ae5e <_fflush_r+0x3a>
 800ae54:	0599      	lsls	r1, r3, #22
 800ae56:	d402      	bmi.n	800ae5e <_fflush_r+0x3a>
 800ae58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae5a:	f000 f915 	bl	800b088 <__retarget_lock_acquire_recursive>
 800ae5e:	4628      	mov	r0, r5
 800ae60:	4621      	mov	r1, r4
 800ae62:	f7ff ff59 	bl	800ad18 <__sflush_r>
 800ae66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae68:	4605      	mov	r5, r0
 800ae6a:	07da      	lsls	r2, r3, #31
 800ae6c:	d4e0      	bmi.n	800ae30 <_fflush_r+0xc>
 800ae6e:	89a3      	ldrh	r3, [r4, #12]
 800ae70:	059b      	lsls	r3, r3, #22
 800ae72:	d4dd      	bmi.n	800ae30 <_fflush_r+0xc>
 800ae74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae76:	f000 f908 	bl	800b08a <__retarget_lock_release_recursive>
 800ae7a:	e7d9      	b.n	800ae30 <_fflush_r+0xc>
 800ae7c:	4b05      	ldr	r3, [pc, #20]	; (800ae94 <_fflush_r+0x70>)
 800ae7e:	429c      	cmp	r4, r3
 800ae80:	d101      	bne.n	800ae86 <_fflush_r+0x62>
 800ae82:	68ac      	ldr	r4, [r5, #8]
 800ae84:	e7df      	b.n	800ae46 <_fflush_r+0x22>
 800ae86:	4b04      	ldr	r3, [pc, #16]	; (800ae98 <_fflush_r+0x74>)
 800ae88:	429c      	cmp	r4, r3
 800ae8a:	bf08      	it	eq
 800ae8c:	68ec      	ldreq	r4, [r5, #12]
 800ae8e:	e7da      	b.n	800ae46 <_fflush_r+0x22>
 800ae90:	0800b7ac 	.word	0x0800b7ac
 800ae94:	0800b7cc 	.word	0x0800b7cc
 800ae98:	0800b78c 	.word	0x0800b78c

0800ae9c <std>:
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	b510      	push	{r4, lr}
 800aea0:	4604      	mov	r4, r0
 800aea2:	e9c0 3300 	strd	r3, r3, [r0]
 800aea6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aeaa:	6083      	str	r3, [r0, #8]
 800aeac:	8181      	strh	r1, [r0, #12]
 800aeae:	6643      	str	r3, [r0, #100]	; 0x64
 800aeb0:	81c2      	strh	r2, [r0, #14]
 800aeb2:	6183      	str	r3, [r0, #24]
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	2208      	movs	r2, #8
 800aeb8:	305c      	adds	r0, #92	; 0x5c
 800aeba:	f7fd fb8f 	bl	80085dc <memset>
 800aebe:	4b05      	ldr	r3, [pc, #20]	; (800aed4 <std+0x38>)
 800aec0:	6224      	str	r4, [r4, #32]
 800aec2:	6263      	str	r3, [r4, #36]	; 0x24
 800aec4:	4b04      	ldr	r3, [pc, #16]	; (800aed8 <std+0x3c>)
 800aec6:	62a3      	str	r3, [r4, #40]	; 0x28
 800aec8:	4b04      	ldr	r3, [pc, #16]	; (800aedc <std+0x40>)
 800aeca:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aecc:	4b04      	ldr	r3, [pc, #16]	; (800aee0 <std+0x44>)
 800aece:	6323      	str	r3, [r4, #48]	; 0x30
 800aed0:	bd10      	pop	{r4, pc}
 800aed2:	bf00      	nop
 800aed4:	0800b1ed 	.word	0x0800b1ed
 800aed8:	0800b20f 	.word	0x0800b20f
 800aedc:	0800b247 	.word	0x0800b247
 800aee0:	0800b26b 	.word	0x0800b26b

0800aee4 <_cleanup_r>:
 800aee4:	4901      	ldr	r1, [pc, #4]	; (800aeec <_cleanup_r+0x8>)
 800aee6:	f000 b8af 	b.w	800b048 <_fwalk_reent>
 800aeea:	bf00      	nop
 800aeec:	0800ae25 	.word	0x0800ae25

0800aef0 <__sfmoreglue>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	2568      	movs	r5, #104	; 0x68
 800aef4:	1e4a      	subs	r2, r1, #1
 800aef6:	4355      	muls	r5, r2
 800aef8:	460e      	mov	r6, r1
 800aefa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aefe:	f7ff fa89 	bl	800a414 <_malloc_r>
 800af02:	4604      	mov	r4, r0
 800af04:	b140      	cbz	r0, 800af18 <__sfmoreglue+0x28>
 800af06:	2100      	movs	r1, #0
 800af08:	e9c0 1600 	strd	r1, r6, [r0]
 800af0c:	300c      	adds	r0, #12
 800af0e:	60a0      	str	r0, [r4, #8]
 800af10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800af14:	f7fd fb62 	bl	80085dc <memset>
 800af18:	4620      	mov	r0, r4
 800af1a:	bd70      	pop	{r4, r5, r6, pc}

0800af1c <__sfp_lock_acquire>:
 800af1c:	4801      	ldr	r0, [pc, #4]	; (800af24 <__sfp_lock_acquire+0x8>)
 800af1e:	f000 b8b3 	b.w	800b088 <__retarget_lock_acquire_recursive>
 800af22:	bf00      	nop
 800af24:	200004b4 	.word	0x200004b4

0800af28 <__sfp_lock_release>:
 800af28:	4801      	ldr	r0, [pc, #4]	; (800af30 <__sfp_lock_release+0x8>)
 800af2a:	f000 b8ae 	b.w	800b08a <__retarget_lock_release_recursive>
 800af2e:	bf00      	nop
 800af30:	200004b4 	.word	0x200004b4

0800af34 <__sinit_lock_acquire>:
 800af34:	4801      	ldr	r0, [pc, #4]	; (800af3c <__sinit_lock_acquire+0x8>)
 800af36:	f000 b8a7 	b.w	800b088 <__retarget_lock_acquire_recursive>
 800af3a:	bf00      	nop
 800af3c:	200004af 	.word	0x200004af

0800af40 <__sinit_lock_release>:
 800af40:	4801      	ldr	r0, [pc, #4]	; (800af48 <__sinit_lock_release+0x8>)
 800af42:	f000 b8a2 	b.w	800b08a <__retarget_lock_release_recursive>
 800af46:	bf00      	nop
 800af48:	200004af 	.word	0x200004af

0800af4c <__sinit>:
 800af4c:	b510      	push	{r4, lr}
 800af4e:	4604      	mov	r4, r0
 800af50:	f7ff fff0 	bl	800af34 <__sinit_lock_acquire>
 800af54:	69a3      	ldr	r3, [r4, #24]
 800af56:	b11b      	cbz	r3, 800af60 <__sinit+0x14>
 800af58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af5c:	f7ff bff0 	b.w	800af40 <__sinit_lock_release>
 800af60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af64:	6523      	str	r3, [r4, #80]	; 0x50
 800af66:	4b13      	ldr	r3, [pc, #76]	; (800afb4 <__sinit+0x68>)
 800af68:	4a13      	ldr	r2, [pc, #76]	; (800afb8 <__sinit+0x6c>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	62a2      	str	r2, [r4, #40]	; 0x28
 800af6e:	42a3      	cmp	r3, r4
 800af70:	bf08      	it	eq
 800af72:	2301      	moveq	r3, #1
 800af74:	4620      	mov	r0, r4
 800af76:	bf08      	it	eq
 800af78:	61a3      	streq	r3, [r4, #24]
 800af7a:	f000 f81f 	bl	800afbc <__sfp>
 800af7e:	6060      	str	r0, [r4, #4]
 800af80:	4620      	mov	r0, r4
 800af82:	f000 f81b 	bl	800afbc <__sfp>
 800af86:	60a0      	str	r0, [r4, #8]
 800af88:	4620      	mov	r0, r4
 800af8a:	f000 f817 	bl	800afbc <__sfp>
 800af8e:	2200      	movs	r2, #0
 800af90:	2104      	movs	r1, #4
 800af92:	60e0      	str	r0, [r4, #12]
 800af94:	6860      	ldr	r0, [r4, #4]
 800af96:	f7ff ff81 	bl	800ae9c <std>
 800af9a:	2201      	movs	r2, #1
 800af9c:	2109      	movs	r1, #9
 800af9e:	68a0      	ldr	r0, [r4, #8]
 800afa0:	f7ff ff7c 	bl	800ae9c <std>
 800afa4:	2202      	movs	r2, #2
 800afa6:	2112      	movs	r1, #18
 800afa8:	68e0      	ldr	r0, [r4, #12]
 800afaa:	f7ff ff77 	bl	800ae9c <std>
 800afae:	2301      	movs	r3, #1
 800afb0:	61a3      	str	r3, [r4, #24]
 800afb2:	e7d1      	b.n	800af58 <__sinit+0xc>
 800afb4:	0800b40c 	.word	0x0800b40c
 800afb8:	0800aee5 	.word	0x0800aee5

0800afbc <__sfp>:
 800afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbe:	4607      	mov	r7, r0
 800afc0:	f7ff ffac 	bl	800af1c <__sfp_lock_acquire>
 800afc4:	4b1e      	ldr	r3, [pc, #120]	; (800b040 <__sfp+0x84>)
 800afc6:	681e      	ldr	r6, [r3, #0]
 800afc8:	69b3      	ldr	r3, [r6, #24]
 800afca:	b913      	cbnz	r3, 800afd2 <__sfp+0x16>
 800afcc:	4630      	mov	r0, r6
 800afce:	f7ff ffbd 	bl	800af4c <__sinit>
 800afd2:	3648      	adds	r6, #72	; 0x48
 800afd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800afd8:	3b01      	subs	r3, #1
 800afda:	d503      	bpl.n	800afe4 <__sfp+0x28>
 800afdc:	6833      	ldr	r3, [r6, #0]
 800afde:	b30b      	cbz	r3, 800b024 <__sfp+0x68>
 800afe0:	6836      	ldr	r6, [r6, #0]
 800afe2:	e7f7      	b.n	800afd4 <__sfp+0x18>
 800afe4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800afe8:	b9d5      	cbnz	r5, 800b020 <__sfp+0x64>
 800afea:	4b16      	ldr	r3, [pc, #88]	; (800b044 <__sfp+0x88>)
 800afec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aff0:	60e3      	str	r3, [r4, #12]
 800aff2:	6665      	str	r5, [r4, #100]	; 0x64
 800aff4:	f000 f847 	bl	800b086 <__retarget_lock_init_recursive>
 800aff8:	f7ff ff96 	bl	800af28 <__sfp_lock_release>
 800affc:	2208      	movs	r2, #8
 800affe:	4629      	mov	r1, r5
 800b000:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b004:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b008:	6025      	str	r5, [r4, #0]
 800b00a:	61a5      	str	r5, [r4, #24]
 800b00c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b010:	f7fd fae4 	bl	80085dc <memset>
 800b014:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b018:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b01c:	4620      	mov	r0, r4
 800b01e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b020:	3468      	adds	r4, #104	; 0x68
 800b022:	e7d9      	b.n	800afd8 <__sfp+0x1c>
 800b024:	2104      	movs	r1, #4
 800b026:	4638      	mov	r0, r7
 800b028:	f7ff ff62 	bl	800aef0 <__sfmoreglue>
 800b02c:	4604      	mov	r4, r0
 800b02e:	6030      	str	r0, [r6, #0]
 800b030:	2800      	cmp	r0, #0
 800b032:	d1d5      	bne.n	800afe0 <__sfp+0x24>
 800b034:	f7ff ff78 	bl	800af28 <__sfp_lock_release>
 800b038:	230c      	movs	r3, #12
 800b03a:	603b      	str	r3, [r7, #0]
 800b03c:	e7ee      	b.n	800b01c <__sfp+0x60>
 800b03e:	bf00      	nop
 800b040:	0800b40c 	.word	0x0800b40c
 800b044:	ffff0001 	.word	0xffff0001

0800b048 <_fwalk_reent>:
 800b048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b04c:	4606      	mov	r6, r0
 800b04e:	4688      	mov	r8, r1
 800b050:	2700      	movs	r7, #0
 800b052:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b056:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b05a:	f1b9 0901 	subs.w	r9, r9, #1
 800b05e:	d505      	bpl.n	800b06c <_fwalk_reent+0x24>
 800b060:	6824      	ldr	r4, [r4, #0]
 800b062:	2c00      	cmp	r4, #0
 800b064:	d1f7      	bne.n	800b056 <_fwalk_reent+0xe>
 800b066:	4638      	mov	r0, r7
 800b068:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b06c:	89ab      	ldrh	r3, [r5, #12]
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d907      	bls.n	800b082 <_fwalk_reent+0x3a>
 800b072:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b076:	3301      	adds	r3, #1
 800b078:	d003      	beq.n	800b082 <_fwalk_reent+0x3a>
 800b07a:	4629      	mov	r1, r5
 800b07c:	4630      	mov	r0, r6
 800b07e:	47c0      	blx	r8
 800b080:	4307      	orrs	r7, r0
 800b082:	3568      	adds	r5, #104	; 0x68
 800b084:	e7e9      	b.n	800b05a <_fwalk_reent+0x12>

0800b086 <__retarget_lock_init_recursive>:
 800b086:	4770      	bx	lr

0800b088 <__retarget_lock_acquire_recursive>:
 800b088:	4770      	bx	lr

0800b08a <__retarget_lock_release_recursive>:
 800b08a:	4770      	bx	lr

0800b08c <__swhatbuf_r>:
 800b08c:	b570      	push	{r4, r5, r6, lr}
 800b08e:	460e      	mov	r6, r1
 800b090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b094:	4614      	mov	r4, r2
 800b096:	2900      	cmp	r1, #0
 800b098:	461d      	mov	r5, r3
 800b09a:	b096      	sub	sp, #88	; 0x58
 800b09c:	da07      	bge.n	800b0ae <__swhatbuf_r+0x22>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	602b      	str	r3, [r5, #0]
 800b0a2:	89b3      	ldrh	r3, [r6, #12]
 800b0a4:	061a      	lsls	r2, r3, #24
 800b0a6:	d410      	bmi.n	800b0ca <__swhatbuf_r+0x3e>
 800b0a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0ac:	e00e      	b.n	800b0cc <__swhatbuf_r+0x40>
 800b0ae:	466a      	mov	r2, sp
 800b0b0:	f000 f902 	bl	800b2b8 <_fstat_r>
 800b0b4:	2800      	cmp	r0, #0
 800b0b6:	dbf2      	blt.n	800b09e <__swhatbuf_r+0x12>
 800b0b8:	9a01      	ldr	r2, [sp, #4]
 800b0ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b0be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b0c2:	425a      	negs	r2, r3
 800b0c4:	415a      	adcs	r2, r3
 800b0c6:	602a      	str	r2, [r5, #0]
 800b0c8:	e7ee      	b.n	800b0a8 <__swhatbuf_r+0x1c>
 800b0ca:	2340      	movs	r3, #64	; 0x40
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	6023      	str	r3, [r4, #0]
 800b0d0:	b016      	add	sp, #88	; 0x58
 800b0d2:	bd70      	pop	{r4, r5, r6, pc}

0800b0d4 <__smakebuf_r>:
 800b0d4:	898b      	ldrh	r3, [r1, #12]
 800b0d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0d8:	079d      	lsls	r5, r3, #30
 800b0da:	4606      	mov	r6, r0
 800b0dc:	460c      	mov	r4, r1
 800b0de:	d507      	bpl.n	800b0f0 <__smakebuf_r+0x1c>
 800b0e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	6123      	str	r3, [r4, #16]
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	6163      	str	r3, [r4, #20]
 800b0ec:	b002      	add	sp, #8
 800b0ee:	bd70      	pop	{r4, r5, r6, pc}
 800b0f0:	466a      	mov	r2, sp
 800b0f2:	ab01      	add	r3, sp, #4
 800b0f4:	f7ff ffca 	bl	800b08c <__swhatbuf_r>
 800b0f8:	9900      	ldr	r1, [sp, #0]
 800b0fa:	4605      	mov	r5, r0
 800b0fc:	4630      	mov	r0, r6
 800b0fe:	f7ff f989 	bl	800a414 <_malloc_r>
 800b102:	b948      	cbnz	r0, 800b118 <__smakebuf_r+0x44>
 800b104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b108:	059a      	lsls	r2, r3, #22
 800b10a:	d4ef      	bmi.n	800b0ec <__smakebuf_r+0x18>
 800b10c:	f023 0303 	bic.w	r3, r3, #3
 800b110:	f043 0302 	orr.w	r3, r3, #2
 800b114:	81a3      	strh	r3, [r4, #12]
 800b116:	e7e3      	b.n	800b0e0 <__smakebuf_r+0xc>
 800b118:	4b0d      	ldr	r3, [pc, #52]	; (800b150 <__smakebuf_r+0x7c>)
 800b11a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	6020      	str	r0, [r4, #0]
 800b120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b124:	81a3      	strh	r3, [r4, #12]
 800b126:	9b00      	ldr	r3, [sp, #0]
 800b128:	6120      	str	r0, [r4, #16]
 800b12a:	6163      	str	r3, [r4, #20]
 800b12c:	9b01      	ldr	r3, [sp, #4]
 800b12e:	b15b      	cbz	r3, 800b148 <__smakebuf_r+0x74>
 800b130:	4630      	mov	r0, r6
 800b132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b136:	f000 f8d1 	bl	800b2dc <_isatty_r>
 800b13a:	b128      	cbz	r0, 800b148 <__smakebuf_r+0x74>
 800b13c:	89a3      	ldrh	r3, [r4, #12]
 800b13e:	f023 0303 	bic.w	r3, r3, #3
 800b142:	f043 0301 	orr.w	r3, r3, #1
 800b146:	81a3      	strh	r3, [r4, #12]
 800b148:	89a0      	ldrh	r0, [r4, #12]
 800b14a:	4305      	orrs	r5, r0
 800b14c:	81a5      	strh	r5, [r4, #12]
 800b14e:	e7cd      	b.n	800b0ec <__smakebuf_r+0x18>
 800b150:	0800aee5 	.word	0x0800aee5

0800b154 <_malloc_usable_size_r>:
 800b154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b158:	1f18      	subs	r0, r3, #4
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	bfbc      	itt	lt
 800b15e:	580b      	ldrlt	r3, [r1, r0]
 800b160:	18c0      	addlt	r0, r0, r3
 800b162:	4770      	bx	lr

0800b164 <_raise_r>:
 800b164:	291f      	cmp	r1, #31
 800b166:	b538      	push	{r3, r4, r5, lr}
 800b168:	4604      	mov	r4, r0
 800b16a:	460d      	mov	r5, r1
 800b16c:	d904      	bls.n	800b178 <_raise_r+0x14>
 800b16e:	2316      	movs	r3, #22
 800b170:	6003      	str	r3, [r0, #0]
 800b172:	f04f 30ff 	mov.w	r0, #4294967295
 800b176:	bd38      	pop	{r3, r4, r5, pc}
 800b178:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b17a:	b112      	cbz	r2, 800b182 <_raise_r+0x1e>
 800b17c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b180:	b94b      	cbnz	r3, 800b196 <_raise_r+0x32>
 800b182:	4620      	mov	r0, r4
 800b184:	f000 f830 	bl	800b1e8 <_getpid_r>
 800b188:	462a      	mov	r2, r5
 800b18a:	4601      	mov	r1, r0
 800b18c:	4620      	mov	r0, r4
 800b18e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b192:	f000 b817 	b.w	800b1c4 <_kill_r>
 800b196:	2b01      	cmp	r3, #1
 800b198:	d00a      	beq.n	800b1b0 <_raise_r+0x4c>
 800b19a:	1c59      	adds	r1, r3, #1
 800b19c:	d103      	bne.n	800b1a6 <_raise_r+0x42>
 800b19e:	2316      	movs	r3, #22
 800b1a0:	6003      	str	r3, [r0, #0]
 800b1a2:	2001      	movs	r0, #1
 800b1a4:	e7e7      	b.n	800b176 <_raise_r+0x12>
 800b1a6:	2400      	movs	r4, #0
 800b1a8:	4628      	mov	r0, r5
 800b1aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1ae:	4798      	blx	r3
 800b1b0:	2000      	movs	r0, #0
 800b1b2:	e7e0      	b.n	800b176 <_raise_r+0x12>

0800b1b4 <raise>:
 800b1b4:	4b02      	ldr	r3, [pc, #8]	; (800b1c0 <raise+0xc>)
 800b1b6:	4601      	mov	r1, r0
 800b1b8:	6818      	ldr	r0, [r3, #0]
 800b1ba:	f7ff bfd3 	b.w	800b164 <_raise_r>
 800b1be:	bf00      	nop
 800b1c0:	20000018 	.word	0x20000018

0800b1c4 <_kill_r>:
 800b1c4:	b538      	push	{r3, r4, r5, lr}
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	4d06      	ldr	r5, [pc, #24]	; (800b1e4 <_kill_r+0x20>)
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	4608      	mov	r0, r1
 800b1ce:	4611      	mov	r1, r2
 800b1d0:	602b      	str	r3, [r5, #0]
 800b1d2:	f7f7 fa9a 	bl	800270a <_kill>
 800b1d6:	1c43      	adds	r3, r0, #1
 800b1d8:	d102      	bne.n	800b1e0 <_kill_r+0x1c>
 800b1da:	682b      	ldr	r3, [r5, #0]
 800b1dc:	b103      	cbz	r3, 800b1e0 <_kill_r+0x1c>
 800b1de:	6023      	str	r3, [r4, #0]
 800b1e0:	bd38      	pop	{r3, r4, r5, pc}
 800b1e2:	bf00      	nop
 800b1e4:	200004a8 	.word	0x200004a8

0800b1e8 <_getpid_r>:
 800b1e8:	f7f7 ba88 	b.w	80026fc <_getpid>

0800b1ec <__sread>:
 800b1ec:	b510      	push	{r4, lr}
 800b1ee:	460c      	mov	r4, r1
 800b1f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1f4:	f000 f894 	bl	800b320 <_read_r>
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	bfab      	itete	ge
 800b1fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b1fe:	89a3      	ldrhlt	r3, [r4, #12]
 800b200:	181b      	addge	r3, r3, r0
 800b202:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b206:	bfac      	ite	ge
 800b208:	6563      	strge	r3, [r4, #84]	; 0x54
 800b20a:	81a3      	strhlt	r3, [r4, #12]
 800b20c:	bd10      	pop	{r4, pc}

0800b20e <__swrite>:
 800b20e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b212:	461f      	mov	r7, r3
 800b214:	898b      	ldrh	r3, [r1, #12]
 800b216:	4605      	mov	r5, r0
 800b218:	05db      	lsls	r3, r3, #23
 800b21a:	460c      	mov	r4, r1
 800b21c:	4616      	mov	r6, r2
 800b21e:	d505      	bpl.n	800b22c <__swrite+0x1e>
 800b220:	2302      	movs	r3, #2
 800b222:	2200      	movs	r2, #0
 800b224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b228:	f000 f868 	bl	800b2fc <_lseek_r>
 800b22c:	89a3      	ldrh	r3, [r4, #12]
 800b22e:	4632      	mov	r2, r6
 800b230:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b234:	81a3      	strh	r3, [r4, #12]
 800b236:	4628      	mov	r0, r5
 800b238:	463b      	mov	r3, r7
 800b23a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b23e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b242:	f000 b817 	b.w	800b274 <_write_r>

0800b246 <__sseek>:
 800b246:	b510      	push	{r4, lr}
 800b248:	460c      	mov	r4, r1
 800b24a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b24e:	f000 f855 	bl	800b2fc <_lseek_r>
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	89a3      	ldrh	r3, [r4, #12]
 800b256:	bf15      	itete	ne
 800b258:	6560      	strne	r0, [r4, #84]	; 0x54
 800b25a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b25e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b262:	81a3      	strheq	r3, [r4, #12]
 800b264:	bf18      	it	ne
 800b266:	81a3      	strhne	r3, [r4, #12]
 800b268:	bd10      	pop	{r4, pc}

0800b26a <__sclose>:
 800b26a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b26e:	f000 b813 	b.w	800b298 <_close_r>
	...

0800b274 <_write_r>:
 800b274:	b538      	push	{r3, r4, r5, lr}
 800b276:	4604      	mov	r4, r0
 800b278:	4608      	mov	r0, r1
 800b27a:	4611      	mov	r1, r2
 800b27c:	2200      	movs	r2, #0
 800b27e:	4d05      	ldr	r5, [pc, #20]	; (800b294 <_write_r+0x20>)
 800b280:	602a      	str	r2, [r5, #0]
 800b282:	461a      	mov	r2, r3
 800b284:	f7f7 fa78 	bl	8002778 <_write>
 800b288:	1c43      	adds	r3, r0, #1
 800b28a:	d102      	bne.n	800b292 <_write_r+0x1e>
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	b103      	cbz	r3, 800b292 <_write_r+0x1e>
 800b290:	6023      	str	r3, [r4, #0]
 800b292:	bd38      	pop	{r3, r4, r5, pc}
 800b294:	200004a8 	.word	0x200004a8

0800b298 <_close_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	2300      	movs	r3, #0
 800b29c:	4d05      	ldr	r5, [pc, #20]	; (800b2b4 <_close_r+0x1c>)
 800b29e:	4604      	mov	r4, r0
 800b2a0:	4608      	mov	r0, r1
 800b2a2:	602b      	str	r3, [r5, #0]
 800b2a4:	f7f7 fa84 	bl	80027b0 <_close>
 800b2a8:	1c43      	adds	r3, r0, #1
 800b2aa:	d102      	bne.n	800b2b2 <_close_r+0x1a>
 800b2ac:	682b      	ldr	r3, [r5, #0]
 800b2ae:	b103      	cbz	r3, 800b2b2 <_close_r+0x1a>
 800b2b0:	6023      	str	r3, [r4, #0]
 800b2b2:	bd38      	pop	{r3, r4, r5, pc}
 800b2b4:	200004a8 	.word	0x200004a8

0800b2b8 <_fstat_r>:
 800b2b8:	b538      	push	{r3, r4, r5, lr}
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	4d06      	ldr	r5, [pc, #24]	; (800b2d8 <_fstat_r+0x20>)
 800b2be:	4604      	mov	r4, r0
 800b2c0:	4608      	mov	r0, r1
 800b2c2:	4611      	mov	r1, r2
 800b2c4:	602b      	str	r3, [r5, #0]
 800b2c6:	f7f7 fa7e 	bl	80027c6 <_fstat>
 800b2ca:	1c43      	adds	r3, r0, #1
 800b2cc:	d102      	bne.n	800b2d4 <_fstat_r+0x1c>
 800b2ce:	682b      	ldr	r3, [r5, #0]
 800b2d0:	b103      	cbz	r3, 800b2d4 <_fstat_r+0x1c>
 800b2d2:	6023      	str	r3, [r4, #0]
 800b2d4:	bd38      	pop	{r3, r4, r5, pc}
 800b2d6:	bf00      	nop
 800b2d8:	200004a8 	.word	0x200004a8

0800b2dc <_isatty_r>:
 800b2dc:	b538      	push	{r3, r4, r5, lr}
 800b2de:	2300      	movs	r3, #0
 800b2e0:	4d05      	ldr	r5, [pc, #20]	; (800b2f8 <_isatty_r+0x1c>)
 800b2e2:	4604      	mov	r4, r0
 800b2e4:	4608      	mov	r0, r1
 800b2e6:	602b      	str	r3, [r5, #0]
 800b2e8:	f7f7 fa7c 	bl	80027e4 <_isatty>
 800b2ec:	1c43      	adds	r3, r0, #1
 800b2ee:	d102      	bne.n	800b2f6 <_isatty_r+0x1a>
 800b2f0:	682b      	ldr	r3, [r5, #0]
 800b2f2:	b103      	cbz	r3, 800b2f6 <_isatty_r+0x1a>
 800b2f4:	6023      	str	r3, [r4, #0]
 800b2f6:	bd38      	pop	{r3, r4, r5, pc}
 800b2f8:	200004a8 	.word	0x200004a8

0800b2fc <_lseek_r>:
 800b2fc:	b538      	push	{r3, r4, r5, lr}
 800b2fe:	4604      	mov	r4, r0
 800b300:	4608      	mov	r0, r1
 800b302:	4611      	mov	r1, r2
 800b304:	2200      	movs	r2, #0
 800b306:	4d05      	ldr	r5, [pc, #20]	; (800b31c <_lseek_r+0x20>)
 800b308:	602a      	str	r2, [r5, #0]
 800b30a:	461a      	mov	r2, r3
 800b30c:	f7f7 fa74 	bl	80027f8 <_lseek>
 800b310:	1c43      	adds	r3, r0, #1
 800b312:	d102      	bne.n	800b31a <_lseek_r+0x1e>
 800b314:	682b      	ldr	r3, [r5, #0]
 800b316:	b103      	cbz	r3, 800b31a <_lseek_r+0x1e>
 800b318:	6023      	str	r3, [r4, #0]
 800b31a:	bd38      	pop	{r3, r4, r5, pc}
 800b31c:	200004a8 	.word	0x200004a8

0800b320 <_read_r>:
 800b320:	b538      	push	{r3, r4, r5, lr}
 800b322:	4604      	mov	r4, r0
 800b324:	4608      	mov	r0, r1
 800b326:	4611      	mov	r1, r2
 800b328:	2200      	movs	r2, #0
 800b32a:	4d05      	ldr	r5, [pc, #20]	; (800b340 <_read_r+0x20>)
 800b32c:	602a      	str	r2, [r5, #0]
 800b32e:	461a      	mov	r2, r3
 800b330:	f7f7 fa05 	bl	800273e <_read>
 800b334:	1c43      	adds	r3, r0, #1
 800b336:	d102      	bne.n	800b33e <_read_r+0x1e>
 800b338:	682b      	ldr	r3, [r5, #0]
 800b33a:	b103      	cbz	r3, 800b33e <_read_r+0x1e>
 800b33c:	6023      	str	r3, [r4, #0]
 800b33e:	bd38      	pop	{r3, r4, r5, pc}
 800b340:	200004a8 	.word	0x200004a8

0800b344 <_init>:
 800b344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b346:	bf00      	nop
 800b348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b34a:	bc08      	pop	{r3}
 800b34c:	469e      	mov	lr, r3
 800b34e:	4770      	bx	lr

0800b350 <_fini>:
 800b350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b352:	bf00      	nop
 800b354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b356:	bc08      	pop	{r3}
 800b358:	469e      	mov	lr, r3
 800b35a:	4770      	bx	lr
