// Seed: 3495419659
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  tri  id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3
  );
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  id_7 :
  assert property (@(posedge 1 or id_4) 1 - {1})
  else;
endmodule
