// 64M
ddr: Memory.MappedMemory @ sysbus 0x80000000
    size: 0x4000000

flash: Memory.MappedMemory @ sysbus 0x48000000
    size: 0x400000

uart0: UART.NS16550 @ sysbus 0x40000000
    wideRegisters: true

uart1: UART.NS16550 @ sysbus 0x40001000
    wideRegisters: true

uart2: UART.NS16550 @ sysbus 0x40002000
    wideRegisters: true

uart3: UART.NS16550 @ sysbus 0x40003000
    wideRegisters: true

test: Miscellaneous.SiFive_test @ sysbus <0x00100000, +0x1000>
