<stg><name>BFS_Scatter</name>


<trans_list>

<trans id="580" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="2" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="13" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
<literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
<literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="17" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %resWrite_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %resWrite

]]></Node>
<StgValue><ssdm name="resWrite_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %peID_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %peID

]]></Node>
<StgValue><ssdm name="peID_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %root_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %root

]]></Node>
<StgValue><ssdm name="root_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %N_Vertex_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %N_Vertex

]]></Node>
<StgValue><ssdm name="N_Vertex_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %glbl_d_read = read i33 @_ssdm_op_Read.ap_none.i33, i33 %glbl_d

]]></Node>
<StgValue><ssdm name="glbl_d_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:5 %CSR_E_read = read i33 @_ssdm_op_Read.ap_none.i33, i33 %CSR_E

]]></Node>
<StgValue><ssdm name="CSR_E_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:6 %CSR_V_read = read i33 @_ssdm_op_Read.ap_none.i33, i33 %CSR_V

]]></Node>
<StgValue><ssdm name="CSR_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="32">
<![CDATA[
:7 %empty = trunc i32 %root_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="32">
<![CDATA[
:8 %empty_161 = trunc i32 %root_read

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="32">
<![CDATA[
:9 %empty_162 = trunc i32 %N_Vertex_read

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %CSR_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %CSR_V, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %CSR_E

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %CSR_E, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %glbl_d

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %glbl_d, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rd_baseAddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rd_baseAddr, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %wr_baseAddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wr_baseAddr, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, void @empty_19, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %rd_port_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %rd_port_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %rd_port_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rd_port_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, void @empty_19, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %wr_port_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wr_port_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wr_port_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wr_port_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rd_req_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rd_req_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wr_len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wr_len, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rd_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rd_start, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wr_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wr_start, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N_Vertex

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N_Vertex, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %root

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %root, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %peID

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %peID, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_0_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sw_data_0_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_1_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sw_data_1_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_2_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sw_data_2_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_3_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sw_data_3_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %glblIterIdx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %glblIterIdx, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cycle_cnt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cycle_cnt, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %launch_recv

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %launch_recv, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %resWrite

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %resWrite, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:74 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:77 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:78 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:84 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_8, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_8, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_9, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:89 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_9, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:90 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_10, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:92 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_10, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:93 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_11, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_11, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:96 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_12, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:98 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_12, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:99 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_13, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:101 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_13, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:102 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_14, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:104 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_14, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:105 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_15, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:107 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_15, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:108 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_16, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:110 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_16, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:111 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_17, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:113 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_17, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:114 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_18, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:116 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_18, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:117 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_19, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:119 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_19, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:120 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_20, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:122 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_20, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:123 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_21, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:125 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_21, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:126 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_22, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:128 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_22, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:129 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_23, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:131 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_23, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:132 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_24, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:134 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_24, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:135 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_25, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:137 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_25, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:138 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_26, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:140 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_26, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:141 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_27, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:143 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_27, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:144 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_28, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:146 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_28, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:147 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_29, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:149 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_29, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:150 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:151 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_30, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:152 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_30, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:153 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_31, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:155 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_31, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:156 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64">
<![CDATA[
:157 %ofst_buff = alloca i64 1

]]></Node>
<StgValue><ssdm name="ofst_buff"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="64">
<![CDATA[
:158 %resWrite_assign = alloca i64 1

]]></Node>
<StgValue><ssdm name="resWrite_assign"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
:159 %mem_req_buff_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mem_req_buff_V_0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="64">
<![CDATA[
:160 %mem_req_buff_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mem_req_buff_V_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
:161 %n_tuple_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_tuple_0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
:162 %n_tuple_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_tuple_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="33">
<![CDATA[
:163 %CSR_V_cast = zext i33 %CSR_V_read

]]></Node>
<StgValue><ssdm name="CSR_V_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="33">
<![CDATA[
:164 %CSR_E_cast = zext i33 %CSR_E_read

]]></Node>
<StgValue><ssdm name="CSR_E_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="33">
<![CDATA[
:165 %glbl_d_cast10 = zext i33 %glbl_d_read

]]></Node>
<StgValue><ssdm name="glbl_d_cast10"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:166 %store_ln0 = store i1 %resWrite_read, i1 %resWrite_assign

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:167 %specmemcore_ln313 = specmemcore void @_ssdm_op_SpecMemCore, i64 %ofst_buff, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln313"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:168 %specmemcore_ln317 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mem_req_buff_V_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln317"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:169 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mem_req_buff_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:170 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %N_Vertex_read, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="25" op_0_bw="24">
<![CDATA[
:171 %zext_ln324 = zext i24 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:172 %trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %N_Vertex_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="30">
<![CDATA[
:173 %zext_ln325 = zext i30 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:174 %rlt_tail_idx = add i31 %zext_ln325, i31 1

]]></Node>
<StgValue><ssdm name="rlt_tail_idx"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:175 %write_ln327 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %rd_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln327"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:176 %write_ln328 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %wr_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln328"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:177 %write_ln329 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %launch_recv, i1 0

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:178 %resWrite_assign_load = load i1 %resWrite_assign

]]></Node>
<StgValue><ssdm name="resWrite_assign_load"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179 %glblIterIdx_read = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %glblIterIdx

]]></Node>
<StgValue><ssdm name="glblIterIdx_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:180 %br_ln334 = br i1 %resWrite_assign_load, void, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %icmp_ln370 = icmp_eq  i16 %glblIterIdx_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln370"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln370 = br i1 %icmp_ln370, void %.critedge, void %arrayidx83632.case.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx83632.case.0.preheader:0 %br_ln0 = br void %arrayidx83632.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph:0 %icmp_ln336 = icmp_eq  i13 %empty_162, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:6 %write_ln339 = write void @_ssdm_op_Write.ap_none.volatile.i64P0A, i64 %wr_baseAddr, i64 %glbl_d_cast10

]]></Node>
<StgValue><ssdm name="write_ln339"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge:0 %write_ln402 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %launch_recv, i1 1

]]></Node>
<StgValue><ssdm name="write_ln402"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
arrayidx83632.case.0:0 %i_4 = phi i13 %i_5, void %arrayidx83632.case.0.split, i13 0, void %arrayidx83632.case.0.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx83632.case.0:1 %i_5 = add i13 %i_4, i13 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayidx83632.case.0:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx83632.case.0:3 %icmp_ln372 = icmp_eq  i13 %i_4, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayidx83632.case.0:4 %empty_164 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx83632.case.0:5 %br_ln372 = br i1 %icmp_ln372, void %arrayidx83632.case.0.split, void

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="13">
<![CDATA[
arrayidx83632.case.0.split:1 %idxprom82 = zext i13 %i_4

]]></Node>
<StgValue><ssdm name="idxprom82"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:2 %tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_0_addr"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:3 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:4 %tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_1_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:5 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:6 %tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_2_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:7 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:8 %tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_3_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:9 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:10 %tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_4_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:11 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:12 %tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_5_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:13 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:14 %tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_6_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:15 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:16 %tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_7_addr"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:17 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:18 %tmp_dist_8_addr = getelementptr i64 %tmp_dist_8, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_8_addr"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:19 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_8_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:20 %tmp_dist_9_addr = getelementptr i64 %tmp_dist_9, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_9_addr"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:21 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_9_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:22 %tmp_dist_10_addr = getelementptr i64 %tmp_dist_10, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_10_addr"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:23 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_10_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:24 %tmp_dist_11_addr = getelementptr i64 %tmp_dist_11, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_11_addr"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:25 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_11_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:26 %tmp_dist_12_addr = getelementptr i64 %tmp_dist_12, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_12_addr"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:27 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_12_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:28 %tmp_dist_13_addr = getelementptr i64 %tmp_dist_13, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_13_addr"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:29 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_13_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:30 %tmp_dist_14_addr = getelementptr i64 %tmp_dist_14, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_14_addr"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:31 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_14_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:32 %tmp_dist_15_addr = getelementptr i64 %tmp_dist_15, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_15_addr"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:33 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_15_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:34 %tmp_dist_16_addr = getelementptr i64 %tmp_dist_16, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_16_addr"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:35 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_16_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:36 %tmp_dist_17_addr = getelementptr i64 %tmp_dist_17, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_17_addr"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:37 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_17_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:38 %tmp_dist_18_addr = getelementptr i64 %tmp_dist_18, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_18_addr"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:39 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_18_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:40 %tmp_dist_19_addr = getelementptr i64 %tmp_dist_19, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_19_addr"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:41 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_19_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:42 %tmp_dist_20_addr = getelementptr i64 %tmp_dist_20, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_20_addr"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:43 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_20_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:44 %tmp_dist_21_addr = getelementptr i64 %tmp_dist_21, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_21_addr"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:45 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_21_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:46 %tmp_dist_22_addr = getelementptr i64 %tmp_dist_22, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_22_addr"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:47 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_22_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:48 %tmp_dist_23_addr = getelementptr i64 %tmp_dist_23, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_23_addr"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:49 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_23_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:50 %tmp_dist_24_addr = getelementptr i64 %tmp_dist_24, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_24_addr"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:51 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_24_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:52 %tmp_dist_25_addr = getelementptr i64 %tmp_dist_25, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_25_addr"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:53 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_25_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:54 %tmp_dist_26_addr = getelementptr i64 %tmp_dist_26, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_26_addr"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:55 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_26_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:56 %tmp_dist_27_addr = getelementptr i64 %tmp_dist_27, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_27_addr"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:57 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_27_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:58 %tmp_dist_28_addr = getelementptr i64 %tmp_dist_28, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_28_addr"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:59 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_28_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:60 %tmp_dist_29_addr = getelementptr i64 %tmp_dist_29, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_29_addr"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:61 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_29_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:62 %tmp_dist_30_addr = getelementptr i64 %tmp_dist_30, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_30_addr"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:63 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_30_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx83632.case.0.split:64 %tmp_dist_31_addr = getelementptr i64 %tmp_dist_31, i64 0, i64 %idxprom82

]]></Node>
<StgValue><ssdm name="tmp_dist_31_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:65 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_31_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayidx83632.case.0.split:0 %specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln372"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:3 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:5 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:7 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:9 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:11 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:13 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:15 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:17 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:19 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_8_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:21 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_9_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:23 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_10_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:25 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_11_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:27 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_12_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:29 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_13_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:31 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_14_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:33 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_15_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:35 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_16_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:37 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_17_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:39 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_18_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:41 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_19_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:43 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_20_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:45 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_21_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:47 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_22_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:49 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_23_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:51 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_24_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:53 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_25_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:55 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_26_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:57 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_27_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:59 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_28_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:61 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_29_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:63 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_30_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx83632.case.0.split:65 %store_ln376 = store i64 18446744073709551615, i12 %tmp_dist_31_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx83632.case.0.split:66 %br_ln0 = br void %arrayidx83632.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="2">
<![CDATA[
:0 %zext_ln384 = zext i2 %empty_161

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="2">
<![CDATA[
:1 %zext_ln384_1 = zext i2 %empty_161

]]></Node>
<StgValue><ssdm name="zext_ln384_1"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln384 = icmp_eq  i8 %zext_ln384_1, i8 %peID_read

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln384 = br i1 %icmp_ln384, void %arrayidx121564.exit, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:0 %sub_ln386 = sub i22 %empty, i22 %zext_ln384

]]></Node>
<StgValue><ssdm name="sub_ln386"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1 %rootBank = partselect i5 @_ssdm_op_PartSelect.i5.i22.i32.i32, i22 %sub_ln386, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="rootBank"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="3" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2 %rangeOfst = partselect i3 @_ssdm_op_PartSelect.i3.i22.i32.i32, i22 %sub_ln386, i32 7, i32 9

]]></Node>
<StgValue><ssdm name="rangeOfst"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:3 %shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %rangeOfst, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:4 %zext_ln395 = zext i6 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:5 %add_ln395 = add i7 %zext_ln395, i7 8

]]></Node>
<StgValue><ssdm name="add_ln395"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:6 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln395, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:7 %sub_ln684 = sub i6 56, i6 %shl_ln4

]]></Node>
<StgValue><ssdm name="sub_ln684"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:8 %zext_ln684 = zext i6 %sub_ln684

]]></Node>
<StgValue><ssdm name="zext_ln684"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:9 %add_ln684 = add i7 %zext_ln395, i7 74

]]></Node>
<StgValue><ssdm name="add_ln684"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:10 %W_ref1 = select i1 %tmp_6, i7 %add_ln684, i7 %zext_ln684

]]></Node>
<StgValue><ssdm name="W_ref1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:11 %icmp_ln684 = icmp_ne  i3 %rangeOfst, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln684"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:12 %sub_ln684_1 = sub i7 2, i7 %zext_ln395

]]></Node>
<StgValue><ssdm name="sub_ln684_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:13 %W_ref2 = select i1 %icmp_ln684, i7 %zext_ln395, i7 %sub_ln684_1

]]></Node>
<StgValue><ssdm name="W_ref2"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:15 %sext_ln307_1 = sext i7 %W_ref2

]]></Node>
<StgValue><ssdm name="sext_ln307_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:19 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln395, i32 6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="1">
<![CDATA[
_ifconv:20 %zext_ln674_1 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln674_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:21 %icmp_ln674 = icmp_ne  i26 %zext_ln674_1, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:22 %add_ln674 = add i7 %zext_ln395, i7 73

]]></Node>
<StgValue><ssdm name="add_ln674"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:24 %sub_ln674_2 = sub i7 55, i7 %zext_ln395

]]></Node>
<StgValue><ssdm name="sub_ln674_2"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:25 %select_ln674 = select i1 %icmp_ln674, i7 %add_ln674, i7 %sub_ln674_2

]]></Node>
<StgValue><ssdm name="select_ln674"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:27 %sub_ln674_3 = sub i7 63, i7 %select_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674_3"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:33 %add_ln312 = add i7 %W_ref1, i7 7

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln312, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:35 %icmp_ln312 = icmp_ult  i4 %tmp_8, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:58 %sext_ln312 = sext i7 %add_ln312

]]></Node>
<StgValue><ssdm name="sext_ln312"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:59 %add_ln312_1 = add i8 %sext_ln312, i8 %sext_ln307_1

]]></Node>
<StgValue><ssdm name="add_ln312_1"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:83 %icmp_ln390 = icmp_eq  i3 %rangeOfst, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:84 %icmp_ln390_1 = icmp_eq  i3 %rangeOfst, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln390_1"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88 %lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %sub_ln386, i32 10, i32 21

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:14 %sext_ln307 = sext i7 %W_ref2

]]></Node>
<StgValue><ssdm name="sext_ln307"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:16 %sub_ln674 = sub i7 64, i7 %zext_ln395

]]></Node>
<StgValue><ssdm name="sub_ln674"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:17 %zext_ln674 = zext i7 %sub_ln674

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %p_Result_13 = lshr i64 18446744073709551615, i64 %zext_ln674

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:23 %sub_ln674_1 = sub i7 55, i7 %zext_ln395

]]></Node>
<StgValue><ssdm name="sub_ln674_1"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:26 %select_ln674_1 = select i1 %icmp_ln674, i7 %sub_ln674_1, i7 %add_ln395

]]></Node>
<StgValue><ssdm name="select_ln674_1"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:28 %zext_ln674_2 = zext i7 %select_ln674_1

]]></Node>
<StgValue><ssdm name="zext_ln674_2"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:29 %zext_ln674_3 = zext i7 %sub_ln674_3

]]></Node>
<StgValue><ssdm name="zext_ln674_3"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30 %lshr_ln674 = lshr i64 18446744073709551615, i64 %zext_ln674_2

]]></Node>
<StgValue><ssdm name="lshr_ln674"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:31 %lshr_ln674_1 = lshr i64 18446744073709551615, i64 %zext_ln674_3

]]></Node>
<StgValue><ssdm name="lshr_ln674_1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32 %p_Result_14 = and i64 %lshr_ln674, i64 %lshr_ln674_1

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:36 %select_ln312 = select i1 %icmp_ln312, i7 %add_ln312, i7 8

]]></Node>
<StgValue><ssdm name="select_ln312"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:37 %sub_ln312 = sub i7 64, i7 %W_ref1

]]></Node>
<StgValue><ssdm name="sub_ln312"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:38 %select_ln312_1 = select i1 %icmp_ln312, i7 63, i7 %sub_ln312

]]></Node>
<StgValue><ssdm name="select_ln312_1"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="72" op_0_bw="7">
<![CDATA[
_ifconv:39 %zext_ln312 = zext i7 %select_ln312

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="72" op_0_bw="7">
<![CDATA[
_ifconv:40 %zext_ln312_1 = zext i7 %select_ln312_1

]]></Node>
<StgValue><ssdm name="zext_ln312_1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="64">
<![CDATA[
_ifconv:41 %trunc_ln312 = trunc i64 %p_Result_14

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="72" op_0_bw="72" op_1_bw="9" op_2_bw="63">
<![CDATA[
_ifconv:42 %st = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i9.i63, i9 %trunc_ln312, i63 0

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="72" op_0_bw="72" op_1_bw="64" op_2_bw="8">
<![CDATA[
_ifconv:43 %sf = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i64.i8, i64 %p_Result_14, i8 0

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="72" op_0_bw="1" op_1_bw="72" op_2_bw="72">
<![CDATA[
_ifconv:44 %select_ln312_2 = select i1 %icmp_ln312, i72 %st, i72 %sf

]]></Node>
<StgValue><ssdm name="select_ln312_2"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45 %tmp_9 = partselect i72 @llvm.part.select.i72, i72 %select_ln312_2, i32 71, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="72" op_0_bw="1" op_1_bw="72" op_2_bw="72">
<![CDATA[
_ifconv:46 %select_ln312_3 = select i1 %icmp_ln312, i72 %tmp_9, i72 %sf

]]></Node>
<StgValue><ssdm name="select_ln312_3"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ifconv:47 %shl_ln312 = shl i72 4722366482869645213695, i72 %zext_ln312

]]></Node>
<StgValue><ssdm name="shl_ln312"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ifconv:48 %lshr_ln312 = lshr i72 4722366482869645213695, i72 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="lshr_ln312"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ifconv:49 %and_ln312 = and i72 %shl_ln312, i72 %lshr_ln312

]]></Node>
<StgValue><ssdm name="and_ln312"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ifconv:50 %p_Result_15 = and i72 %select_ln312_3, i72 %and_ln312

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:51 %add_ln310 = add i7 %W_ref2, i7 127

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:52 %sext_ln310 = sext i7 %add_ln310

]]></Node>
<StgValue><ssdm name="sext_ln310"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="136" op_0_bw="64">
<![CDATA[
_ifconv:53 %zext_ln310 = zext i64 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:54 %sub_ln310 = sub i8 135, i8 %sext_ln310

]]></Node>
<StgValue><ssdm name="sub_ln310"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="136" op_0_bw="8">
<![CDATA[
_ifconv:55 %zext_ln310_1 = zext i8 %sub_ln310

]]></Node>
<StgValue><ssdm name="zext_ln310_1"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:56 %lshr_ln310 = lshr i136 87112285931760246646623899502532662132735, i136 %zext_ln310_1

]]></Node>
<StgValue><ssdm name="lshr_ln310"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:57 %p_Result_16 = and i136 %zext_ln310, i136 %lshr_ln310

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:60 %sext_ln312_1 = sext i8 %add_ln312_1

]]></Node>
<StgValue><ssdm name="sext_ln312_1"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61 %icmp_ln312_1 = icmp_ugt  i32 %sext_ln307, i32 %sext_ln312_1

]]></Node>
<StgValue><ssdm name="icmp_ln312_1"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:62 %sext_ln312_2 = sext i7 %W_ref2

]]></Node>
<StgValue><ssdm name="sext_ln312_2"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="136" op_0_bw="72">
<![CDATA[
_ifconv:63 %zext_ln312_2 = zext i72 %p_Result_15

]]></Node>
<StgValue><ssdm name="zext_ln312_2"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:64 %sub_ln312_1 = sub i8 135, i8 %sext_ln312_2

]]></Node>
<StgValue><ssdm name="sub_ln312_1"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65 %select_ln312_4 = select i1 %icmp_ln312_1, i8 %sext_ln312_2, i8 %add_ln312_1

]]></Node>
<StgValue><ssdm name="select_ln312_4"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66 %select_ln312_5 = select i1 %icmp_ln312_1, i8 %add_ln312_1, i8 %sext_ln312_2

]]></Node>
<StgValue><ssdm name="select_ln312_5"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67 %select_ln312_6 = select i1 %icmp_ln312_1, i8 %sub_ln312_1, i8 %sext_ln312_2

]]></Node>
<StgValue><ssdm name="select_ln312_6"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:68 %sub_ln312_2 = sub i8 135, i8 %select_ln312_4

]]></Node>
<StgValue><ssdm name="sub_ln312_2"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="136" op_0_bw="8">
<![CDATA[
_ifconv:69 %zext_ln312_3 = zext i8 %select_ln312_6

]]></Node>
<StgValue><ssdm name="zext_ln312_3"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="136" op_0_bw="8">
<![CDATA[
_ifconv:70 %zext_ln312_4 = zext i8 %select_ln312_5

]]></Node>
<StgValue><ssdm name="zext_ln312_4"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="136" op_0_bw="8">
<![CDATA[
_ifconv:71 %zext_ln312_5 = zext i8 %sub_ln312_2

]]></Node>
<StgValue><ssdm name="zext_ln312_5"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:72 %shl_ln312_1 = shl i136 %zext_ln312_2, i136 %zext_ln312_3

]]></Node>
<StgValue><ssdm name="shl_ln312_1"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="136" op_0_bw="136" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:73 %tmp_12 = partselect i136 @llvm.part.select.i136, i136 %shl_ln312_1, i32 135, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="136" op_0_bw="1" op_1_bw="136" op_2_bw="136">
<![CDATA[
_ifconv:74 %select_ln312_7 = select i1 %icmp_ln312_1, i136 %tmp_12, i136 %shl_ln312_1

]]></Node>
<StgValue><ssdm name="select_ln312_7"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:75 %shl_ln312_2 = shl i136 87112285931760246646623899502532662132735, i136 %zext_ln312_4

]]></Node>
<StgValue><ssdm name="shl_ln312_2"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:76 %lshr_ln312_1 = lshr i136 87112285931760246646623899502532662132735, i136 %zext_ln312_5

]]></Node>
<StgValue><ssdm name="lshr_ln312_1"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:77 %and_ln312_2 = and i136 %shl_ln312_2, i136 %lshr_ln312_1

]]></Node>
<StgValue><ssdm name="and_ln312_2"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:78 %xor_ln312 = xor i136 %and_ln312_2, i136 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln312"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:79 %and_ln312_3 = and i136 %p_Result_16, i136 %xor_ln312

]]></Node>
<StgValue><ssdm name="and_ln312_3"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:80 %and_ln312_4 = and i136 %select_ln312_7, i136 %and_ln312_2

]]></Node>
<StgValue><ssdm name="and_ln312_4"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:81 %p_Result_17 = or i136 %and_ln312_3, i136 %and_ln312_4

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="136">
<![CDATA[
_ifconv:82 %trunc_ln371 = trunc i136 %p_Result_17

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85 %select_ln390 = select i1 %icmp_ln390_1, i64 18446744073709551360, i64 72057594037927935

]]></Node>
<StgValue><ssdm name="select_ln390"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86 %or_ln390 = or i1 %icmp_ln390_1, i1 %icmp_ln390

]]></Node>
<StgValue><ssdm name="or_ln390"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:87 %wrVal = select i1 %or_ln390, i64 %select_ln390, i64 %trunc_ln371

]]></Node>
<StgValue><ssdm name="wrVal"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:89 %zext_ln397 = zext i12 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
_ifconv:90 %switch_ln397 = switch i5 %rootBank, void %arrayidx121564.case.0, i5 31, void %arrayidx121564.case.31, i5 1, void %arrayidx121564.case.1, i5 2, void %arrayidx121564.case.2, i5 3, void %arrayidx121564.case.3, i5 4, void %arrayidx121564.case.4, i5 5, void %arrayidx121564.case.5, i5 6, void %arrayidx121564.case.6, i5 7, void %arrayidx121564.case.7, i5 8, void %arrayidx121564.case.8, i5 9, void %arrayidx121564.case.9, i5 10, void %arrayidx121564.case.10, i5 11, void %arrayidx121564.case.11, i5 12, void %arrayidx121564.case.12, i5 13, void %arrayidx121564.case.13, i5 14, void %arrayidx121564.case.14, i5 15, void %arrayidx121564.case.15, i5 16, void %arrayidx121564.case.16, i5 17, void %arrayidx121564.case.17, i5 18, void %arrayidx121564.case.18, i5 19, void %arrayidx121564.case.19, i5 20, void %arrayidx121564.case.20, i5 21, void %arrayidx121564.case.21, i5 22, void %arrayidx121564.case.22, i5 23, void %arrayidx121564.case.23, i5 24, void %arrayidx121564.case.24, i5 25, void %arrayidx121564.case.25, i5 26, void %arrayidx121564.case.26, i5 27, void %arrayidx121564.case.27, i5 28, void %arrayidx121564.case.28, i5 29, void %arrayidx121564.case.29, i5 30, void %arrayidx121564.case.30

]]></Node>
<StgValue><ssdm name="switch_ln397"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.30:0 %tmp_dist_30_addr_1 = getelementptr i64 %tmp_dist_30, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_30_addr_1"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.30:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_30_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.30:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.29:0 %tmp_dist_29_addr_1 = getelementptr i64 %tmp_dist_29, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_29_addr_1"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.29:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_29_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.29:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.28:0 %tmp_dist_28_addr_1 = getelementptr i64 %tmp_dist_28, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_28_addr_1"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.28:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.28:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.27:0 %tmp_dist_27_addr_1 = getelementptr i64 %tmp_dist_27, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_27_addr_1"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.27:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.27:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.26:0 %tmp_dist_26_addr_1 = getelementptr i64 %tmp_dist_26, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_26_addr_1"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.26:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_26_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.26:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.25:0 %tmp_dist_25_addr_1 = getelementptr i64 %tmp_dist_25, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_25_addr_1"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.25:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_25_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.25:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.24:0 %tmp_dist_24_addr_1 = getelementptr i64 %tmp_dist_24, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_24_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.24:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_24_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.24:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.23:0 %tmp_dist_23_addr_1 = getelementptr i64 %tmp_dist_23, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_23_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.23:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_23_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.23:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.22:0 %tmp_dist_22_addr_1 = getelementptr i64 %tmp_dist_22, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_22_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.22:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_22_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.22:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.21:0 %tmp_dist_21_addr_1 = getelementptr i64 %tmp_dist_21, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_21_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.21:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_21_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.21:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.20:0 %tmp_dist_20_addr_1 = getelementptr i64 %tmp_dist_20, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_20_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.20:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_20_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.20:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.19:0 %tmp_dist_19_addr_1 = getelementptr i64 %tmp_dist_19, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_19_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.19:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_19_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.19:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.18:0 %tmp_dist_18_addr_1 = getelementptr i64 %tmp_dist_18, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_18_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.18:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_18_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.18:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.17:0 %tmp_dist_17_addr_1 = getelementptr i64 %tmp_dist_17, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_17_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.17:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_17_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.17:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.16:0 %tmp_dist_16_addr_1 = getelementptr i64 %tmp_dist_16, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_16_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.16:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_16_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.16:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.15:0 %tmp_dist_15_addr_1 = getelementptr i64 %tmp_dist_15, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_15_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.15:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.15:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.14:0 %tmp_dist_14_addr_1 = getelementptr i64 %tmp_dist_14, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_14_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.14:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.14:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.13:0 %tmp_dist_13_addr_1 = getelementptr i64 %tmp_dist_13, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_13_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.13:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.13:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.12:0 %tmp_dist_12_addr_1 = getelementptr i64 %tmp_dist_12, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_12_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.12:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.12:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.11:0 %tmp_dist_11_addr_1 = getelementptr i64 %tmp_dist_11, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_11_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.11:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.11:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.10:0 %tmp_dist_10_addr_1 = getelementptr i64 %tmp_dist_10, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_10_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.10:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.10:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.9:0 %tmp_dist_9_addr_1 = getelementptr i64 %tmp_dist_9, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_9_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.9:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.9:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.8:0 %tmp_dist_8_addr_1 = getelementptr i64 %tmp_dist_8, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_8_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.8:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.8:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.7:0 %tmp_dist_7_addr_1 = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_7_addr_1"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.7:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.7:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.6:0 %tmp_dist_6_addr_1 = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_6_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.6:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.6:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.5:0 %tmp_dist_5_addr_1 = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_5_addr_1"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.5:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.5:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.4:0 %tmp_dist_4_addr_1 = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_4_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.4:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.4:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.3:0 %tmp_dist_3_addr_1 = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_3_addr_1"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.3:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.3:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.2:0 %tmp_dist_2_addr_1 = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_2_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.2:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.2:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.1:0 %tmp_dist_1_addr_1 = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_1_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.1:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.1:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.31:0 %tmp_dist_31_addr_1 = getelementptr i64 %tmp_dist_31, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_31_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.31:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_31_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.31:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.case.0:0 %tmp_dist_0_addr_1 = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="tmp_dist_0_addr_1"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx121564.case.0:1 %store_ln397 = store i64 %wrVal, i12 %tmp_dist_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
<literal name="rootBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.case.0:2 %br_ln397 = br void %arrayidx121564.exit

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx121564.exit:1 %write_ln405 = write void @_ssdm_op_Write.ap_none.volatile.i64P0A, i64 %rd_baseAddr, i64 %CSR_V_cast

]]></Node>
<StgValue><ssdm name="write_ln405"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx121564.exit:2 %trunc_ln3 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %N_Vertex_read, i32 4, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayidx121564.exit:3 %add_ln406 = add i20 %trunc_ln3, i20 2

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="505" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="128" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="20" op_9_bw="0">
<![CDATA[
arrayidx121564.exit:4 %call_ln406 = call void @BuffOfst, i32 %rd_req_V, i1 %rd_start, i64 %ofst_buff, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, i20 %add_ln406

]]></Node>
<StgValue><ssdm name="call_ln406"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx121564.exit:0 %write_ln402 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %launch_recv, i1 1

]]></Node>
<StgValue><ssdm name="write_ln402"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="128" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="20" op_9_bw="0">
<![CDATA[
arrayidx121564.exit:4 %call_ln406 = call void @BuffOfst, i32 %rd_req_V, i1 %rd_start, i64 %ofst_buff, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, i20 %add_ln406

]]></Node>
<StgValue><ssdm name="call_ln406"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
arrayidx121564.exit:5 %br_ln407 = br void

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %write_ln408 = write void @_ssdm_op_Write.ap_none.volatile.i64P0A, i64 %rd_baseAddr, i64 %CSR_E_cast

]]></Node>
<StgValue><ssdm name="write_ln408"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %store_ln410 = store i16 0, i16 %n_tuple_0

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %store_ln411 = store i16 0, i16 %n_tuple_1

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:3 %add129 = add i25 %zext_ln324, i25 2

]]></Node>
<StgValue><ssdm name="add129"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln413 = br void

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i25 0, void, i25 %i_7, void

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:1 %i_7 = add i25 %i_6, i25 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="25">
<![CDATA[
:2 %trunc_ln413 = trunc i25 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln413"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:3 %icmp_ln413 = icmp_eq  i25 %i_6, i25 %add129

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_165 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln413 = br i1 %icmp_ln413, void %.split12, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln413 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln413"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12:1 %br_ln415 = br i1 %trunc_ln413, void, void

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
<literal name="trunc_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %n_tuple_1_load = load i16 %n_tuple_1

]]></Node>
<StgValue><ssdm name="n_tuple_1_load"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
<literal name="trunc_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="128" op_40_bw="16" op_41_bw="16" op_42_bw="1" op_43_bw="16" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
:1 %call_ln416 = call void @feed_network, i32 %rd_req_V, i1 %rd_start, i64 %tmp_dist_0, i64 %tmp_dist_1, i64 %tmp_dist_2, i64 %tmp_dist_3, i64 %tmp_dist_4, i64 %tmp_dist_5, i64 %tmp_dist_6, i64 %tmp_dist_7, i64 %tmp_dist_8, i64 %tmp_dist_9, i64 %tmp_dist_10, i64 %tmp_dist_11, i64 %tmp_dist_12, i64 %tmp_dist_13, i64 %tmp_dist_14, i64 %tmp_dist_15, i64 %tmp_dist_16, i64 %tmp_dist_17, i64 %tmp_dist_18, i64 %tmp_dist_19, i64 %tmp_dist_20, i64 %tmp_dist_21, i64 %tmp_dist_22, i64 %tmp_dist_23, i64 %tmp_dist_24, i64 %tmp_dist_25, i64 %tmp_dist_26, i64 %tmp_dist_27, i64 %tmp_dist_28, i64 %tmp_dist_29, i64 %tmp_dist_30, i64 %tmp_dist_31, i32 %sw_data_0_V, i32 %sw_data_1_V, i32 %sw_data_2_V, i32 %sw_data_3_V, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, i16 %n_tuple_1_load, i32 %mem_req_buff_V_1

]]></Node>
<StgValue><ssdm name="call_ln416"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
<literal name="trunc_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="31" op_3_bw="25" op_4_bw="16" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2 %call_ln418 = call void @gen_access_tuple, i64 %ofst_buff, i31 %rlt_tail_idx, i25 %i_6, i16 %n_tuple_0, i32 %mem_req_buff_V_0

]]></Node>
<StgValue><ssdm name="call_ln418"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
<literal name="trunc_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %n_tuple_0_load = load i16 %n_tuple_0

]]></Node>
<StgValue><ssdm name="n_tuple_0_load"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
<literal name="trunc_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="128" op_40_bw="16" op_41_bw="16" op_42_bw="1" op_43_bw="16" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
:1 %call_ln420 = call void @feed_network, i32 %rd_req_V, i1 %rd_start, i64 %tmp_dist_0, i64 %tmp_dist_1, i64 %tmp_dist_2, i64 %tmp_dist_3, i64 %tmp_dist_4, i64 %tmp_dist_5, i64 %tmp_dist_6, i64 %tmp_dist_7, i64 %tmp_dist_8, i64 %tmp_dist_9, i64 %tmp_dist_10, i64 %tmp_dist_11, i64 %tmp_dist_12, i64 %tmp_dist_13, i64 %tmp_dist_14, i64 %tmp_dist_15, i64 %tmp_dist_16, i64 %tmp_dist_17, i64 %tmp_dist_18, i64 %tmp_dist_19, i64 %tmp_dist_20, i64 %tmp_dist_21, i64 %tmp_dist_22, i64 %tmp_dist_23, i64 %tmp_dist_24, i64 %tmp_dist_25, i64 %tmp_dist_26, i64 %tmp_dist_27, i64 %tmp_dist_28, i64 %tmp_dist_29, i64 %tmp_dist_30, i64 %tmp_dist_31, i32 %sw_data_0_V, i32 %sw_data_1_V, i32 %sw_data_2_V, i32 %sw_data_3_V, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, i16 %n_tuple_0_load, i32 %mem_req_buff_V_0

]]></Node>
<StgValue><ssdm name="call_ln420"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="0"/>
<literal name="trunc_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="31" op_3_bw="25" op_4_bw="16" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2 %call_ln422 = call void @gen_access_tuple, i64 %ofst_buff, i31 %rlt_tail_idx, i25 %i_6, i16 %n_tuple_1, i32 %mem_req_buff_V_1

]]></Node>
<StgValue><ssdm name="call_ln422"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resWrite_assign_load" val="0"/>
<literal name="icmp_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="1"/>
</and_exp><and_exp><literal name="resWrite_assign_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0">
<![CDATA[
.loopexit:0 %ret_ln425 = ret

]]></Node>
<StgValue><ssdm name="ret_ln425"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="530" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="128" op_40_bw="16" op_41_bw="16" op_42_bw="1" op_43_bw="16" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
:1 %call_ln416 = call void @feed_network, i32 %rd_req_V, i1 %rd_start, i64 %tmp_dist_0, i64 %tmp_dist_1, i64 %tmp_dist_2, i64 %tmp_dist_3, i64 %tmp_dist_4, i64 %tmp_dist_5, i64 %tmp_dist_6, i64 %tmp_dist_7, i64 %tmp_dist_8, i64 %tmp_dist_9, i64 %tmp_dist_10, i64 %tmp_dist_11, i64 %tmp_dist_12, i64 %tmp_dist_13, i64 %tmp_dist_14, i64 %tmp_dist_15, i64 %tmp_dist_16, i64 %tmp_dist_17, i64 %tmp_dist_18, i64 %tmp_dist_19, i64 %tmp_dist_20, i64 %tmp_dist_21, i64 %tmp_dist_22, i64 %tmp_dist_23, i64 %tmp_dist_24, i64 %tmp_dist_25, i64 %tmp_dist_26, i64 %tmp_dist_27, i64 %tmp_dist_28, i64 %tmp_dist_29, i64 %tmp_dist_30, i64 %tmp_dist_31, i32 %sw_data_0_V, i32 %sw_data_1_V, i32 %sw_data_2_V, i32 %sw_data_3_V, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, i16 %n_tuple_1_load, i32 %mem_req_buff_V_1

]]></Node>
<StgValue><ssdm name="call_ln416"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="31" op_3_bw="25" op_4_bw="16" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2 %call_ln418 = call void @gen_access_tuple, i64 %ofst_buff, i31 %rlt_tail_idx, i25 %i_6, i16 %n_tuple_0, i32 %mem_req_buff_V_0

]]></Node>
<StgValue><ssdm name="call_ln418"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln419 = br void

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="128" op_40_bw="16" op_41_bw="16" op_42_bw="1" op_43_bw="16" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
:1 %call_ln420 = call void @feed_network, i32 %rd_req_V, i1 %rd_start, i64 %tmp_dist_0, i64 %tmp_dist_1, i64 %tmp_dist_2, i64 %tmp_dist_3, i64 %tmp_dist_4, i64 %tmp_dist_5, i64 %tmp_dist_6, i64 %tmp_dist_7, i64 %tmp_dist_8, i64 %tmp_dist_9, i64 %tmp_dist_10, i64 %tmp_dist_11, i64 %tmp_dist_12, i64 %tmp_dist_13, i64 %tmp_dist_14, i64 %tmp_dist_15, i64 %tmp_dist_16, i64 %tmp_dist_17, i64 %tmp_dist_18, i64 %tmp_dist_19, i64 %tmp_dist_20, i64 %tmp_dist_21, i64 %tmp_dist_22, i64 %tmp_dist_23, i64 %tmp_dist_24, i64 %tmp_dist_25, i64 %tmp_dist_26, i64 %tmp_dist_27, i64 %tmp_dist_28, i64 %tmp_dist_29, i64 %tmp_dist_30, i64 %tmp_dist_31, i32 %sw_data_0_V, i32 %sw_data_1_V, i32 %sw_data_2_V, i32 %sw_data_3_V, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V, i16 %n_tuple_0_load, i32 %mem_req_buff_V_0

]]></Node>
<StgValue><ssdm name="call_ln420"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="31" op_3_bw="25" op_4_bw="16" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2 %call_ln422 = call void @gen_access_tuple, i64 %ofst_buff, i31 %rlt_tail_idx, i25 %i_6, i16 %n_tuple_1, i32 %mem_req_buff_V_1

]]></Node>
<StgValue><ssdm name="call_ln422"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %N_Vertex_read, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:2 %add_ln336 = add i16 %trunc_ln2, i16 1

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.lr.ph:3 %n_wr_iter = select i1 %icmp_ln336, i16 %trunc_ln2, i16 %add_ln336

]]></Node>
<StgValue><ssdm name="n_wr_iter"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:4 %shl_ln338 = shl i16 %n_wr_iter, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln338"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.lr.ph:5 %write_ln338 = write void @_ssdm_op_Write.ap_none.volatile.i16P0A, i16 %wr_len, i16 %shl_ln338

]]></Node>
<StgValue><ssdm name="write_ln338"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
.lr.ph:7 %write_ln340 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %wr_start, i1 1

]]></Node>
<StgValue><ssdm name="write_ln340"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:8 %br_ln341 = br void

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %i = phi i16 0, void %.lr.ph, i16 %i_3, void %.split9

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %i_3 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %icmp_ln341 = icmp_eq  i16 %i, i16 %n_wr_iter

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln341 = br i1 %icmp_ln341, void %.split9, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="16">
<![CDATA[
.split9:1 %trunc_ln343 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="trunc_ln343"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="128" op_34_bw="16" op_35_bw="16" op_36_bw="1" op_37_bw="8">
<![CDATA[
.split9:2 %call_ln343 = call void @WrDist, i64 %tmp_dist_0, i64 %tmp_dist_1, i64 %tmp_dist_2, i64 %tmp_dist_3, i64 %tmp_dist_4, i64 %tmp_dist_5, i64 %tmp_dist_6, i64 %tmp_dist_7, i64 %tmp_dist_8, i64 %tmp_dist_9, i64 %tmp_dist_10, i64 %tmp_dist_11, i64 %tmp_dist_12, i64 %tmp_dist_13, i64 %tmp_dist_14, i64 %tmp_dist_15, i64 %tmp_dist_16, i64 %tmp_dist_17, i64 %tmp_dist_18, i64 %tmp_dist_19, i64 %tmp_dist_20, i64 %tmp_dist_21, i64 %tmp_dist_22, i64 %tmp_dist_23, i64 %tmp_dist_24, i64 %tmp_dist_25, i64 %tmp_dist_26, i64 %tmp_dist_27, i64 %tmp_dist_28, i64 %tmp_dist_29, i64 %tmp_dist_30, i64 %tmp_dist_31, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i8 %trunc_ln343

]]></Node>
<StgValue><ssdm name="call_ln343"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %write_ln345 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %wr_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %write_ln348 = write void @_ssdm_op_Write.ap_none.volatile.i16P0A, i16 %wr_len, i16 1

]]></Node>
<StgValue><ssdm name="write_ln348"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge.loopexit:2 %zext_ln1346 = zext i33 %glbl_d_read

]]></Node>
<StgValue><ssdm name="zext_ln1346"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge.loopexit:3 %ret = add i34 %zext_ln1346, i34 258048

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge.loopexit:4 %zext_ln534 = zext i34 %ret

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:5 %write_ln349 = write void @_ssdm_op_Write.ap_none.volatile.i64P0A, i64 %wr_baseAddr, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="write_ln349"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:6 %icmp_ln350 = icmp_eq  i8 %peID_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %br_ln350 = br i1 %icmp_ln350, void %.loopexit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
<literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln352 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln341"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="128" op_34_bw="16" op_35_bw="16" op_36_bw="1" op_37_bw="8">
<![CDATA[
.split9:2 %call_ln343 = call void @WrDist, i64 %tmp_dist_0, i64 %tmp_dist_1, i64 %tmp_dist_2, i64 %tmp_dist_3, i64 %tmp_dist_4, i64 %tmp_dist_5, i64 %tmp_dist_6, i64 %tmp_dist_7, i64 %tmp_dist_8, i64 %tmp_dist_9, i64 %tmp_dist_10, i64 %tmp_dist_11, i64 %tmp_dist_12, i64 %tmp_dist_13, i64 %tmp_dist_14, i64 %tmp_dist_15, i64 %tmp_dist_16, i64 %tmp_dist_17, i64 %tmp_dist_18, i64 %tmp_dist_19, i64 %tmp_dist_20, i64 %tmp_dist_21, i64 %tmp_dist_22, i64 %tmp_dist_23, i64 %tmp_dist_24, i64 %tmp_dist_25, i64 %tmp_dist_26, i64 %tmp_dist_27, i64 %tmp_dist_28, i64 %tmp_dist_29, i64 %tmp_dist_30, i64 %tmp_dist_31, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i8 %trunc_ln343

]]></Node>
<StgValue><ssdm name="call_ln343"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
.split9:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0 %cnt_oot = phi i7 %add_ln352, void %0, i7 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="cnt_oot"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %cnt_oot, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_163 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3 %br_ln352 = br i1 %tmp, void %0, void

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
0:0 %add_ln352 = add i7 %cnt_oot, i7 2

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %v2_V = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cycle_cnt

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="112" op_0_bw="112" op_1_bw="16" op_2_bw="64" op_3_bw="32">
<![CDATA[
:2 %p_Result_s = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i64.i32, i16 %glblIterIdx_read, i64 0, i32 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="128" op_0_bw="112">
<![CDATA[
:3 %zext_ln312_6 = zext i112 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln312_6"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1">
<![CDATA[
:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %zext_ln312_6, i16 0, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="571" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
0:1 %specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln352"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
0:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
0:3 %wait_ln356 = wait void @_ssdm_op_Wait, i32 1

]]></Node>
<StgValue><ssdm name="wait_ln356"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
0:4 %specprotocol_ln358 = specprotocol void @_ssdm_op_SpecProtocol, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specprotocol_ln358"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
0:5 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
0:6 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %write_ln361 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %wr_start, i1 1

]]></Node>
<StgValue><ssdm name="write_ln361"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1">
<![CDATA[
:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %zext_ln312_6, i16 0, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln364 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
