#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Daeyeon Kim
    tagline: Staff Engineer @ Samsung Electronics
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: daey3on.kim@gmail.com, dye0n.kim@samsung.com
    #phone: 
    #timezone: America/Cancun Timezone
    #citizenship:
    #website: blog.webjeda.com #do not add http://
    #linkedin: alandoe
    #xing: alandoe
    #github: sharu725
    #telegram: # add your nickname without '@' sign
    #gitlab:
    #bitbucket:
    #twitter: '@webjeda'
    #stack-overflow: # Number/Username, e.g. 123456/alandoe
    #codewars:
    #goodreads: # Number-Username, e.g. 123456-alandoe
    #pdf: http://www.africau.edu/images/default/sample.pdf

    languages:
      title: Languages
      info:
        - idiom: Korean
          level: Native

        - idiom: English
          level: Advanced

    interests:
      title: Interests
      info:
        - item: Electronic Design Automation
          link:

        - item: Machine Learning
          link:

        - item: Design Technology Co-optimization
          link:

career-profile:
    title: Career Profile
    summary: |
        Hello, my name is Kim Dae-yeon. I obtained a Ph.D. in Electrical Engineering from POSTECH and am currently working as a Staff Engineer at Samsung Electronics. I am working on developing algorithms and machine learning techniques to improve the performance of electronic design automation (EDA) software. I am skilled in programming languages such as C++ and Python, and I have experience in open source development using these languages.

education:
    title: Education
    info:
      - degree: Ph.D. in Electrical Engineering
        university: POSTECH
        time: 2020 - 2013
        details: |
            #Describe your study here lorem ipsum dolor sit amet, consectetuer
            #adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa. Cum
            #sociis natoque penatibus et magnis dis parturient montes, nascetur
            #ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu,
            #pretium quis, sem.
            #- Bullet point
            #- Bullet point
      - degree: MS. in Electrical Engineering
        university: POSTECH
        time: 2018 - 2020
        details: |
      
      - degree: BS. in Electrical and Computer Engineering
        university: UNIST
        time: 2011 - 2018
        details: |

experiences:
    title: Experiences
    info:
      - role: Staff Engineer
        time: 2023 - Present
        company: Samsung Electronics, Hwaseung-si 
        details: |

      - role: Research Intern
        time: 2017 - 2018
        company: University of California San Diego 
        details: |
      
      - role: Military Service
        time: 2013 - 2015
        company: Republic of Korea Army, Hwacheon-gun
        details: |

projects:
    title: Awards
    intro: >
      You can list your side projects in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    assignments:
      - title: ""
        link:
        tagline:

      - title: "제 27회 한국 반도체 학술대회 우수 포스터상 (VLSI-CAD)"
        link:
        tagline:

      - title: ICCAD 2019 CAD Contest: LEF/DEF-Based OpenSource Global Router
        link: "#hook"
        tagline: "Third Placed Award"

      - title: ISPD 2019 CAD Contest: Initial Detailed Routing
        link: "#"
        tagline: "Third Placed Award"

     
oss:
    title: OSS Contributions
    intro: >
      You can list your open source software contributions in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    contributions:
      - title: Artificial Netlist Generator
        link: "#"
        tagline: ""

      - title: 
        link: "#"
        tagline: "A comprehensive website template solution for startups/developers to market their mobile apps."

      - title: 
        link: "#"
        tagline: "A responsive Bootstrap one page theme designed to help app developers promote their mobile apps"

publications:
    title: Publications
    intro: |
    papers:
      - title: "Routability Prediction using Deep Hierarchical Classification and Regression"
        link: "#"
        authors: Daeyeon Kim, Jakang Lee, and Seokhyeong Kang
        conference: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2023
      
      - title: "RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization"
        link: "#"
        authors: Sung-Yun Lee, Seonghyeon Park, Daeyeon Kim, Minjae Kim, Tuyen P. Le and Seokhyeong Kang
        conference: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2023
      
      - title: "A Fast and Scalable Qubit-Mapping Method for Noisy Intermediate-Scale Quantum Computers"
        link: 
        authors: Sunghye Park, Daeyeon Kim, Minhyuk Kweon, Jae-Yoon Sim, and Seokhyeong Kang
        conference: Design Automation Conference (DAC), 2022

      - title: "GAN-Dummy Fill: Timing-aware Dummy Fill Method using GAN"
        link: 
        authors: Myong Kong, Daeyeon Kim, Minhyuk Kweon, and Seokhyeong Kang
        conference: Great Lakes Symposium on VLSI (GLSVLSI), 2022

      - title: "Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration"
        link: 
        authors: Sung-Yun Lee, Daeyeon Kim, Kyungjun Min, and Seokhyeong Kang
        conference: Asia and South Pacific Design Automation Conference (ASP-DAC), 2022

        
      - title: "Machine Learning Framework for Early Routability Prediction with Artificial Netlist Generator"
        link:
        authors: Daeyeon Kim, Hyunjeong Kwon, Sung-Yun Lee, Seungwon Kim, Mingyu Woo, and Seokhyeong Kang
        conference: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.
        
      - title: "Extreme Low Power Technology using Ternary Arithmetic Logic Circuits via Drastic Interconnect Length Reduction"
        link:
        authors: Kiyung Kim, Sunmean Kim, Yongsu Lee, Daeyeon Kim, So-Young Kim, Seokhyeong Kang, and Byoung Hun Lee
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2020

      - title: "Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications"
        link: "#"
        authors: Daeyeon Kim, Sung-Yun Lee, Kyungjun Min, and Seokhyeong Kang
        conference: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022

      - title: "Variation-Aware SRAM Cell Optimization Using Deep Neural Network-Based Sensitivity Analysis"
        link:
        authors: Hyunjeong Kwon, Daeyeon Kim, Young Hwan Kim, and Seokhyeong Kang
        conference: IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I), 2021

      - title: "Compact Topology-aware Bus Routing for Design Regularity"
        link:
        authors: Daeyeon Kim, Sanggi Do, Sung-Yun Lee, and Seokhyeong Kang
        conference: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python & Django
        level: 98%

      - name: Javascript & jQuery
        level: 98%

      - name: Angular
        level: 98%

      - name: HTML5 & CSS
        level: 95%

      - name: Ruby on Rails
        level: 85%

      - name: Sketch & Photoshop
        level: 60%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
