Analysis & Synthesis report for ov7725_rgb565_640x480_lcd
Wed Jun 05 21:48:49 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|state2
 11. State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|state1
 12. State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta2
 13. State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta1
 14. State Machine - |ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|cur_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
 41. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 42. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 43. Source assignments for morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2
 44. Source assignments for morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2
 45. Parameter Settings for User Entity Instance: Top-level Entity: |ov7725_rgb565_640x480_lcd
 46. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: i2c_ov7725_rgb565_cfg:u_i2c_cfg
 48. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri
 49. Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data
 50. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 51. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 53. Parameter Settings for User Entity Instance: lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver
 54. Parameter Settings for User Entity Instance: lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display
 55. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 56. Parameter Settings for Inferred Entity Instance: morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0
 57. Parameter Settings for Inferred Entity Instance: morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0
 58. Parameter Settings for Inferred Entity Instance: perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0
 60. altpll Parameter Settings by Entity Instance
 61. dcfifo Parameter Settings by Entity Instance
 62. altshift_taps Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "eye_pst:u_eye_pst"
 64. Port Connectivity Checks: "morph:u_morph_face"
 65. Port Connectivity Checks: "morph:u_morph|morph_line:u1_morph_line"
 66. Port Connectivity Checks: "morph:u_morph|morph_row:u1_morph_row"
 67. Port Connectivity Checks: "morph:u_morph"
 68. Port Connectivity Checks: "rgb2black:u_rgb2black"
 69. Port Connectivity Checks: "lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"
 70. Port Connectivity Checks: "lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver"
 71. Port Connectivity Checks: "sdram_top:u_sdram_top"
 72. Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data"
 73. Port Connectivity Checks: "i2c_dri:u_i2c_dri"
 74. SignalTap II Logic Analyzer Settings
 75. Elapsed Time Per Partition
 76. Connections to In-System Debugging Instance "auto_signaltap_0"
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 05 21:48:49 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov7725_rgb565_640x480_lcd                   ;
; Top-level Entity Name              ; ov7725_rgb565_640x480_lcd                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,346                                       ;
;     Total combinational functions  ; 3,216                                       ;
;     Dedicated logic registers      ; 2,373                                       ;
; Total registers                    ; 2373                                        ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 101,884                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                     ; Setting                   ; Default Value             ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                                     ; EP4CE10F17C8              ;                           ;
; Top-level entity name                                                      ; ov7725_rgb565_640x480_lcd ; ov7725_rgb565_640x480_lcd ;
; Family name                                                                ; Cyclone IV E              ; Cyclone IV GX             ;
; Use smart compilation                                                      ; Off                       ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                        ; On                        ;
; Enable compact report table                                                ; Off                       ; Off                       ;
; Restructure Multiplexers                                                   ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                       ; Off                       ;
; Preserve fewer node names                                                  ; On                        ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                       ; Off                       ;
; Verilog Version                                                            ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                               ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                                   ; Auto                      ; Auto                      ;
; Safe State Machine                                                         ; Off                       ; Off                       ;
; Extract Verilog State Machines                                             ; On                        ; On                        ;
; Extract VHDL State Machines                                                ; On                        ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                                  ; On                        ; On                        ;
; Parallel Synthesis                                                         ; On                        ; On                        ;
; DSP Block Balancing                                                        ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                        ; On                        ;
; Power-Up Don't Care                                                        ; On                        ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                 ; On                        ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                       ; Off                       ;
; Optimization Technique                                                     ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                                         ; 70                        ; 70                        ;
; Auto Carry Chains                                                          ; On                        ; On                        ;
; Auto Open-Drain Pins                                                       ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                       ; Off                       ;
; Auto ROM Replacement                                                       ; On                        ; On                        ;
; Auto RAM Replacement                                                       ; On                        ; On                        ;
; Auto DSP Block Replacement                                                 ; On                        ; On                        ;
; Auto Shift Register Replacement                                            ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                        ; On                        ;
; Strict RAM Replacement                                                     ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                                   ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                      ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                    ; On                        ; On                        ;
; Report Parameter Settings                                                  ; On                        ; On                        ;
; Report Source Assignments                                                  ; On                        ; On                        ;
; Report Connectivity Checks                                                 ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                         ; 2                         ;
; PowerPlay Power Optimization                                               ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                          ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                       ; 100                       ;
; Clock MUX Protection                                                       ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                       ; Off                       ;
; Block Design Naming                                                        ; Auto                      ; Auto                      ;
; SDC constraint protection                                                  ; Off                       ; Off                       ;
; Synthesis Effort                                                           ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                                         ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                        ; On                        ;
; Synthesis Seed                                                             ; 1                         ; 1                         ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ; Library ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/sdram/wrfifo.v              ; yes             ; User Wizard-Generated File   ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/wrfifo.v              ;         ;
; ../rtl/sdram/sdram_top.v           ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v           ;         ;
; ../rtl/sdram/sdram_para.v          ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_para.v          ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v     ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v     ;         ;
; ../rtl/sdram/sdram_data.v          ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_data.v          ;         ;
; ../rtl/sdram/sdram_ctrl.v          ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_ctrl.v          ;         ;
; ../rtl/sdram/sdram_controller.v    ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_controller.v    ;         ;
; ../rtl/sdram/sdram_cmd.v           ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_cmd.v           ;         ;
; ../rtl/sdram/rdfifo.v              ; yes             ; User Wizard-Generated File   ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v              ;         ;
; ipcore/pll_clk.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v            ;         ;
; ../rtl/ov7725_rgb565_640x480_lcd.v ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v ;         ;
; ../rtl/lcd_rgb_top.v               ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_rgb_top.v               ;         ;
; ../rtl/lcd_driver.v                ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_driver.v                ;         ;
; ../rtl/lcd_display.v               ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v               ;         ;
; ../rtl/i2c_ov7725_rgb565_cfg.v     ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_ov7725_rgb565_cfg.v     ;         ;
; ../rtl/i2c_dri.v                   ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v                   ;         ;
; ../rtl/cmos_capture_data.v         ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/cmos_capture_data.v         ;         ;
; ../rtl/rgb2black.v                 ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/rgb2black.v                 ;         ;
; ../rtl/freq_div.v                  ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/freq_div.v                  ;         ;
; ../rtl/morph_row.v                 ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_row.v                 ;         ;
; ../rtl/morph_line.v                ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_line.v                ;         ;
; ../rtl/morph.v                     ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v                     ;         ;
; ../rtl/face_pst.v                  ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v                  ;         ;
; ../rtl/eye_pst.v                   ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v                   ;         ;
; ../rtl/perclos_Calibrate.v         ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_Calibrate.v         ;         ;
; ../rtl/perclos_calculate.v         ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v         ;         ;
; ../rtl/eye_track.v                 ; yes             ; User Verilog HDL File        ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_track.v                 ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                                      ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                  ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;         ;
; db/pll_clk_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v         ;         ;
; dcfifo.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                      ;         ;
; lpm_counter.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;         ;
; a_graycounter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                                               ;         ;
; a_fefifo.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                    ;         ;
; a_gray2bin.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                  ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;         ;
; alt_sync_fifo.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                               ;         ;
; lpm_compare.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;         ;
; altsyncram_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                             ;         ;
; db/dcfifo_nnl1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf          ;         ;
; db/a_gray2bin_7ib.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_gray2bin_7ib.tdf       ;         ;
; db/a_graycounter_677.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_677.tdf    ;         ;
; db/a_graycounter_2lc.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_2lc.tdf    ;         ;
; db/altsyncram_em31.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf      ;         ;
; db/dffpipe_pe9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dffpipe_pe9.tdf          ;         ;
; db/alt_synch_pipe_vd8.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_vd8.tdf   ;         ;
; db/dffpipe_qe9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dffpipe_qe9.tdf          ;         ;
; db/cmpr_c66.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_c66.tdf             ;         ;
; db/cmpr_b66.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_b66.tdf             ;         ;
; db/mux_j28.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/mux_j28.tdf              ;         ;
; db/dcfifo_aol1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf          ;         ;
; db/alt_synch_pipe_e98.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_e98.tdf   ;         ;
; db/alt_synch_pipe_0e8.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_0e8.tdf   ;         ;
; db/dffpipe_re9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dffpipe_re9.tdf          ;         ;
; sld_signaltap.vhd                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;         ;
; sld_signaltap_impl.vhd             ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;         ;
; sld_ela_control.vhd                ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;         ;
; lpm_shiftreg.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;         ;
; lpm_constant.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;         ;
; dffeea.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                                      ;         ;
; sld_mbpmg.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;         ;
; sld_ela_trigger_flow_mgr.vhd       ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;         ;
; sld_buffer_manager.vhd             ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                      ;         ;
; db/altsyncram_j324.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_j324.tdf      ;         ;
; altdpram.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;         ;
; memmodes.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;         ;
; a_hdffe.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;         ;
; alt_le_rden_reg.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;         ;
; altsyncram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;         ;
; lpm_mux.tdf                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;         ;
; muxlut.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                                      ;         ;
; bypassff.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;         ;
; altshift.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;         ;
; db/mux_rsc.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/mux_rsc.tdf              ;         ;
; lpm_decode.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;         ;
; declut.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                                      ;         ;
; db/decode_dvf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/decode_dvf.tdf           ;         ;
; lpm_counter.tdf                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;         ;
; cmpconst.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;         ;
; alt_counter_stratix.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;         ;
; db/cntr_phi.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_phi.tdf             ;         ;
; db/cmpr_sgc.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_sgc.tdf             ;         ;
; db/cntr_g9j.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_g9j.tdf             ;         ;
; db/cntr_egi.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_egi.tdf             ;         ;
; db/cmpr_rgc.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_rgc.tdf             ;         ;
; db/cntr_23j.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_23j.tdf             ;         ;
; db/cmpr_ngc.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_ngc.tdf             ;         ;
; sld_rom_sr.vhd                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;         ;
; sld_hub.vhd                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ;         ;
; sld_jtag_hub.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;         ;
; altshift_taps.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                               ;         ;
; db/shift_taps_gnm.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/shift_taps_gnm.tdf       ;         ;
; db/altsyncram_ibb1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_ibb1.tdf      ;         ;
; db/cntr_lvf.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_lvf.tdf             ;         ;
; db/cmpr_8ic.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_8ic.tdf             ;         ;
; db/cntr_bfh.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_bfh.tdf             ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                  ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                                                 ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                             ;         ;
; db/lpm_divide_bkm.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/lpm_divide_bkm.tdf       ;         ;
; db/sign_div_unsign_3nh.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/sign_div_unsign_3nh.tdf  ;         ;
; db/alt_u_div_q9f.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_u_div_q9f.tdf        ;         ;
; db/add_sub_7pc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/add_sub_7pc.tdf          ;         ;
; db/add_sub_8pc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/add_sub_8pc.tdf          ;         ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 4,346   ;
;                                             ;         ;
; Total combinational functions               ; 3216    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1076    ;
;     -- 3 input functions                    ; 1125    ;
;     -- <=2 input functions                  ; 1015    ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 2030    ;
;     -- arithmetic mode                      ; 1186    ;
;                                             ;         ;
; Total registers                             ; 2373    ;
;     -- Dedicated logic registers            ; 2373    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 80      ;
; Total memory bits                           ; 101884  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 1403    ;
; Total fan-out                               ; 19695   ;
; Average fan-out                             ; 3.37    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov7725_rgb565_640x480_lcd                                                                              ; 3216 (3)          ; 2373 (0)     ; 101884      ; 0            ; 0       ; 0         ; 80   ; 0            ; |ov7725_rgb565_640x480_lcd                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|                                                              ; 18 (18)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|cmos_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                                                ; work         ;
;    |eye_pst:u_eye_pst|                                                                                  ; 342 (342)         ; 216 (216)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |eye_track:u_eye_track|                                                                              ; 411 (411)         ; 398 (398)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track                                                                                                                                                                                                                                                                                                                ; work         ;
;    |face_pst:u_face_pst|                                                                                ; 228 (228)         ; 212 (212)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |freq_div:u_freq_div|                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|freq_div:u_freq_div                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |i2c_dri:u_i2c_dri|                                                                                  ; 82 (82)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |i2c_ov7725_rgb565_cfg:u_i2c_cfg|                                                                    ; 142 (142)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|i2c_ov7725_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                                                      ; work         ;
;    |lcd_rgb_top:u_lcd_rgb_top|                                                                          ; 393 (4)           ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lcd_display:u_lcd_display|                                                                       ; 286 (286)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display                                                                                                                                                                                                                                                                                  ; work         ;
;       |lcd_driver:u_lcd_driver|                                                                         ; 103 (103)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver                                                                                                                                                                                                                                                                                    ; work         ;
;    |morph:u_morph_face|                                                                                 ; 63 (0)            ; 52 (0)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |morph_line:u1_morph_line|                                                                        ; 42 (3)            ; 25 (2)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line                                                                                                                                                                                                                                                                                          ; work         ;
;          |altshift_taps:data_1281_rtl_0|                                                                ; 39 (0)            ; 23 (0)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0                                                                                                                                                                                                                                                            ; work         ;
;             |shift_taps_gnm:auto_generated|                                                             ; 39 (0)            ; 23 (1)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_ibb1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2                                                                                                                                                                                                  ; work         ;
;                |cntr_bfh:cntr3|                                                                         ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|cntr_bfh:cntr3                                                                                                                                                                                                               ; work         ;
;                |cntr_lvf:cntr1|                                                                         ; 27 (24)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|cntr_lvf:cntr1                                                                                                                                                                                                               ; work         ;
;                   |cmpr_8ic:cmpr6|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                                                                                                                                                                                ; work         ;
;       |morph_row:u1_morph_row|                                                                          ; 21 (21)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_row:u1_morph_row                                                                                                                                                                                                                                                                                            ; work         ;
;    |morph:u_morph|                                                                                      ; 41 (0)            ; 32 (0)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |morph_line:u1_morph_line|                                                                        ; 40 (1)            ; 26 (3)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line                                                                                                                                                                                                                                                                                               ; work         ;
;          |altshift_taps:data_1281_rtl_0|                                                                ; 39 (0)            ; 23 (0)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0                                                                                                                                                                                                                                                                 ; work         ;
;             |shift_taps_gnm:auto_generated|                                                             ; 39 (0)            ; 23 (1)       ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_ibb1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 1278        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2                                                                                                                                                                                                       ; work         ;
;                |cntr_bfh:cntr3|                                                                         ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|cntr_bfh:cntr3                                                                                                                                                                                                                    ; work         ;
;                |cntr_lvf:cntr1|                                                                         ; 27 (24)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|cntr_lvf:cntr1                                                                                                                                                                                                                    ; work         ;
;                   |cmpr_8ic:cmpr6|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                                                                                                                                                                                     ; work         ;
;       |morph_row:u1_morph_row|                                                                          ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_row:u1_morph_row                                                                                                                                                                                                                                                                                                 ; work         ;
;    |perclos_calibrate:u_perclos_calibrate|                                                              ; 275 (5)           ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate                                                                                                                                                                                                                                                                                                ; work         ;
;       |perclos_calculate:u1_perclos_calculate|                                                          ; 149 (52)          ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide:Div0|                                                                              ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0                                                                                                                                                                                                                                         ; work         ;
;             |lpm_divide_bkm:auto_generated|                                                             ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                                                                                                                                                                           ; work         ;
;                |sign_div_unsign_3nh:divider|                                                            ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                               ; work         ;
;                   |alt_u_div_q9f:divider|                                                               ; 97 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                                                                                                                         ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8pc:add_sub_1                                                                                                                                   ; work         ;
;       |perclos_calculate:u2_perclos_calculate|                                                          ; 121 (24)          ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide:Div0|                                                                              ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0                                                                                                                                                                                                                                         ; work         ;
;             |lpm_divide_bkm:auto_generated|                                                             ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                                                                                                                                                                           ; work         ;
;                |sign_div_unsign_3nh:divider|                                                            ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                               ; work         ;
;                   |alt_u_div_q9f:divider|                                                               ; 97 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                                                                                                                         ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8pc:add_sub_1                                                                                                                                   ; work         ;
;    |pll_clk:u_pll_clk|                                                                                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |rgb2black:u_rgb2black|                                                                              ; 159 (159)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sdram_top:u_sdram_top|                                                                              ; 475 (0)           ; 329 (0)      ; 23552       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|                                                             ; 175 (0)           ; 93 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 64 (64)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 108 (108)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                                                                      ; 3 (3)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 300 (76)          ; 236 (40)     ; 23552       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo|                                                                              ; 112 (0)           ; 98 (0)       ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 112 (0)           ; 98 (0)       ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_aol1:auto_generated|                                                             ; 112 (17)          ; 98 (37)      ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                ; work         ;
;                      |dffpipe_re9:dffpipe4|                                                             ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                                                                                                                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                                                                              ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;          |wrfifo:u_wrfifo|                                                                              ; 112 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 112 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_nnl1:auto_generated|                                                             ; 112 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                                ; work         ;
;                      |dffpipe_qe9:dffpipe11|                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                                                                                                                                          ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                             ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                                                                                                              ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 464 (1)           ; 794 (74)     ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 463 (0)           ; 720 (0)      ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 463 (88)          ; 720 (230)    ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_j324:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j324:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 89 (89)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 88 (1)            ; 201 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 74 (0)            ; 185 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 74 (0)            ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 123 (11)          ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_phi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_phi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 37 (37)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 1278         ; 1            ; 1278         ; 1            ; 1278  ; None ;
; morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 1278         ; 1            ; 1278         ; 1            ; 1278  ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j324:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 37           ; 2048         ; 37           ; 75776 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                    ; IP Include File                                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |ov7725_rgb565_640x480_lcd|pll_clk:u_pll_clk                                                       ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo ; C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/wrfifo.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|state2         ;
+------------+------------+------------+------------+------------+------------+
; Name       ; state2.011 ; state2.010 ; state2.001 ; state2.000 ; state2.100 ;
+------------+------------+------------+------------+------------+------------+
; state2.000 ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state2.001 ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state2.010 ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state2.011 ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state2.100 ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|state1         ;
+------------+------------+------------+------------+------------+------------+
; Name       ; state1.011 ; state1.010 ; state1.001 ; state1.000 ; state1.100 ;
+------------+------------+------------+------------+------------+------------+
; state1.000 ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state1.001 ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state1.010 ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state1.011 ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state1.100 ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta2 ;
+----------+----------+----------+-----------------------------------+
; Name     ; rsta2.00 ; rsta2.10 ; rsta2.01                          ;
+----------+----------+----------+-----------------------------------+
; rsta2.00 ; 0        ; 0        ; 0                                 ;
; rsta2.01 ; 1        ; 0        ; 1                                 ;
; rsta2.10 ; 1        ; 1        ; 0                                 ;
+----------+----------+----------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta1 ;
+----------+----------+----------+-----------------------------------+
; Name     ; rsta1.00 ; rsta1.10 ; rsta1.01                          ;
+----------+----------+----------+-----------------------------------+
; rsta1.00 ; 0        ; 0        ; 0                                 ;
; rsta1.01 ; 1        ; 0        ; 1                                 ;
; rsta1.10 ; 1        ; 1        ; 0                                 ;
+----------+----------+----------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|cur_state                                                                                                                             ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; eye_track:u_eye_track|eye_lock[1..10]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold1[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold2[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold2[1..3]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold2[4]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold2[5,6]                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold2[7]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold1[1]                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold1[2..6]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|binary_threshold1[7]                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1,8..15]                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; i2c_dri:u_i2c_dri|wr_flag                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; i2c_dri:u_i2c_dri|addr_t[8..15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10]                               ; Lost fanout                                                                                                                                                                                         ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10]                               ; Lost fanout                                                                                                                                                                                         ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10]                               ; Lost fanout                                                                                                                                                                                         ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10]                               ; Lost fanout                                                                                                                                                                                         ;
; morph:u_morph|morph_line:u1_morph_line|cam_href_r0                                                                                                                                      ; Merged with face_pst:u_face_pst|cam_href_r0                                                                                                                                                         ;
; morph:u_morph|morph_line:u1_morph_line|cam_href_r1                                                                                                                                      ; Merged with face_pst:u_face_pst|cam_href_r1                                                                                                                                                         ;
; morph:u_morph|morph_line:u1_morph_line|cam_vsync_r0                                                                                                                                     ; Merged with face_pst:u_face_pst|cam_vsync_r0                                                                                                                                                        ;
; morph:u_morph|morph_line:u1_morph_line|cam_vsync_r1                                                                                                                                     ; Merged with face_pst:u_face_pst|cam_vsync_r1                                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en0                                                                                                                                   ; Merged with morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en0                                                                                                                              ;
; morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en1                                                                                                                                   ; Merged with morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en1                                                                                                                              ;
; morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en2                                                                                                                                   ; Merged with morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en2                                                                                                                              ;
; morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en3                                                                                                                                   ; Merged with morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en3                                                                                                                              ;
; morph:u_morph|morph_line:u1_morph_line|dout_CRS8b[0..6]                                                                                                                                 ; Merged with morph:u_morph|morph_line:u1_morph_line|dout_CRS8b[7]                                                                                                                                    ;
; morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en4                                                                                                                              ; Merged with morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en4                                                                                                                                   ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                                                             ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                                                             ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                      ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                      ;
; face_pst:u_face_pst|r_sta_lock                                                                                                                                                          ; Merged with face_pst:u_face_pst|r_sta                                                                                                                                                               ;
; morph:u_morph_face|morph_line:u1_morph_line|cam_href_r0                                                                                                                                 ; Merged with face_pst:u_face_pst|cam_href_r0                                                                                                                                                         ;
; morph:u_morph_face|morph_line:u1_morph_line|cam_href_r1                                                                                                                                 ; Merged with face_pst:u_face_pst|cam_href_r1                                                                                                                                                         ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[8]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[8]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[8]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[8]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[7]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[7]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[7]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[7]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[6]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[6]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[6]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[6]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[5]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[5]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[5]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[5]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[11]                                                                                                                                   ; Merged with face_pst:u_face_pst|cnt_r[11]                                                                                                                                                           ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[11]                                                                                                                                        ; Merged with face_pst:u_face_pst|cnt_r[11]                                                                                                                                                           ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[10]                                                                                                                                   ; Merged with face_pst:u_face_pst|cnt_r[10]                                                                                                                                                           ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[10]                                                                                                                                        ; Merged with face_pst:u_face_pst|cnt_r[10]                                                                                                                                                           ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[9]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[9]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[9]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[9]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[4]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[4]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[4]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[4]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[3]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[3]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[3]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[3]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[2]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[2]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[2]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[2]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[1]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[1]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[1]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[1]                                                                                                                                                            ;
; morph:u_morph_face|morph_line:u1_morph_line|cnt_r[0]                                                                                                                                    ; Merged with face_pst:u_face_pst|cnt_r[0]                                                                                                                                                            ;
; morph:u_morph|morph_line:u1_morph_line|cnt_r[0]                                                                                                                                         ; Merged with face_pst:u_face_pst|cnt_r[0]                                                                                                                                                            ;
; morph:u_morph|morph_row:u1_morph_row|cam_href_r                                                                                                                                         ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cam_href_r                                                                                                                                    ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[12]                                                                                                ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[12]                                                                                                ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[11]                                                                                                ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[11]                                                                                                ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[10]                                                                                                ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[10]                                                                                                ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[9]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[9]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[8]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[8]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[7]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[7]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[6]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[6]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[5]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[5]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[4]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[4]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[3]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[3]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[2]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[2]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[1]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[1]                                                                                                 ;
; perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|all_cnt[0]                                                                                                 ; Merged with perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[0]                                                                                                 ;
; morph:u_morph_face|morph_line:u1_morph_line|cam_vsync_r0                                                                                                                                ; Merged with face_pst:u_face_pst|cam_vsync_r0                                                                                                                                                        ;
; morph:u_morph_face|morph_line:u1_morph_line|cam_vsync_r1                                                                                                                                ; Merged with face_pst:u_face_pst|cam_vsync_r1                                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cam_href_r1                                                                                                                                        ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cam_href_r1                                                                                                                                   ;
; morph:u_morph|morph_row:u1_morph_row|cam_vsync_r                                                                                                                                        ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cam_vsync_r                                                                                                                                   ;
; morph:u_morph|morph_row:u1_morph_row|cam_href_r0                                                                                                                                        ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cam_href_r0                                                                                                                                   ;
; morph:u_morph|morph_row:u1_morph_row|cam_vsync_r1                                                                                                                                       ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cam_vsync_r1                                                                                                                                  ;
; morph:u_morph|morph_row:u1_morph_row|cnt[11]                                                                                                                                            ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[11]                                                                                                                                       ;
; morph:u_morph|morph_row:u1_morph_row|cnt[10]                                                                                                                                            ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[10]                                                                                                                                       ;
; morph:u_morph|morph_row:u1_morph_row|cnt[9]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[9]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[8]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[8]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[7]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[7]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[6]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[6]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[5]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[5]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[4]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[4]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[3]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[3]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[2]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[2]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[1]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[1]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cnt[0]                                                                                                                                             ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cnt[0]                                                                                                                                        ;
; morph:u_morph|morph_row:u1_morph_row|cam_vsync_r0                                                                                                                                       ; Merged with morph:u_morph_face|morph_row:u1_morph_row|cam_vsync_r0                                                                                                                                  ;
; rgb2black:u_rgb2black|Bx[13..15]                                                                                                                                                        ; Merged with rgb2black:u_rgb2black|Bx[0]                                                                                                                                                             ;
; rgb2black:u_rgb2black|Gx[0]                                                                                                                                                             ; Merged with rgb2black:u_rgb2black|Bx[0]                                                                                                                                                             ;
; rgb2black:u_rgb2black|Rx[15]                                                                                                                                                            ; Merged with rgb2black:u_rgb2black|Bx[0]                                                                                                                                                             ;
; rgb2black:u_rgb2black|B[4]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|B[1]                                                                                                                                                              ;
; rgb2black:u_rgb2black|B[3]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|B[0]                                                                                                                                                              ;
; rgb2black:u_rgb2black|B[5]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|B[2]                                                                                                                                                              ;
; rgb2black:u_rgb2black|R[4]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|R[1]                                                                                                                                                              ;
; rgb2black:u_rgb2black|R[3]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|R[0]                                                                                                                                                              ;
; rgb2black:u_rgb2black|R[5]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|R[2]                                                                                                                                                              ;
; rgb2black:u_rgb2black|G[3]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|G[1]                                                                                                                                                              ;
; rgb2black:u_rgb2black|G[2]                                                                                                                                                              ; Merged with rgb2black:u_rgb2black|G[0]                                                                                                                                                              ;
; rgb2black:u_rgb2black|Bx[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; eye_pst:u_eye_pst|state2~9                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|state2~10                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|state1~9                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|state1~10                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|state2.000                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|state1.000                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|rsta2.10                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; eye_pst:u_eye_pst|rsta1.10                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                                                                                  ; Merged with i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                                                                                   ;
; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rgb2black:u_rgb2black|Rx[0]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; eye_track:u_eye_track|eye1_wide_trk[0,1]                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; eye_track:u_eye_track|eye2_wide_trk[0,1]                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 178                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2373  ;
; Number of registers using Synchronous Clear  ; 262   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 1665  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1534  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_dri:u_i2c_dri|scl                                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                 ; 1       ;
; eye_track:u_eye_track|eye1_left_trk[7]                                                                                                                                         ; 2       ;
; eye_track:u_eye_track|eye1_left_trk[9]                                                                                                                                         ; 2       ;
; eye_track:u_eye_track|eye2_left_trk[7]                                                                                                                                         ; 2       ;
; eye_track:u_eye_track|eye2_left_trk[9]                                                                                                                                         ; 2       ;
; eye_track:u_eye_track|eye_lock[0]                                                                                                                                              ; 20      ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                      ; 69      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0              ; 8       ;
; eye_track:u_eye_track|eye1_left_trk_tmp[7]                                                                                                                                     ; 3       ;
; eye_track:u_eye_track|eye1_left_trk_tmp[9]                                                                                                                                     ; 3       ;
; eye_track:u_eye_track|eye2_left_trk_tmp[7]                                                                                                                                     ; 3       ;
; eye_track:u_eye_track|eye2_left_trk_tmp[9]                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                 ; 4       ;
; face_pst:u_face_pst|face_left_tmp_min[9]                                                                                                                                       ; 2       ;
; face_pst:u_face_pst|face_left_tmp_min[7]                                                                                                                                       ; 2       ;
; eye_pst:u_eye_pst|eye1_left_tmp[9]                                                                                                                                             ; 2       ;
; eye_pst:u_eye_pst|eye1_left_tmp[7]                                                                                                                                             ; 2       ;
; eye_pst:u_eye_pst|eye2_left_tmp[9]                                                                                                                                             ; 2       ;
; eye_pst:u_eye_pst|eye2_left_tmp[7]                                                                                                                                             ; 2       ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                      ; 9       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                 ; 4       ;
; eye_pst:u_eye_pst|eye1_left[9]                                                                                                                                                 ; 1       ;
; eye_pst:u_eye_pst|eye1_left[7]                                                                                                                                                 ; 1       ;
; eye_pst:u_eye_pst|eye2_left[9]                                                                                                                                                 ; 1       ;
; eye_pst:u_eye_pst|eye2_left[7]                                                                                                                                                 ; 1       ;
; morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|dffe4                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                 ; 4       ;
; morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|dffe4                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 72                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                              ;
+----------------------------------------------------------------+-------------------------------------------------------------+------------+
; Register Name                                                  ; Megafunction                                                ; Type       ;
+----------------------------------------------------------------+-------------------------------------------------------------+------------+
; morph:u_morph_face|morph_line:u1_morph_line|data_1281[1..1280] ; morph:u_morph_face|morph_line:u1_morph_line|data_1281_rtl_0 ; SHIFT_TAPS ;
; morph:u_morph|morph_line:u1_morph_line|data_1281[1..1280]      ; morph:u_morph|morph_line:u1_morph_line|data_1281_rtl_0      ; SHIFT_TAPS ;
+----------------------------------------------------------------+-------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst|face_widest_r_tmp[10]                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst|cnt_r[1]                                                                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|all_cnt[0]                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black|dout_gray[0]                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|morph:u_morph|morph_line:u1_morph_line|dout_CRS8b[7]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_row:u1_morph_row|dout_CRS1b                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta_tmp2[9]                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta_tmp1[10]                                                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst|r_sta_1cnt[7]                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black|R[7]                                                                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track|eye2_left_trk_tmp[10]                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|eye2_left_tmp[1]                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track|eye1_left_trk_tmp[8]                                                                                                                          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track|eye2_right_trk_tmp[5]                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|eye1_left_tmp[4]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|eye2_right_tmp[8]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track|eye1_right_trk_tmp[3]                                                                                                                         ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|eye1_right_tmp[8]                                                                                                                                 ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst|face_left_tmp_min[8]                                                                                                                            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst|face_right_tmp_max[1]                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|cnt[1]                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track|eye2_left_trk_tmp[9]                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|eye2_left_tmp[9]                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_track:u_eye_track|eye1_left_trk_tmp[7]                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|eye1_left_tmp[9]                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|face_pst:u_face_pst|face_left_tmp_min[7]                                                                                                                            ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                       ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                         ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta2                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|rsta1                                                                                                                                             ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; No         ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|state2                                                                                                                                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; No         ; |ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst|state1                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |ov7725_rgb565_640x480_lcd|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0|shift_taps_gnm:auto_generated|altsyncram_ibb1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov7725_rgb565_640x480_lcd ;
+----------------+----------------------------+---------------------------------------------+
; Parameter Name ; Value                      ; Type                                        ;
+----------------+----------------------------+---------------------------------------------+
; SLAVE_ADDR     ; 0100001                    ; Unsigned Binary                             ;
; BIT_CTRL       ; 0                          ; Unsigned Binary                             ;
; CLK_FREQ       ; 01111111001010000001010101 ; Unsigned Binary                             ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                             ;
; CMOS_H_PIXEL   ; 000000000000001010000000   ; Unsigned Binary                             ;
; CMOS_V_PIXEL   ; 000000000000000111100000   ; Unsigned Binary                             ;
+----------------+----------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 3                         ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ov7725_rgb565_cfg:u_i2c_cfg ;
+----------------+---------+---------------------------------------------------+
; Parameter Name ; Value   ; Type                                              ;
+----------------+---------+---------------------------------------------------+
; REG_NUM        ; 1000110 ; Unsigned Binary                                   ;
+----------------+---------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri ;
+----------------+----------------------------+------------------+
; Parameter Name ; Value                      ; Type             ;
+----------------+----------------------------+------------------+
; SLAVE_ADDR     ; 0100001                    ; Unsigned Binary  ;
; CLK_FREQ       ; 01111111001010000001010101 ; Unsigned Binary  ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary  ;
+----------------+----------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WAIT_FRAME     ; 1100  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_nnl1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_aol1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver ;
+----------------+-------------+-----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                            ;
+----------------+-------------+-----------------------------------------------------------------+
; H_SYNC         ; 00010000000 ; Unsigned Binary                                                 ;
; H_BACK         ; 00001011000 ; Unsigned Binary                                                 ;
; H_DISP         ; 01100100000 ; Unsigned Binary                                                 ;
; H_FRONT        ; 00000101000 ; Unsigned Binary                                                 ;
; H_TOTAL        ; 10000100000 ; Unsigned Binary                                                 ;
; V_SYNC         ; 00000000010 ; Unsigned Binary                                                 ;
; V_BACK         ; 00000100001 ; Unsigned Binary                                                 ;
; V_DISP         ; 00111100000 ; Unsigned Binary                                                 ;
; V_FRONT        ; 00000001010 ; Unsigned Binary                                                 ;
; V_TOTAL        ; 01000001101 ; Unsigned Binary                                                 ;
+----------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display ;
+----------------+-------------+-------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                              ;
+----------------+-------------+-------------------------------------------------------------------+
; H_LCD_DISP     ; 01100100000 ; Unsigned Binary                                                   ;
; H_CMOS_DISP    ; 01010000000 ; Unsigned Binary                                                   ;
+----------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                             ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                    ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 37                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 37                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 17789                                                                                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 65130                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 136                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                  ;
; TAP_DISTANCE   ; 1280           ; Untyped                                                                                  ;
; WIDTH          ; 1              ; Untyped                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                  ;
; CBXI_PARAMETER ; shift_taps_gnm ; Untyped                                                                                  ;
+----------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                ;
+----------------+----------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                             ;
; TAP_DISTANCE   ; 1280           ; Untyped                                                                             ;
; WIDTH          ; 1              ; Untyped                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                             ;
; CBXI_PARAMETER ; shift_taps_gnm ; Untyped                                                                             ;
+----------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                             ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                             ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                    ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                         ;
; Entity Instance            ; morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                         ;
;     -- TAP_DISTANCE        ; 1280                                                                      ;
;     -- WIDTH               ; 1                                                                         ;
; Entity Instance            ; morph:u_morph|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                         ;
;     -- TAP_DISTANCE        ; 1280                                                                      ;
;     -- WIDTH               ; 1                                                                         ;
+----------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eye_pst:u_eye_pst"                                                                                                                               ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; face_down ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "morph:u_morph_face"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cam_href_r       ; Output ; Info     ; Explicitly unconnected                                                              ;
; cam_vsync_r      ; Output ; Info     ; Explicitly unconnected                                                              ;
; dout_CRS8b[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_EPS8b       ; Output ; Info     ; Explicitly unconnected                                                              ;
; dout_CRS1b       ; Output ; Info     ; Explicitly unconnected                                                              ;
; dout_EPS1b       ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "morph:u_morph|morph_line:u1_morph_line" ;
+------------+--------+----------+-----------------------------------+
; Port       ; Type   ; Severity ; Details                           ;
+------------+--------+----------+-----------------------------------+
; EPS_CRS    ; Input  ; Info     ; Stuck at VCC                      ;
; dout_EPS8b ; Output ; Info     ; Explicitly unconnected            ;
; dout_CRS1b ; Output ; Info     ; Explicitly unconnected            ;
; dout_EPS1b ; Output ; Info     ; Explicitly unconnected            ;
+------------+--------+----------+-----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "morph:u_morph|morph_row:u1_morph_row" ;
+------------+--------+----------+---------------------------------+
; Port       ; Type   ; Severity ; Details                         ;
+------------+--------+----------+---------------------------------+
; EPS_CRS    ; Input  ; Info     ; Stuck at VCC                    ;
; dout_CRS8b ; Output ; Info     ; Explicitly unconnected          ;
; dout_EPS8b ; Output ; Info     ; Explicitly unconnected          ;
; dout_EPS1b ; Output ; Info     ; Explicitly unconnected          ;
+------------+--------+----------+---------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "morph:u_morph"               ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; dout_EPS8b ; Output ; Info     ; Explicitly unconnected ;
; dout_CRS1b ; Output ; Info     ; Explicitly unconnected ;
; dout_EPS1b ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "rgb2black:u_rgb2black"               ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; dout_gray          ; Output ; Info     ; Explicitly unconnected ;
; dout_binary8b      ; Output ; Info     ; Explicitly unconnected ;
; dout_binary8b_face ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; face_left[11]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; face_right[11]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; face_up[11]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; face_down[11]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; face_widest_r[11] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cmos_data_judge   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver"                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_req ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; display  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_min_addr         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_len[8..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_len[9]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_data[15..8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data[1]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_min_addr         ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_len[8..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_len[9]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_read_valid    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_pingpang_en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dri"                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_addr   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i2c_addr[15..8]" will be connected to GND. ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 37                  ; 37               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:09     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                ;
+-------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+---------+
; Name                                                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                        ; Details ;
+-------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+---------+
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[0]~165               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[0]~165               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[4]~166               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[4]~166               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[11]~167              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[11]~167              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[12]~168              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[12]~168              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[13]~169              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[13]~169              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[14]~170              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[14]~170              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[15]~171              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[15]~171              ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[1]~172               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[1]~172               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[2]~173               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[2]~173               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[3]~174               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[3]~174               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[4]~166               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[4]~166               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[5]~175               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[5]~175               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[0]~165               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[0]~165               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[1]~172               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[1]~172               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[2]~173               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[2]~173               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[3]~174               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|cmos_data_judge[3]~174               ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_req            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_req~6_wirecell                  ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_req            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_req~6_wirecell                  ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[0]~0                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[0]~0                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[4]~1                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[4]~1                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[11]~2                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[11]~2                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[12]~3                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[12]~3                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[13]~4                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[13]~4                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[14]~5                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[14]~5                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[15]~6                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[15]~6                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[1]~7                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[1]~7                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[2]~8                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[2]~8                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[3]~9                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[3]~9                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[4]~1                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[4]~1                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[5]~10                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[5]~10                       ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[0]~0                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[0]~0                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[1]~7                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[1]~7                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[2]~8                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[2]~8                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[3]~9                        ; N/A     ;
; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|lcd_data[3]~9                        ; N/A     ;
; morph:u_morph|din_val                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rgb2black:u_rgb2black|rgb2black_wr_en                                                    ; N/A     ;
; morph:u_morph|din_val                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rgb2black:u_rgb2black|rgb2black_wr_en                                                    ; N/A     ;
; morph:u_morph|module_clk                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; freq_div:u_freq_div|freq_out                                                             ; N/A     ;
; morph:u_morph|module_clk                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; freq_div:u_freq_div|freq_out                                                             ; N/A     ;
; morph:u_morph|module_clk2                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cam_pclk                                                                                 ; N/A     ;
; morph:u_morph|module_clk2                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cam_pclk                                                                                 ; N/A     ;
; sys_clk                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                                                                  ; N/A     ;
+-------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jun 05 21:48:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Warning (10275): Verilog HDL Module Instantiation warning at ov7725_rgb565_640x480_lcd.v(216): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v
    Info (12023): Found entity 1: ov7725_rgb565_640x480_lcd
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_rgb_top.v
    Info (12023): Found entity 1: lcd_rgb_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/i2c_ov7725_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov7725_rgb565_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/rgb2black.v
    Info (12023): Found entity 1: rgb2black
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/rd_wr_manager.v
    Info (12023): Found entity 1: rd_wr_manager
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_treatment.v
    Info (12023): Found entity 1: morph_treatment
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/comparators.v
    Info (12023): Found entity 1: comparators
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/freq_div.v
    Info (12023): Found entity 1: freq_div
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_row.v
    Info (12023): Found entity 1: morph_row
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_line.v
    Info (12023): Found entity 1: morph_line
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph.v
    Info (12023): Found entity 1: morph
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/face_pst.v
    Info (12023): Found entity 1: face_pst
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/eye_pst.v
    Info (12023): Found entity 1: eye_pst
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos.v
    Info (12023): Found entity 1: perclose
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos_calibrate.v
    Info (12023): Found entity 1: perclos_calibrate
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos_calculate.v
    Info (12023): Found entity 1: perclos_calculate
Warning (10229): Verilog HDL Expression warning at eye_track.v(112): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/eye_track.v
    Info (12023): Found entity 1: eye_track
Info (12127): Elaborating entity "ov7725_rgb565_640x480_lcd" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "i2c_ov7725_rgb565_cfg" for hierarchy "i2c_ov7725_rgb565_cfg:u_i2c_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_capture_data:u_cmos_capture_data"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "lcd_rgb_top" for hierarchy "lcd_rgb_top:u_lcd_rgb_top"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver"
Info (12128): Elaborating entity "lcd_display" for hierarchy "lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"
Warning (10230): Verilog HDL assignment warning at lcd_display.v(95): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(98): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(101): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(104): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(106): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(107): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(108): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(111): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(112): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(113): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(114): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(116): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lcd_display.v(118): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "rgb2black" for hierarchy "rgb2black:u_rgb2black"
Warning (10230): Verilog HDL assignment warning at rgb2black.v(124): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "morph" for hierarchy "morph:u_morph"
Warning (10034): Output port "dout_EPS8b" at morph.v(15) has no driver
Warning (10034): Output port "dout_EPS1b" at morph.v(17) has no driver
Warning (10034): Output port "dout_CRS1b" at morph.v(21) has no driver
Info (12128): Elaborating entity "morph_row" for hierarchy "morph:u_morph|morph_row:u1_morph_row"
Info (12128): Elaborating entity "morph_line" for hierarchy "morph:u_morph|morph_line:u1_morph_line"
Info (12128): Elaborating entity "face_pst" for hierarchy "face_pst:u_face_pst"
Warning (10230): Verilog HDL assignment warning at face_pst.v(145): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at face_pst.v(183): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at face_pst.v(191): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at face_pst.v(192): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "eye_pst" for hierarchy "eye_pst:u_eye_pst"
Warning (10230): Verilog HDL assignment warning at eye_pst.v(69): truncated value with size 12 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at eye_pst.v(71): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at eye_pst.v(82): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at eye_pst.v(110): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "eye_track" for hierarchy "eye_track:u_eye_track"
Warning (10230): Verilog HDL assignment warning at eye_track.v(93): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "perclos_calibrate" for hierarchy "perclos_calibrate:u_perclos_calibrate"
Warning (10230): Verilog HDL assignment warning at perclos_Calibrate.v(17): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "perclos_calculate" for hierarchy "perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"
Warning (10036): Verilog HDL or VHDL warning at perclos_calculate.v(13): object "eye_close_cnt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at perclos_calculate.v(14): object "eye_open_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at perclos_calculate.v(27): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at perclos_calculate.v(37): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at perclos_calculate.v(56): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at perclos_calculate.v(57): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at perclos_calculate.v(60): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at perclos_calculate.v(76): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "freq_div" for hierarchy "freq_div:u_freq_div"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j324.tdf
    Info (12023): Found entity 1: altsyncram_j324
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phi.tdf
    Info (12023): Found entity 1: cntr_phi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "morph:u_morph_face|morph_line:u1_morph_line|data_1281_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 1280
        Info (286033): Parameter WIDTH set to 1
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "morph:u_morph|morph_line:u1_morph_line|data_1281_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 1280
        Info (286033): Parameter WIDTH set to 1
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perclos_calibrate:u_perclos_calibrate|perclos_calculate:u2_perclos_calculate|Div0"
Info (12130): Elaborated megafunction instantiation "morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0"
Info (12133): Instantiated megafunction "morph:u_morph_face|morph_line:u1_morph_line|altshift_taps:data_1281_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "1280"
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gnm.tdf
    Info (12023): Found entity 1: shift_taps_gnm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibb1.tdf
    Info (12023): Found entity 1: altsyncram_ibb1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bfh.tdf
    Info (12023): Found entity 1: cntr_bfh
Info (12130): Elaborated megafunction instantiation "perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0"
Info (12133): Instantiated megafunction "perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC
    Warning (13410): Pin "cam_sgm_ctrl" is stuck at VCC
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "lcd_hs" is stuck at VCC
    Warning (13410): Pin "lcd_vs" is stuck at VCC
    Warning (13410): Pin "lcd_bl" is stuck at VCC
    Warning (13410): Pin "lcd_rst" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/output_files/ov7725_rgb565_640x480_lcd.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 75 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4595 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 4447 logic cells
    Info (21064): Implemented 62 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Wed Jun 05 21:48:49 2019
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/output_files/ov7725_rgb565_640x480_lcd.map.smsg.


