# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Esercizio_3_1/Esercizio_3_1.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
