// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
// Date        : Thu Dec  5 16:47:55 2024
// Host        : meisha running 64-bit CentOS Linux release 7.9.2009 (Core)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ meisha_chiplink_master_0_1_sim_netlist.v
// Design      : meisha_chiplink_master_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx485tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AXI4ToTL
   (count_reg,
    maybe_full,
    count_reg_0,
    \deq_ptr_value_reg[1] ,
    \deq_ptr_value_reg[0] ,
    \deq_ptr_value_reg[1]_0 ,
    \deq_ptr_value_reg[0]_0 ,
    \deq_ptr_value_reg[1]_1 ,
    state_0_reg,
    \cdc_reg_reg[3] ,
    count_reg_1,
    axi4yank_auto_in_becho_real_last,
    xbar_1_auto_in_d_valid,
    count_reg_2,
    resetn,
    deq_ptr_value,
    deq_ptr_value_0,
    xbar_1_auto_in_d_bits_source,
    resetn_0,
    clk,
    maybe_full_reg);
  output count_reg;
  output maybe_full;
  output count_reg_0;
  output \deq_ptr_value_reg[1] ;
  output \deq_ptr_value_reg[0] ;
  output \deq_ptr_value_reg[1]_0 ;
  output \deq_ptr_value_reg[0]_0 ;
  output \deq_ptr_value_reg[1]_1 ;
  input state_0_reg;
  input \cdc_reg_reg[3] ;
  input count_reg_1;
  input axi4yank_auto_in_becho_real_last;
  input xbar_1_auto_in_d_valid;
  input count_reg_2;
  input resetn;
  input [1:0]deq_ptr_value;
  input [1:0]deq_ptr_value_0;
  input [0:0]xbar_1_auto_in_d_bits_source;
  input resetn_0;
  input clk;
  input maybe_full_reg;

  wire axi4yank_auto_in_becho_real_last;
  wire [2:0]b_count_0;
  wire [2:0]b_count_1;
  wire \cdc_reg_reg[3] ;
  wire clk;
  wire count_reg;
  wire count_reg_0;
  wire count_reg_1;
  wire count_reg_2;
  wire [1:0]deq_ptr_value;
  wire \deq_ptr_value[1]_i_4_n_0 ;
  wire [1:0]deq_ptr_value_0;
  wire \deq_ptr_value_reg[0] ;
  wire \deq_ptr_value_reg[0]_0 ;
  wire \deq_ptr_value_reg[1] ;
  wire \deq_ptr_value_reg[1]_0 ;
  wire \deq_ptr_value_reg[1]_1 ;
  wire maybe_full;
  wire maybe_full_reg;
  wire q_bdeq_n_2;
  wire q_bdeq_n_4;
  wire q_bdeq_n_5;
  wire q_bdeq_n_6;
  wire q_bdeq_n_7;
  wire q_bdeq_n_8;
  wire resetn;
  wire resetn_0;
  wire state_0_reg;
  wire [0:0]xbar_1_auto_in_d_bits_source;
  wire xbar_1_auto_in_d_valid;

  FDRE \b_count_0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(q_bdeq_n_2),
        .Q(b_count_0[0]),
        .R(resetn_0));
  FDRE \b_count_0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(q_bdeq_n_4),
        .Q(b_count_0[1]),
        .R(resetn_0));
  FDRE \b_count_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(q_bdeq_n_5),
        .Q(b_count_0[2]),
        .R(resetn_0));
  FDRE \b_count_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(q_bdeq_n_6),
        .Q(b_count_1[0]),
        .R(resetn_0));
  FDRE \b_count_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(q_bdeq_n_7),
        .Q(b_count_1[1]),
        .R(resetn_0));
  FDRE \b_count_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(q_bdeq_n_8),
        .Q(b_count_1[2]),
        .R(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_11 deq
       (.clk(clk),
        .maybe_full(maybe_full),
        .maybe_full_reg_0(maybe_full_reg),
        .resetn(resetn_0));
  LUT3 #(
    .INIT(8'h01)) 
    \deq_ptr_value[1]_i_4 
       (.I0(b_count_0[1]),
        .I1(b_count_0[0]),
        .I2(b_count_0[2]),
        .O(\deq_ptr_value[1]_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_12 q_bdeq
       (.axi4yank_auto_in_becho_real_last(axi4yank_auto_in_becho_real_last),
        .b_count_0(b_count_0),
        .\b_count_0_reg[0] (q_bdeq_n_2),
        .\b_count_0_reg[1] (q_bdeq_n_4),
        .\b_count_0_reg[1]_0 (\deq_ptr_value[1]_i_4_n_0 ),
        .\b_count_0_reg[2] (q_bdeq_n_5),
        .b_count_1(b_count_1),
        .\b_count_1_reg[0] (q_bdeq_n_6),
        .\b_count_1_reg[1] (q_bdeq_n_7),
        .\b_count_1_reg[2] (q_bdeq_n_8),
        .\cdc_reg_reg[3] (\cdc_reg_reg[3] ),
        .clk(clk),
        .count_reg(count_reg),
        .count_reg_0(count_reg_0),
        .count_reg_1(count_reg_1),
        .count_reg_2(count_reg_2),
        .deq_ptr_value(deq_ptr_value),
        .deq_ptr_value_0(deq_ptr_value_0),
        .\deq_ptr_value_reg[0] (\deq_ptr_value_reg[0] ),
        .\deq_ptr_value_reg[0]_0 (\deq_ptr_value_reg[0]_0 ),
        .\deq_ptr_value_reg[1] (\deq_ptr_value_reg[1] ),
        .\deq_ptr_value_reg[1]_0 (\deq_ptr_value_reg[1]_0 ),
        .\deq_ptr_value_reg[1]_1 (\deq_ptr_value_reg[1]_1 ),
        .maybe_full(maybe_full),
        .resetn(resetn),
        .resetn_0(resetn_0),
        .state_0_reg(state_0_reg),
        .xbar_1_auto_in_d_bits_source(xbar_1_auto_in_d_bits_source),
        .xbar_1_auto_in_d_valid(xbar_1_auto_in_d_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AXI4UserYanker
   (deq_ptr_value,
    deq_ptr_value_0,
    axi4yank_auto_in_becho_real_last,
    resetn,
    \deq_ptr_value_reg[1] ,
    clk,
    \deq_ptr_value_reg[1]_0 ,
    \deq_ptr_value_reg[1]_1 ,
    \deq_ptr_value_reg[1]_2 ,
    \ram_id_reg[0] );
  output [1:0]deq_ptr_value;
  output [1:0]deq_ptr_value_0;
  output axi4yank_auto_in_becho_real_last;
  input resetn;
  input \deq_ptr_value_reg[1] ;
  input clk;
  input \deq_ptr_value_reg[1]_0 ;
  input \deq_ptr_value_reg[1]_1 ;
  input \deq_ptr_value_reg[1]_2 ;
  input \ram_id_reg[0] ;

  wire QueueCompatibility_2_n_3;
  wire axi4yank_auto_in_becho_real_last;
  wire clk;
  wire [1:0]deq_ptr_value;
  wire [1:0]deq_ptr_value_0;
  wire \deq_ptr_value_reg[1] ;
  wire \deq_ptr_value_reg[1]_0 ;
  wire \deq_ptr_value_reg[1]_1 ;
  wire \deq_ptr_value_reg[1]_2 ;
  wire \ram_id_reg[0] ;
  wire ram_real_last_io_deq_bits_MPORT_data;
  wire resetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility QueueCompatibility_2
       (.clk(clk),
        .deq_ptr_value(deq_ptr_value),
        .\deq_ptr_value_reg[1]_0 (QueueCompatibility_2_n_3),
        .\deq_ptr_value_reg[1]_1 (\deq_ptr_value_reg[1] ),
        .\deq_ptr_value_reg[1]_2 (\deq_ptr_value_reg[1]_0 ),
        .ram_real_last_io_deq_bits_MPORT_data(ram_real_last_io_deq_bits_MPORT_data),
        .resetn(resetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_149 QueueCompatibility_3
       (.axi4yank_auto_in_becho_real_last(axi4yank_auto_in_becho_real_last),
        .clk(clk),
        .deq_ptr_value_0(deq_ptr_value_0),
        .\deq_ptr_value_reg[0]_0 (QueueCompatibility_2_n_3),
        .\deq_ptr_value_reg[1]_0 (\deq_ptr_value_reg[1]_1 ),
        .\deq_ptr_value_reg[1]_1 (\deq_ptr_value_reg[1]_2 ),
        .\ram_id_reg[0] (\ram_id_reg[0] ),
        .ram_real_last_io_deq_bits_MPORT_data(ram_real_last_io_deq_bits_MPORT_data),
        .resetn(resetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AXI4UserYanker_1
   (Q,
    \enq_ptr_value_reg[4] ,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[4]_1 ,
    \enq_ptr_value_reg[4]_2 ,
    \enq_ptr_value_reg[4]_3 ,
    \enq_ptr_value_reg[4]_4 ,
    \enq_ptr_value_reg[4]_5 ,
    maybe_full,
    \ram_extra_id_reg[0] ,
    maybe_full_reg,
    maybe_full_reg_0,
    maybe_full_reg_1,
    \ram_extra_id_reg[0]_0 ,
    maybe_full_reg_2,
    maybe_full_reg_3,
    maybe_full_reg_4,
    maybe_full_reg_5,
    maybe_full_reg_6,
    maybe_full_reg_7,
    maybe_full_reg_8,
    maybe_full_reg_9,
    maybe_full_reg_10,
    maybe_full_reg_11,
    maybe_full_reg_12,
    maybe_full_reg_13,
    maybe_full_reg_14,
    QueueCompatibility_5_io_enq_ready,
    \enq_ptr_value_reg[4]_6 ,
    QueueCompatibility_21_io_enq_ready,
    queue_arw_deq_io_deq_ready,
    \ram_wen_reg[0] ,
    \ram_wen_reg[0]_0 ,
    d_sel_shiftAmount,
    xbar_auto_out_0_d_bits_size,
    xbar_auto_out_0_d_bits_source,
    \cam_d_0_data_reg[63] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \enq_ptr_value_reg[0] ,
    \enq_ptr_value_reg[0]_0 ,
    \enq_ptr_value_reg[0]_1 ,
    \enq_ptr_value_reg[0]_2 ,
    \enq_ptr_value_reg[4]_7 ,
    \enq_ptr_value_reg[4]_8 ,
    \enq_ptr_value_reg[4]_9 ,
    \enq_ptr_value_reg[4]_10 ,
    clk,
    E,
    DIA,
    DIB,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_11 ,
    \enq_ptr_value_reg[4]_12 ,
    maybe_full_reg_15,
    \enq_ptr_value_reg[4]_13 ,
    \enq_ptr_value_reg[4]_14 ,
    maybe_full_reg_16,
    \enq_ptr_value_reg[4]_15 ,
    \enq_ptr_value_reg[4]_16 ,
    maybe_full_reg_17,
    \enq_ptr_value_reg[4]_17 ,
    \enq_ptr_value_reg[4]_18 ,
    maybe_full_reg_18,
    \deq_ptr_value_reg[4] ,
    do_enq_0,
    \enq_ptr_value_reg[4]_19 ,
    \enq_ptr_value_reg[4]_20 ,
    do_enq_1,
    \enq_ptr_value_reg[4]_21 ,
    \enq_ptr_value_reg[4]_22 ,
    do_enq_2,
    \enq_ptr_value_reg[4]_23 ,
    \enq_ptr_value_reg[4]_24 ,
    do_enq_3,
    \enq_ptr_value_reg[4]_25 ,
    \enq_ptr_value_reg[4]_26 ,
    do_enq,
    \deq_ptr_value_reg[4]_0 ,
    maybe_full_reg_19,
    maybe_full_reg_20,
    maybe_full_reg_21,
    maybe_full_reg_22,
    maybe_full_reg_23,
    maybe_full_reg_24,
    maybe_full_reg_25,
    maybe_full_reg_26,
    maybe_full_reg_27,
    maybe_full_reg_28,
    maybe_full_reg_29,
    maybe_full_reg_30,
    maybe_full_reg_31,
    maybe_full_reg_32,
    maybe_full_reg_33,
    maybe_full_reg_34,
    maybe_full_reg_35,
    maybe_full_reg_36,
    resetn_0,
    maybe_full_reg_37,
    maybe_full_reg_38,
    maybe_full_reg_39,
    maybe_full_reg_40,
    maybe_full_reg_41,
    maybe_full_reg_42,
    maybe_full_reg_43,
    maybe_full_reg_44,
    maybe_full_reg_45,
    maybe_full_reg_46,
    maybe_full_reg_47,
    maybe_full_reg_48,
    maybe_full_reg_49,
    maybe_full_reg_50,
    maybe_full_reg_51,
    maybe_full_reg_52,
    maybe_full_reg_53,
    maybe_full_reg_54,
    resetn,
    \ram_id_reg[0] ,
    maybe_full_reg_55,
    maybe_full_reg_56,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    \ram_id_reg[0]_0 ,
    \ram_id_reg[1] ,
    io_axi4_0_awready,
    queue_arw_deq_io_deq_bits_wen,
    io_axi4_0_arready,
    xbar_auto_out_0_d_bits_opcode,
    muxStateEarly_0,
    \ram_source_reg[3] ,
    \cam_a_0_bits_source_reg[3] ,
    \b_delay_reg[0] ,
    io_axi4_0_bid,
    \b_delay_reg[0]_0 ,
    \ram_id_reg[3] ,
    \ram_id_reg[2] ,
    \ram_id_reg[1]_0 ,
    \ram_id_reg[0]_1 ,
    io_enq_bits_tl_state_source);
  output [0:0]Q;
  output [0:0]\enq_ptr_value_reg[4] ;
  output [0:0]\enq_ptr_value_reg[4]_0 ;
  output [0:0]\enq_ptr_value_reg[4]_1 ;
  output [0:0]\enq_ptr_value_reg[4]_2 ;
  output [0:0]\enq_ptr_value_reg[4]_3 ;
  output [0:0]\enq_ptr_value_reg[4]_4 ;
  output [0:0]\enq_ptr_value_reg[4]_5 ;
  output maybe_full;
  output \ram_extra_id_reg[0] ;
  output maybe_full_reg;
  output maybe_full_reg_0;
  output maybe_full_reg_1;
  output \ram_extra_id_reg[0]_0 ;
  output maybe_full_reg_2;
  output maybe_full_reg_3;
  output maybe_full_reg_4;
  output maybe_full_reg_5;
  output maybe_full_reg_6;
  output maybe_full_reg_7;
  output maybe_full_reg_8;
  output maybe_full_reg_9;
  output maybe_full_reg_10;
  output maybe_full_reg_11;
  output maybe_full_reg_12;
  output maybe_full_reg_13;
  output maybe_full_reg_14;
  output QueueCompatibility_5_io_enq_ready;
  output \enq_ptr_value_reg[4]_6 ;
  output QueueCompatibility_21_io_enq_ready;
  output queue_arw_deq_io_deq_ready;
  output \ram_wen_reg[0] ;
  output \ram_wen_reg[0]_0 ;
  output [0:0]d_sel_shiftAmount;
  output [2:0]xbar_auto_out_0_d_bits_size;
  output [3:0]xbar_auto_out_0_d_bits_source;
  output \cam_d_0_data_reg[63] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \enq_ptr_value_reg[0] ;
  output \enq_ptr_value_reg[0]_0 ;
  output \enq_ptr_value_reg[0]_1 ;
  output \enq_ptr_value_reg[0]_2 ;
  output \enq_ptr_value_reg[4]_7 ;
  output \enq_ptr_value_reg[4]_8 ;
  output \enq_ptr_value_reg[4]_9 ;
  output \enq_ptr_value_reg[4]_10 ;
  input clk;
  input [0:0]E;
  input [1:0]DIA;
  input [0:0]DIB;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_11 ;
  input \enq_ptr_value_reg[4]_12 ;
  input maybe_full_reg_15;
  input \enq_ptr_value_reg[4]_13 ;
  input \enq_ptr_value_reg[4]_14 ;
  input [0:0]maybe_full_reg_16;
  input \enq_ptr_value_reg[4]_15 ;
  input \enq_ptr_value_reg[4]_16 ;
  input [0:0]maybe_full_reg_17;
  input \enq_ptr_value_reg[4]_17 ;
  input \enq_ptr_value_reg[4]_18 ;
  input [0:0]maybe_full_reg_18;
  input [0:0]\deq_ptr_value_reg[4] ;
  input do_enq_0;
  input \enq_ptr_value_reg[4]_19 ;
  input \enq_ptr_value_reg[4]_20 ;
  input do_enq_1;
  input \enq_ptr_value_reg[4]_21 ;
  input \enq_ptr_value_reg[4]_22 ;
  input do_enq_2;
  input \enq_ptr_value_reg[4]_23 ;
  input \enq_ptr_value_reg[4]_24 ;
  input do_enq_3;
  input \enq_ptr_value_reg[4]_25 ;
  input \enq_ptr_value_reg[4]_26 ;
  input do_enq;
  input \deq_ptr_value_reg[4]_0 ;
  input [0:0]maybe_full_reg_19;
  input [0:0]maybe_full_reg_20;
  input [0:0]maybe_full_reg_21;
  input [0:0]maybe_full_reg_22;
  input [0:0]maybe_full_reg_23;
  input [0:0]maybe_full_reg_24;
  input [0:0]maybe_full_reg_25;
  input [0:0]maybe_full_reg_26;
  input [0:0]maybe_full_reg_27;
  input [0:0]maybe_full_reg_28;
  input [0:0]maybe_full_reg_29;
  input [0:0]maybe_full_reg_30;
  input [0:0]maybe_full_reg_31;
  input [0:0]maybe_full_reg_32;
  input [0:0]maybe_full_reg_33;
  input [0:0]maybe_full_reg_34;
  input [0:0]maybe_full_reg_35;
  input [0:0]maybe_full_reg_36;
  input resetn_0;
  input maybe_full_reg_37;
  input maybe_full_reg_38;
  input maybe_full_reg_39;
  input maybe_full_reg_40;
  input maybe_full_reg_41;
  input maybe_full_reg_42;
  input maybe_full_reg_43;
  input maybe_full_reg_44;
  input maybe_full_reg_45;
  input maybe_full_reg_46;
  input maybe_full_reg_47;
  input maybe_full_reg_48;
  input maybe_full_reg_49;
  input maybe_full_reg_50;
  input maybe_full_reg_51;
  input maybe_full_reg_52;
  input maybe_full_reg_53;
  input maybe_full_reg_54;
  input resetn;
  input \ram_id_reg[0] ;
  input maybe_full_reg_55;
  input maybe_full_reg_56;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input \ram_id_reg[0]_0 ;
  input \ram_id_reg[1] ;
  input io_axi4_0_awready;
  input queue_arw_deq_io_deq_bits_wen;
  input io_axi4_0_arready;
  input [0:0]xbar_auto_out_0_d_bits_opcode;
  input muxStateEarly_0;
  input \ram_source_reg[3] ;
  input [0:0]\cam_a_0_bits_source_reg[3] ;
  input \b_delay_reg[0] ;
  input [3:0]io_axi4_0_bid;
  input \b_delay_reg[0]_0 ;
  input \ram_id_reg[3] ;
  input \ram_id_reg[2] ;
  input \ram_id_reg[1]_0 ;
  input \ram_id_reg[0]_1 ;
  input [6:0]io_enq_bits_tl_state_source;

  wire [1:0]DIA;
  wire [0:0]DIB;
  wire [0:0]E;
  wire [0:0]Q;
  wire QueueCompatibility_10_n_0;
  wire QueueCompatibility_10_n_10;
  wire QueueCompatibility_10_n_11;
  wire QueueCompatibility_10_n_2;
  wire QueueCompatibility_10_n_3;
  wire QueueCompatibility_10_n_4;
  wire QueueCompatibility_10_n_5;
  wire QueueCompatibility_10_n_6;
  wire QueueCompatibility_10_n_7;
  wire QueueCompatibility_10_n_8;
  wire QueueCompatibility_10_n_9;
  wire QueueCompatibility_11_n_10;
  wire QueueCompatibility_11_n_11;
  wire QueueCompatibility_11_n_12;
  wire QueueCompatibility_11_n_8;
  wire QueueCompatibility_11_n_9;
  wire QueueCompatibility_12_n_0;
  wire QueueCompatibility_12_n_10;
  wire QueueCompatibility_12_n_11;
  wire QueueCompatibility_12_n_2;
  wire QueueCompatibility_12_n_3;
  wire QueueCompatibility_12_n_4;
  wire QueueCompatibility_12_n_5;
  wire QueueCompatibility_12_n_6;
  wire QueueCompatibility_12_n_7;
  wire QueueCompatibility_12_n_8;
  wire QueueCompatibility_12_n_9;
  wire QueueCompatibility_13_n_0;
  wire QueueCompatibility_13_n_10;
  wire QueueCompatibility_13_n_11;
  wire QueueCompatibility_13_n_2;
  wire QueueCompatibility_13_n_3;
  wire QueueCompatibility_13_n_4;
  wire QueueCompatibility_13_n_5;
  wire QueueCompatibility_13_n_6;
  wire QueueCompatibility_13_n_7;
  wire QueueCompatibility_13_n_8;
  wire QueueCompatibility_13_n_9;
  wire QueueCompatibility_14_n_0;
  wire QueueCompatibility_14_n_10;
  wire QueueCompatibility_14_n_11;
  wire QueueCompatibility_14_n_2;
  wire QueueCompatibility_14_n_3;
  wire QueueCompatibility_14_n_4;
  wire QueueCompatibility_14_n_5;
  wire QueueCompatibility_14_n_6;
  wire QueueCompatibility_14_n_7;
  wire QueueCompatibility_14_n_8;
  wire QueueCompatibility_14_n_9;
  wire QueueCompatibility_15_n_10;
  wire QueueCompatibility_15_n_11;
  wire QueueCompatibility_15_n_12;
  wire QueueCompatibility_15_n_3;
  wire QueueCompatibility_15_n_4;
  wire QueueCompatibility_15_n_5;
  wire QueueCompatibility_15_n_6;
  wire QueueCompatibility_15_n_7;
  wire QueueCompatibility_15_n_8;
  wire QueueCompatibility_15_n_9;
  wire QueueCompatibility_16_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_16_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_16_io_deq_bits_tl_state_source;
  wire QueueCompatibility_16_n_5;
  wire [2:0]QueueCompatibility_17_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_17_io_deq_bits_tl_state_source;
  wire QueueCompatibility_17_n_4;
  wire QueueCompatibility_18_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_18_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_18_io_deq_bits_tl_state_source;
  wire QueueCompatibility_19_n_11;
  wire QueueCompatibility_19_n_9;
  wire [2:0]QueueCompatibility_1_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_1_io_deq_bits_tl_state_source;
  wire QueueCompatibility_1_n_4;
  wire QueueCompatibility_20_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_20_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_20_io_deq_bits_tl_state_source;
  wire QueueCompatibility_20_n_4;
  wire [2:0]QueueCompatibility_21_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_21_io_deq_bits_tl_state_source;
  wire QueueCompatibility_21_io_enq_ready;
  wire QueueCompatibility_21_n_4;
  wire [2:0]QueueCompatibility_22_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_22_io_deq_bits_tl_state_source;
  wire QueueCompatibility_22_n_3;
  wire QueueCompatibility_22_n_4;
  wire QueueCompatibility_23_n_0;
  wire QueueCompatibility_23_n_10;
  wire QueueCompatibility_23_n_11;
  wire QueueCompatibility_23_n_2;
  wire QueueCompatibility_23_n_3;
  wire QueueCompatibility_23_n_4;
  wire QueueCompatibility_23_n_5;
  wire QueueCompatibility_23_n_6;
  wire QueueCompatibility_23_n_7;
  wire QueueCompatibility_23_n_8;
  wire QueueCompatibility_23_n_9;
  wire QueueCompatibility_24_n_0;
  wire QueueCompatibility_24_n_10;
  wire QueueCompatibility_24_n_11;
  wire QueueCompatibility_24_n_2;
  wire QueueCompatibility_24_n_3;
  wire QueueCompatibility_24_n_4;
  wire QueueCompatibility_24_n_5;
  wire QueueCompatibility_24_n_6;
  wire QueueCompatibility_24_n_7;
  wire QueueCompatibility_24_n_8;
  wire QueueCompatibility_24_n_9;
  wire QueueCompatibility_25_n_0;
  wire QueueCompatibility_25_n_10;
  wire QueueCompatibility_25_n_11;
  wire QueueCompatibility_25_n_2;
  wire QueueCompatibility_25_n_3;
  wire QueueCompatibility_25_n_4;
  wire QueueCompatibility_25_n_5;
  wire QueueCompatibility_25_n_6;
  wire QueueCompatibility_25_n_7;
  wire QueueCompatibility_25_n_8;
  wire QueueCompatibility_25_n_9;
  wire QueueCompatibility_26_n_0;
  wire QueueCompatibility_26_n_10;
  wire QueueCompatibility_26_n_11;
  wire QueueCompatibility_26_n_2;
  wire QueueCompatibility_26_n_3;
  wire QueueCompatibility_26_n_4;
  wire QueueCompatibility_26_n_5;
  wire QueueCompatibility_26_n_6;
  wire QueueCompatibility_26_n_7;
  wire QueueCompatibility_26_n_8;
  wire QueueCompatibility_26_n_9;
  wire QueueCompatibility_27_n_1;
  wire QueueCompatibility_27_n_10;
  wire QueueCompatibility_27_n_11;
  wire QueueCompatibility_27_n_12;
  wire QueueCompatibility_27_n_2;
  wire QueueCompatibility_27_n_3;
  wire QueueCompatibility_27_n_4;
  wire QueueCompatibility_27_n_5;
  wire QueueCompatibility_27_n_6;
  wire QueueCompatibility_27_n_7;
  wire QueueCompatibility_27_n_8;
  wire QueueCompatibility_27_n_9;
  wire QueueCompatibility_28_n_0;
  wire QueueCompatibility_28_n_10;
  wire QueueCompatibility_28_n_11;
  wire QueueCompatibility_28_n_2;
  wire QueueCompatibility_28_n_3;
  wire QueueCompatibility_28_n_4;
  wire QueueCompatibility_28_n_5;
  wire QueueCompatibility_28_n_6;
  wire QueueCompatibility_28_n_7;
  wire QueueCompatibility_28_n_8;
  wire QueueCompatibility_28_n_9;
  wire QueueCompatibility_29_n_0;
  wire QueueCompatibility_29_n_10;
  wire QueueCompatibility_29_n_11;
  wire QueueCompatibility_29_n_2;
  wire QueueCompatibility_29_n_3;
  wire QueueCompatibility_29_n_4;
  wire QueueCompatibility_29_n_5;
  wire QueueCompatibility_29_n_6;
  wire QueueCompatibility_29_n_7;
  wire QueueCompatibility_29_n_8;
  wire QueueCompatibility_29_n_9;
  wire QueueCompatibility_2_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_2_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_2_io_deq_bits_tl_state_source;
  wire QueueCompatibility_30_n_0;
  wire QueueCompatibility_30_n_10;
  wire QueueCompatibility_30_n_11;
  wire QueueCompatibility_30_n_2;
  wire QueueCompatibility_30_n_3;
  wire QueueCompatibility_30_n_4;
  wire QueueCompatibility_30_n_5;
  wire QueueCompatibility_30_n_6;
  wire QueueCompatibility_30_n_7;
  wire QueueCompatibility_30_n_8;
  wire QueueCompatibility_30_n_9;
  wire QueueCompatibility_31_n_10;
  wire QueueCompatibility_31_n_11;
  wire QueueCompatibility_31_n_12;
  wire QueueCompatibility_31_n_13;
  wire QueueCompatibility_31_n_4;
  wire QueueCompatibility_31_n_5;
  wire QueueCompatibility_31_n_6;
  wire QueueCompatibility_31_n_7;
  wire QueueCompatibility_31_n_8;
  wire QueueCompatibility_31_n_9;
  wire QueueCompatibility_3_n_1;
  wire QueueCompatibility_3_n_11;
  wire QueueCompatibility_3_n_12;
  wire QueueCompatibility_3_n_13;
  wire QueueCompatibility_3_n_14;
  wire QueueCompatibility_3_n_3;
  wire QueueCompatibility_3_n_4;
  wire QueueCompatibility_3_n_5;
  wire QueueCompatibility_3_n_6;
  wire QueueCompatibility_3_n_7;
  wire QueueCompatibility_3_n_8;
  wire QueueCompatibility_3_n_9;
  wire QueueCompatibility_4_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_4_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_4_io_deq_bits_tl_state_source;
  wire [2:0]QueueCompatibility_5_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_5_io_deq_bits_tl_state_source;
  wire QueueCompatibility_5_io_enq_ready;
  wire QueueCompatibility_5_n_4;
  wire QueueCompatibility_5_n_5;
  wire [2:0]QueueCompatibility_6_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_6_io_deq_bits_tl_state_source;
  wire QueueCompatibility_6_n_3;
  wire QueueCompatibility_6_n_4;
  wire QueueCompatibility_7_n_10;
  wire QueueCompatibility_7_n_11;
  wire QueueCompatibility_7_n_2;
  wire QueueCompatibility_7_n_3;
  wire QueueCompatibility_7_n_4;
  wire QueueCompatibility_7_n_5;
  wire QueueCompatibility_7_n_6;
  wire QueueCompatibility_7_n_7;
  wire QueueCompatibility_7_n_8;
  wire QueueCompatibility_7_n_9;
  wire QueueCompatibility_8_n_0;
  wire QueueCompatibility_8_n_10;
  wire QueueCompatibility_8_n_11;
  wire QueueCompatibility_8_n_2;
  wire QueueCompatibility_8_n_3;
  wire QueueCompatibility_8_n_4;
  wire QueueCompatibility_8_n_5;
  wire QueueCompatibility_8_n_6;
  wire QueueCompatibility_8_n_7;
  wire QueueCompatibility_8_n_8;
  wire QueueCompatibility_8_n_9;
  wire QueueCompatibility_9_n_0;
  wire QueueCompatibility_9_n_10;
  wire QueueCompatibility_9_n_11;
  wire QueueCompatibility_9_n_2;
  wire QueueCompatibility_9_n_3;
  wire QueueCompatibility_9_n_4;
  wire QueueCompatibility_9_n_5;
  wire QueueCompatibility_9_n_6;
  wire QueueCompatibility_9_n_7;
  wire QueueCompatibility_9_n_8;
  wire QueueCompatibility_9_n_9;
  wire QueueCompatibility_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_io_deq_bits_tl_state_source;
  wire QueueCompatibility_n_4;
  wire [2:0]axi4yank_1_auto_in_becho_tl_state_size;
  wire [6:0]axi4yank_1_auto_in_becho_tl_state_source;
  wire axi4yank_1_auto_in_recho_extra_id;
  wire [3:3]axi4yank_1_auto_in_recho_tl_state_source;
  wire \b_delay_reg[0] ;
  wire \b_delay_reg[0]_0 ;
  wire [0:0]\cam_a_0_bits_source_reg[3] ;
  wire \cam_d_0_data_reg[63] ;
  wire clk;
  wire [0:0]d_sel_shiftAmount;
  wire [0:0]\deq_ptr_value_reg[4] ;
  wire \deq_ptr_value_reg[4]_0 ;
  wire do_enq;
  wire do_enq_0;
  wire do_enq_1;
  wire do_enq_2;
  wire do_enq_3;
  wire \enq_ptr_value_reg[0] ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[0]_1 ;
  wire \enq_ptr_value_reg[0]_2 ;
  wire [0:0]\enq_ptr_value_reg[4] ;
  wire [0:0]\enq_ptr_value_reg[4]_0 ;
  wire [0:0]\enq_ptr_value_reg[4]_1 ;
  wire \enq_ptr_value_reg[4]_10 ;
  wire \enq_ptr_value_reg[4]_11 ;
  wire \enq_ptr_value_reg[4]_12 ;
  wire \enq_ptr_value_reg[4]_13 ;
  wire \enq_ptr_value_reg[4]_14 ;
  wire \enq_ptr_value_reg[4]_15 ;
  wire \enq_ptr_value_reg[4]_16 ;
  wire \enq_ptr_value_reg[4]_17 ;
  wire \enq_ptr_value_reg[4]_18 ;
  wire \enq_ptr_value_reg[4]_19 ;
  wire [0:0]\enq_ptr_value_reg[4]_2 ;
  wire \enq_ptr_value_reg[4]_20 ;
  wire \enq_ptr_value_reg[4]_21 ;
  wire \enq_ptr_value_reg[4]_22 ;
  wire \enq_ptr_value_reg[4]_23 ;
  wire \enq_ptr_value_reg[4]_24 ;
  wire \enq_ptr_value_reg[4]_25 ;
  wire \enq_ptr_value_reg[4]_26 ;
  wire [0:0]\enq_ptr_value_reg[4]_3 ;
  wire [0:0]\enq_ptr_value_reg[4]_4 ;
  wire [0:0]\enq_ptr_value_reg[4]_5 ;
  wire \enq_ptr_value_reg[4]_6 ;
  wire \enq_ptr_value_reg[4]_7 ;
  wire \enq_ptr_value_reg[4]_8 ;
  wire \enq_ptr_value_reg[4]_9 ;
  wire io_axi4_0_arready;
  wire io_axi4_0_awready;
  wire [3:0]io_axi4_0_bid;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_reg;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_10;
  wire maybe_full_reg_11;
  wire maybe_full_reg_12;
  wire maybe_full_reg_13;
  wire maybe_full_reg_14;
  wire maybe_full_reg_15;
  wire [0:0]maybe_full_reg_16;
  wire [0:0]maybe_full_reg_17;
  wire [0:0]maybe_full_reg_18;
  wire [0:0]maybe_full_reg_19;
  wire maybe_full_reg_2;
  wire [0:0]maybe_full_reg_20;
  wire [0:0]maybe_full_reg_21;
  wire [0:0]maybe_full_reg_22;
  wire [0:0]maybe_full_reg_23;
  wire [0:0]maybe_full_reg_24;
  wire [0:0]maybe_full_reg_25;
  wire [0:0]maybe_full_reg_26;
  wire [0:0]maybe_full_reg_27;
  wire [0:0]maybe_full_reg_28;
  wire [0:0]maybe_full_reg_29;
  wire maybe_full_reg_3;
  wire [0:0]maybe_full_reg_30;
  wire [0:0]maybe_full_reg_31;
  wire [0:0]maybe_full_reg_32;
  wire [0:0]maybe_full_reg_33;
  wire [0:0]maybe_full_reg_34;
  wire [0:0]maybe_full_reg_35;
  wire [0:0]maybe_full_reg_36;
  wire maybe_full_reg_37;
  wire maybe_full_reg_38;
  wire maybe_full_reg_39;
  wire maybe_full_reg_4;
  wire maybe_full_reg_40;
  wire maybe_full_reg_41;
  wire maybe_full_reg_42;
  wire maybe_full_reg_43;
  wire maybe_full_reg_44;
  wire maybe_full_reg_45;
  wire maybe_full_reg_46;
  wire maybe_full_reg_47;
  wire maybe_full_reg_48;
  wire maybe_full_reg_49;
  wire maybe_full_reg_5;
  wire maybe_full_reg_50;
  wire maybe_full_reg_51;
  wire maybe_full_reg_52;
  wire maybe_full_reg_53;
  wire maybe_full_reg_54;
  wire maybe_full_reg_55;
  wire maybe_full_reg_56;
  wire maybe_full_reg_6;
  wire maybe_full_reg_7;
  wire maybe_full_reg_8;
  wire maybe_full_reg_9;
  wire muxStateEarly_0;
  wire queue_arw_deq_io_deq_bits_wen;
  wire queue_arw_deq_io_deq_ready;
  wire ram_extra_id;
  wire \ram_extra_id_reg[0] ;
  wire \ram_extra_id_reg[0]_0 ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[0]_0 ;
  wire \ram_id_reg[0]_1 ;
  wire \ram_id_reg[1] ;
  wire \ram_id_reg[1]_0 ;
  wire \ram_id_reg[2] ;
  wire \ram_id_reg[3] ;
  wire \ram_source_reg[3] ;
  wire \ram_wen_reg[0] ;
  wire \ram_wen_reg[0]_0 ;
  wire resetn;
  wire resetn_0;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;
  wire [2:0]xbar_auto_out_0_d_bits_size;
  wire [3:0]xbar_auto_out_0_d_bits_source;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4 QueueCompatibility
       (.D({DIB,DIA}),
        .E(E),
        .Q(Q),
        .QueueCompatibility_io_deq_bits_extra_id(QueueCompatibility_io_deq_bits_extra_id),
        .QueueCompatibility_io_deq_bits_tl_state_size(QueueCompatibility_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .\deq_ptr_value_reg[0]_0 (QueueCompatibility_n_4),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_10 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_11 ),
        .\enq_ptr_value_reg[4]_2 (\enq_ptr_value_reg[4]_12 ),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_119 QueueCompatibility_1
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4] ),
        .QueueCompatibility_1_io_deq_bits_tl_state_size(QueueCompatibility_1_io_deq_bits_tl_state_size),
        .QueueCompatibility_io_deq_bits_extra_id(QueueCompatibility_io_deq_bits_extra_id),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_1_n_4),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_3_n_3),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_9 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_13 ),
        .\enq_ptr_value_reg[4]_2 (\enq_ptr_value_reg[4]_14 ),
        .io_axi4_0_rid(io_axi4_0_rid[1:0]),
        .io_axi4_0_rlast(QueueCompatibility_n_4),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_15),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_1_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11 QueueCompatibility_10
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_10_n_2,QueueCompatibility_10_n_3,QueueCompatibility_10_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_10_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_0),
        .maybe_full_reg_1(maybe_full_reg_33),
        .maybe_full_reg_2(maybe_full_reg_40),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_10_n_5,QueueCompatibility_10_n_6,QueueCompatibility_10_n_7,QueueCompatibility_10_n_8,QueueCompatibility_10_n_9,QueueCompatibility_10_n_10,QueueCompatibility_10_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_120 QueueCompatibility_11
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_10_n_2,QueueCompatibility_10_n_3,QueueCompatibility_10_n_4}),
        .axi4yank_1_auto_in_becho_tl_state_size(axi4yank_1_auto_in_becho_tl_state_size),
        .axi4yank_1_auto_in_becho_tl_state_source({axi4yank_1_auto_in_becho_tl_state_source[6:4],axi4yank_1_auto_in_becho_tl_state_source[0]}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_11_n_12),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_1),
        .maybe_full_reg_1(maybe_full_reg_32),
        .maybe_full_reg_2(maybe_full_reg_41),
        .maybe_full_reg_3(\ram_extra_id_reg[0] ),
        .maybe_full_reg_4(maybe_full_reg_0),
        .maybe_full_reg_5(maybe_full_reg),
        .\ram_extra_id_reg[0]_0 (QueueCompatibility_10_n_0),
        .\ram_extra_id_reg[0]_1 (QueueCompatibility_9_n_0),
        .\ram_extra_id_reg[0]_2 (QueueCompatibility_8_n_0),
        .\ram_id_reg[0] (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .\ram_tl_state_size_reg[0]_0 (QueueCompatibility_3_n_6),
        .\ram_tl_state_size_reg[0]_1 (QueueCompatibility_15_n_5),
        .\ram_tl_state_size_reg[1]_0 (QueueCompatibility_3_n_5),
        .\ram_tl_state_size_reg[1]_1 (QueueCompatibility_15_n_4),
        .\ram_tl_state_size_reg[2]_0 (QueueCompatibility_3_n_4),
        .\ram_tl_state_size_reg[2]_1 (QueueCompatibility_15_n_3),
        .\ram_tl_state_size_reg[2]_2 ({QueueCompatibility_9_n_2,QueueCompatibility_9_n_3,QueueCompatibility_9_n_4}),
        .\ram_tl_state_size_reg[2]_3 ({QueueCompatibility_8_n_2,QueueCompatibility_8_n_3,QueueCompatibility_8_n_4}),
        .\ram_tl_state_source_reg[0]_0 (QueueCompatibility_3_n_14),
        .\ram_tl_state_source_reg[0]_1 (QueueCompatibility_15_n_12),
        .\ram_tl_state_source_reg[1]_0 (QueueCompatibility_15_n_11),
        .\ram_tl_state_source_reg[2]_0 (QueueCompatibility_15_n_10),
        .\ram_tl_state_source_reg[3]_0 (QueueCompatibility_15_n_9),
        .\ram_tl_state_source_reg[4]_0 (QueueCompatibility_3_n_9),
        .\ram_tl_state_source_reg[4]_1 (QueueCompatibility_15_n_8),
        .\ram_tl_state_source_reg[5]_0 (QueueCompatibility_3_n_8),
        .\ram_tl_state_source_reg[5]_1 (QueueCompatibility_15_n_7),
        .\ram_tl_state_source_reg[6]_0 (QueueCompatibility_3_n_7),
        .\ram_tl_state_source_reg[6]_1 (QueueCompatibility_15_n_6),
        .\ram_tl_state_source_reg[6]_2 ({QueueCompatibility_10_n_5,QueueCompatibility_10_n_6,QueueCompatibility_10_n_7,QueueCompatibility_10_n_8,QueueCompatibility_10_n_9,QueueCompatibility_10_n_10,QueueCompatibility_10_n_11}),
        .\ram_tl_state_source_reg[6]_3 ({QueueCompatibility_9_n_5,QueueCompatibility_9_n_6,QueueCompatibility_9_n_7,QueueCompatibility_9_n_8,QueueCompatibility_9_n_9,QueueCompatibility_9_n_10,QueueCompatibility_9_n_11}),
        .\ram_tl_state_source_reg[6]_4 ({QueueCompatibility_8_n_5,QueueCompatibility_8_n_6,QueueCompatibility_8_n_7,QueueCompatibility_8_n_8,QueueCompatibility_8_n_9,QueueCompatibility_8_n_10,QueueCompatibility_8_n_11}),
        .\ram_wen_reg[0] (QueueCompatibility_11_n_8),
        .resetn(resetn_0),
        .\saved_source_reg[0] (QueueCompatibility_11_n_11),
        .\saved_source_reg[1] (QueueCompatibility_11_n_10),
        .\saved_source_reg[2] (QueueCompatibility_11_n_9),
        .xbar_auto_out_0_d_bits_opcode(xbar_auto_out_0_d_bits_opcode),
        .xbar_auto_out_0_d_bits_size(xbar_auto_out_0_d_bits_size),
        .xbar_auto_out_0_d_bits_source(xbar_auto_out_0_d_bits_source));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_121 QueueCompatibility_12
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_12_n_2,QueueCompatibility_12_n_3,QueueCompatibility_12_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_12_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_31),
        .maybe_full_reg_1(maybe_full_reg_42),
        .\ram_extra_id_reg[0]_0 (\ram_extra_id_reg[0]_0 ),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_12_n_5,QueueCompatibility_12_n_6,QueueCompatibility_12_n_7,QueueCompatibility_12_n_8,QueueCompatibility_12_n_9,QueueCompatibility_12_n_10,QueueCompatibility_12_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_122 QueueCompatibility_13
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_13_n_2,QueueCompatibility_13_n_3,QueueCompatibility_13_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_13_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_2),
        .maybe_full_reg_1(maybe_full_reg_30),
        .maybe_full_reg_2(maybe_full_reg_43),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_13_n_5,QueueCompatibility_13_n_6,QueueCompatibility_13_n_7,QueueCompatibility_13_n_8,QueueCompatibility_13_n_9,QueueCompatibility_13_n_10,QueueCompatibility_13_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_123 QueueCompatibility_14
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_14_n_2,QueueCompatibility_14_n_3,QueueCompatibility_14_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_14_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_3),
        .maybe_full_reg_1(maybe_full_reg_29),
        .maybe_full_reg_2(maybe_full_reg_44),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_14_n_5,QueueCompatibility_14_n_6,QueueCompatibility_14_n_7,QueueCompatibility_14_n_8,QueueCompatibility_14_n_9,QueueCompatibility_14_n_10,QueueCompatibility_14_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_124 QueueCompatibility_15
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_14_n_2,QueueCompatibility_14_n_3,QueueCompatibility_14_n_4}),
        .axi4yank_1_auto_in_recho_extra_id(axi4yank_1_auto_in_recho_extra_id),
        .clk(clk),
        .\deq_ptr_value_reg[4] (QueueCompatibility_5_n_5),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_1_n_4),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_4),
        .maybe_full_reg_1(maybe_full_reg_28),
        .maybe_full_reg_2(maybe_full_reg_45),
        .maybe_full_reg_3(QueueCompatibility_11_n_8),
        .maybe_full_reg_4(QueueCompatibility_6_n_3),
        .maybe_full_reg_5(QueueCompatibility_3_n_1),
        .maybe_full_reg_6(\ram_extra_id_reg[0]_0 ),
        .maybe_full_reg_7(maybe_full_reg_3),
        .maybe_full_reg_8(maybe_full_reg_2),
        .\ram_extra_id_reg[0]_0 (QueueCompatibility_11_n_12),
        .\ram_extra_id_reg[0]_1 (QueueCompatibility_14_n_0),
        .\ram_extra_id_reg[0]_2 (QueueCompatibility_13_n_0),
        .\ram_extra_id_reg[0]_3 (QueueCompatibility_12_n_0),
        .\ram_id_reg[0] (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .\ram_id_reg[2] (\ram_id_reg[2] ),
        .\ram_id_reg[3] (\ram_id_reg[3] ),
        .\ram_tl_state_size_reg[2]_0 ({QueueCompatibility_13_n_2,QueueCompatibility_13_n_3,QueueCompatibility_13_n_4}),
        .\ram_tl_state_size_reg[2]_1 ({QueueCompatibility_12_n_2,QueueCompatibility_12_n_3,QueueCompatibility_12_n_4}),
        .\ram_tl_state_source_reg[6]_0 ({QueueCompatibility_14_n_5,QueueCompatibility_14_n_6,QueueCompatibility_14_n_7,QueueCompatibility_14_n_8,QueueCompatibility_14_n_9,QueueCompatibility_14_n_10,QueueCompatibility_14_n_11}),
        .\ram_tl_state_source_reg[6]_1 ({QueueCompatibility_13_n_5,QueueCompatibility_13_n_6,QueueCompatibility_13_n_7,QueueCompatibility_13_n_8,QueueCompatibility_13_n_9,QueueCompatibility_13_n_10,QueueCompatibility_13_n_11}),
        .\ram_tl_state_source_reg[6]_2 ({QueueCompatibility_12_n_5,QueueCompatibility_12_n_6,QueueCompatibility_12_n_7,QueueCompatibility_12_n_8,QueueCompatibility_12_n_9,QueueCompatibility_12_n_10,QueueCompatibility_12_n_11}),
        .\ram_wen_reg[0] (\ram_wen_reg[0]_0 ),
        .resetn(resetn_0),
        .\saved_opcode_reg[1] (QueueCompatibility_15_n_12),
        .\saved_size_reg[0] (QueueCompatibility_15_n_5),
        .\saved_size_reg[1] (QueueCompatibility_15_n_4),
        .\saved_size_reg[2] (QueueCompatibility_15_n_3),
        .\saved_source_reg[0] (QueueCompatibility_15_n_11),
        .\saved_source_reg[1] (QueueCompatibility_15_n_10),
        .\saved_source_reg[2] (QueueCompatibility_15_n_9),
        .\saved_source_reg[3] (QueueCompatibility_15_n_8),
        .\saved_source_reg[4] (QueueCompatibility_15_n_7),
        .\saved_source_reg[5] (QueueCompatibility_15_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_125 QueueCompatibility_16
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4]_2 ),
        .QueueCompatibility_16_io_deq_bits_extra_id(QueueCompatibility_16_io_deq_bits_extra_id),
        .QueueCompatibility_16_io_deq_bits_tl_state_size(QueueCompatibility_16_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .clk(clk),
        .\deq_ptr_value_reg[0]_0 (QueueCompatibility_16_n_5),
        .do_enq_0(do_enq_0),
        .\enq_ptr_value_reg[0]_0 (\enq_ptr_value_reg[0]_2 ),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_19 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_20 ),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_16_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_126 QueueCompatibility_17
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4]_3 ),
        .QueueCompatibility_16_io_deq_bits_extra_id(QueueCompatibility_16_io_deq_bits_extra_id),
        .QueueCompatibility_17_io_deq_bits_tl_state_size(QueueCompatibility_17_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_17_n_4),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_19_n_11),
        .do_enq_1(do_enq_1),
        .\enq_ptr_value_reg[0]_0 (\enq_ptr_value_reg[0]_1 ),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_21 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_22 ),
        .io_axi4_0_bid(io_axi4_0_bid[1:0]),
        .\io_axi4_0_bid[2] (QueueCompatibility_16_n_5),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_17_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_127 QueueCompatibility_18
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4]_4 ),
        .QueueCompatibility_18_io_deq_bits_extra_id(QueueCompatibility_18_io_deq_bits_extra_id),
        .QueueCompatibility_18_io_deq_bits_tl_state_size(QueueCompatibility_18_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .clk(clk),
        .do_enq_2(do_enq_2),
        .\enq_ptr_value_reg[0]_0 (\enq_ptr_value_reg[0]_0 ),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_23 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_24 ),
        .io_axi4_0_bid(io_axi4_0_bid[1:0]),
        .\io_axi4_0_bid[2] (QueueCompatibility_16_n_5),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_18_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_128 QueueCompatibility_19
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4]_5 ),
        .QueueCompatibility_16_io_deq_bits_tl_state_size(QueueCompatibility_16_io_deq_bits_tl_state_size),
        .QueueCompatibility_17_io_deq_bits_tl_state_size(QueueCompatibility_17_io_deq_bits_tl_state_size),
        .QueueCompatibility_18_io_deq_bits_extra_id(QueueCompatibility_18_io_deq_bits_extra_id),
        .QueueCompatibility_18_io_deq_bits_tl_state_size(QueueCompatibility_18_io_deq_bits_tl_state_size),
        .axi4yank_1_auto_in_becho_tl_state_size(axi4yank_1_auto_in_becho_tl_state_size),
        .axi4yank_1_auto_in_recho_tl_state_source(axi4yank_1_auto_in_recho_tl_state_source),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .\cam_a_0_bits_source_reg[3] (\cam_a_0_bits_source_reg[3] ),
        .\cam_d_0_data_reg[63] (\cam_d_0_data_reg[63] ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_19_n_11),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_17_io_deq_bits_tl_state_source),
        .\deq_ptr_value_reg[4]_1 (QueueCompatibility_16_io_deq_bits_tl_state_source),
        .do_enq_3(do_enq_3),
        .\enq_ptr_value_reg[0]_0 (\enq_ptr_value_reg[0] ),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_25 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_26 ),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_bid_2__s_port_(QueueCompatibility_16_n_5),
        .io_axi4_0_rid(io_axi4_0_rid[3]),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(\enq_ptr_value_reg[0]_0 ),
        .maybe_full_reg_1(\enq_ptr_value_reg[0]_1 ),
        .maybe_full_reg_2(\enq_ptr_value_reg[0]_2 ),
        .muxStateEarly_0(muxStateEarly_0),
        .\ram_id_reg[0] (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .\ram_source_reg[3] (\ram_source_reg[3] ),
        .\ram_tl_state_size_reg[0] (QueueCompatibility_27_n_4),
        .\ram_tl_state_size_reg[0]_0 (QueueCompatibility_23_n_4),
        .\ram_tl_state_size_reg[1] (QueueCompatibility_27_n_3),
        .\ram_tl_state_size_reg[1]_0 (QueueCompatibility_23_n_3),
        .\ram_tl_state_size_reg[2] (QueueCompatibility_27_n_2),
        .\ram_tl_state_size_reg[2]_0 (QueueCompatibility_23_n_2),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_18_io_deq_bits_tl_state_source),
        .\ram_tl_state_source_reg[0] (QueueCompatibility_27_n_11),
        .\ram_tl_state_source_reg[0]_0 (QueueCompatibility_23_n_11),
        .\ram_tl_state_source_reg[1] (QueueCompatibility_3_n_13),
        .\ram_tl_state_source_reg[1]_0 (QueueCompatibility_11_n_11),
        .\ram_tl_state_source_reg[1]_1 (QueueCompatibility_27_n_10),
        .\ram_tl_state_source_reg[1]_2 (QueueCompatibility_23_n_10),
        .\ram_tl_state_source_reg[2] (QueueCompatibility_3_n_12),
        .\ram_tl_state_source_reg[2]_0 (QueueCompatibility_11_n_10),
        .\ram_tl_state_source_reg[2]_1 (QueueCompatibility_27_n_9),
        .\ram_tl_state_source_reg[2]_2 (QueueCompatibility_23_n_9),
        .\ram_tl_state_source_reg[3] (QueueCompatibility_3_n_11),
        .\ram_tl_state_source_reg[3]_0 (QueueCompatibility_11_n_9),
        .\ram_tl_state_source_reg[3]_1 (QueueCompatibility_27_n_8),
        .\ram_tl_state_source_reg[3]_2 (QueueCompatibility_23_n_8),
        .\ram_tl_state_source_reg[4] (QueueCompatibility_27_n_7),
        .\ram_tl_state_source_reg[4]_0 (QueueCompatibility_23_n_7),
        .\ram_tl_state_source_reg[5] (QueueCompatibility_27_n_6),
        .\ram_tl_state_source_reg[5]_0 (QueueCompatibility_23_n_6),
        .\ram_tl_state_source_reg[6] (QueueCompatibility_27_n_5),
        .\ram_tl_state_source_reg[6]_0 (QueueCompatibility_23_n_5),
        .\ram_wen_reg[0] (QueueCompatibility_19_n_9),
        .resetn(resetn),
        .resetn_0(resetn_0),
        .\saved_source_reg[0] (\saved_source_reg[0] ),
        .\saved_source_reg[1] (\saved_source_reg[1] ),
        .\saved_source_reg[2] (\saved_source_reg[2] ),
        .\saved_source_reg[5] ({axi4yank_1_auto_in_becho_tl_state_source[6:4],axi4yank_1_auto_in_becho_tl_state_source[0]}),
        .xbar_auto_out_0_d_bits_opcode(xbar_auto_out_0_d_bits_opcode));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_129 QueueCompatibility_2
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4]_0 ),
        .QueueCompatibility_2_io_deq_bits_extra_id(QueueCompatibility_2_io_deq_bits_extra_id),
        .QueueCompatibility_2_io_deq_bits_tl_state_size(QueueCompatibility_2_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_8 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_15 ),
        .\enq_ptr_value_reg[4]_2 (\enq_ptr_value_reg[4]_16 ),
        .io_axi4_0_rid(io_axi4_0_rid[1:0]),
        .io_axi4_0_rlast(QueueCompatibility_n_4),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_16),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_2_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_130 QueueCompatibility_20
       (.D({DIB,DIA}),
        .QueueCompatibility_20_io_deq_bits_extra_id(QueueCompatibility_20_io_deq_bits_extra_id),
        .QueueCompatibility_20_io_deq_bits_tl_state_size(QueueCompatibility_20_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .clk(clk),
        .\deq_ptr_value_reg[0]_0 (QueueCompatibility_20_n_4),
        .do_enq(do_enq),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_6 ),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_56),
        .\ram_id_reg[0] (\ram_id_reg[0]_0 ),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_20_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_131 QueueCompatibility_21
       (.D({DIB,DIA}),
        .QueueCompatibility_20_io_deq_bits_extra_id(QueueCompatibility_20_io_deq_bits_extra_id),
        .QueueCompatibility_21_io_deq_bits_tl_state_size(QueueCompatibility_21_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_21_n_4),
        .\deq_ptr_value_reg[4]_0 (\deq_ptr_value_reg[4]_0 ),
        .\enq_ptr_value_reg[4]_0 (QueueCompatibility_21_io_enq_ready),
        .io_axi4_0_bid(io_axi4_0_bid[1:0]),
        .\io_axi4_0_bid[2] (QueueCompatibility_20_n_4),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_56),
        .\ram_extra_id_reg[0] (QueueCompatibility_22_n_4),
        .\ram_id_reg[1] (\ram_id_reg[1] ),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_21_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_132 QueueCompatibility_22
       (.D({DIB,DIA}),
        .QueueCompatibility_21_io_enq_ready(QueueCompatibility_21_io_enq_ready),
        .QueueCompatibility_22_io_deq_bits_tl_state_size(QueueCompatibility_22_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_22_n_4),
        .io_axi4_0_bid(io_axi4_0_bid[1:0]),
        .\io_axi4_0_bid[2] (QueueCompatibility_20_n_4),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_56),
        .maybe_full_reg_1(maybe_full_reg_5),
        .maybe_full_reg_2(\enq_ptr_value_reg[4]_6 ),
        .\ram_extra_id_reg[0] (QueueCompatibility_23_n_0),
        .\ram_id_reg[0] (\ram_id_reg[0] ),
        .\ram_id_reg[0]_0 (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_22_io_deq_bits_tl_state_source),
        .\ram_wen_reg[0] (QueueCompatibility_22_n_3),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_133 QueueCompatibility_23
       (.D({DIB,DIA}),
        .QueueCompatibility_20_io_deq_bits_tl_state_size(QueueCompatibility_20_io_deq_bits_tl_state_size),
        .QueueCompatibility_21_io_deq_bits_tl_state_size(QueueCompatibility_21_io_deq_bits_tl_state_size),
        .QueueCompatibility_22_io_deq_bits_tl_state_size(QueueCompatibility_22_io_deq_bits_tl_state_size),
        .clk(clk),
        .count_9_reg(QueueCompatibility_23_n_0),
        .\deq_ptr_value_reg[4] (QueueCompatibility_21_io_deq_bits_tl_state_source),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_20_io_deq_bits_tl_state_source),
        .io_axi4_0_bid(io_axi4_0_bid[1:0]),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_5),
        .maybe_full_reg_1(maybe_full_reg_27),
        .maybe_full_reg_2(maybe_full_reg_46),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_22_io_deq_bits_tl_state_source),
        .resetn(resetn_0),
        .\saved_opcode_reg[1] (QueueCompatibility_23_n_11),
        .\saved_size_reg[0] (QueueCompatibility_23_n_4),
        .\saved_size_reg[1] (QueueCompatibility_23_n_3),
        .\saved_size_reg[2] (QueueCompatibility_23_n_2),
        .\saved_source_reg[0] (QueueCompatibility_23_n_10),
        .\saved_source_reg[1] (QueueCompatibility_23_n_9),
        .\saved_source_reg[2] (QueueCompatibility_23_n_8),
        .\saved_source_reg[3] (QueueCompatibility_23_n_7),
        .\saved_source_reg[4] (QueueCompatibility_23_n_6),
        .\saved_source_reg[5] (QueueCompatibility_23_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_134 QueueCompatibility_24
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_24_n_2,QueueCompatibility_24_n_3,QueueCompatibility_24_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_24_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_6),
        .maybe_full_reg_1(maybe_full_reg_26),
        .maybe_full_reg_2(maybe_full_reg_47),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_24_n_5,QueueCompatibility_24_n_6,QueueCompatibility_24_n_7,QueueCompatibility_24_n_8,QueueCompatibility_24_n_9,QueueCompatibility_24_n_10,QueueCompatibility_24_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_135 QueueCompatibility_25
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_25_n_2,QueueCompatibility_25_n_3,QueueCompatibility_25_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_25_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_7),
        .maybe_full_reg_1(maybe_full_reg_25),
        .maybe_full_reg_2(maybe_full_reg_48),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_25_n_5,QueueCompatibility_25_n_6,QueueCompatibility_25_n_7,QueueCompatibility_25_n_8,QueueCompatibility_25_n_9,QueueCompatibility_25_n_10,QueueCompatibility_25_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_136 QueueCompatibility_26
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_26_n_2,QueueCompatibility_26_n_3,QueueCompatibility_26_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_26_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_8),
        .maybe_full_reg_1(maybe_full_reg_24),
        .maybe_full_reg_2(maybe_full_reg_49),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_26_n_5,QueueCompatibility_26_n_6,QueueCompatibility_26_n_7,QueueCompatibility_26_n_8,QueueCompatibility_26_n_9,QueueCompatibility_26_n_10,QueueCompatibility_26_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_137 QueueCompatibility_27
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_26_n_2,QueueCompatibility_26_n_3,QueueCompatibility_26_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_27_n_12),
        .io_axi4_0_bid(io_axi4_0_bid[2:0]),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_9),
        .maybe_full_reg_1(maybe_full_reg_23),
        .maybe_full_reg_2(maybe_full_reg_50),
        .maybe_full_reg_3(maybe_full_reg_6),
        .maybe_full_reg_4(maybe_full_reg_8),
        .maybe_full_reg_5(maybe_full_reg_7),
        .\ram_extra_id_reg[0]_0 (QueueCompatibility_26_n_0),
        .\ram_extra_id_reg[0]_1 (QueueCompatibility_25_n_0),
        .\ram_extra_id_reg[0]_2 (QueueCompatibility_24_n_0),
        .\ram_id_reg[0] (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .\ram_tl_state_size_reg[0]_0 (QueueCompatibility_31_n_6),
        .\ram_tl_state_size_reg[1]_0 (QueueCompatibility_31_n_5),
        .\ram_tl_state_size_reg[2]_0 (QueueCompatibility_31_n_4),
        .\ram_tl_state_size_reg[2]_1 ({QueueCompatibility_25_n_2,QueueCompatibility_25_n_3,QueueCompatibility_25_n_4}),
        .\ram_tl_state_size_reg[2]_2 ({QueueCompatibility_24_n_2,QueueCompatibility_24_n_3,QueueCompatibility_24_n_4}),
        .\ram_tl_state_source_reg[0]_0 (QueueCompatibility_31_n_13),
        .\ram_tl_state_source_reg[1]_0 (QueueCompatibility_31_n_12),
        .\ram_tl_state_source_reg[2]_0 (QueueCompatibility_31_n_11),
        .\ram_tl_state_source_reg[3]_0 (QueueCompatibility_31_n_10),
        .\ram_tl_state_source_reg[4]_0 (QueueCompatibility_31_n_9),
        .\ram_tl_state_source_reg[5]_0 (QueueCompatibility_31_n_8),
        .\ram_tl_state_source_reg[6]_0 (QueueCompatibility_31_n_7),
        .\ram_tl_state_source_reg[6]_1 ({QueueCompatibility_26_n_5,QueueCompatibility_26_n_6,QueueCompatibility_26_n_7,QueueCompatibility_26_n_8,QueueCompatibility_26_n_9,QueueCompatibility_26_n_10,QueueCompatibility_26_n_11}),
        .\ram_tl_state_source_reg[6]_2 ({QueueCompatibility_25_n_5,QueueCompatibility_25_n_6,QueueCompatibility_25_n_7,QueueCompatibility_25_n_8,QueueCompatibility_25_n_9,QueueCompatibility_25_n_10,QueueCompatibility_25_n_11}),
        .\ram_tl_state_source_reg[6]_3 ({QueueCompatibility_24_n_5,QueueCompatibility_24_n_6,QueueCompatibility_24_n_7,QueueCompatibility_24_n_8,QueueCompatibility_24_n_9,QueueCompatibility_24_n_10,QueueCompatibility_24_n_11}),
        .\ram_wen_reg[0] (QueueCompatibility_27_n_1),
        .resetn(resetn_0),
        .\saved_opcode_reg[1] (QueueCompatibility_27_n_11),
        .\saved_size_reg[0] (QueueCompatibility_27_n_4),
        .\saved_size_reg[1] (QueueCompatibility_27_n_3),
        .\saved_size_reg[2] (QueueCompatibility_27_n_2),
        .\saved_source_reg[0] (QueueCompatibility_27_n_10),
        .\saved_source_reg[1] (QueueCompatibility_27_n_9),
        .\saved_source_reg[2] (QueueCompatibility_27_n_8),
        .\saved_source_reg[3] (QueueCompatibility_27_n_7),
        .\saved_source_reg[4] (QueueCompatibility_27_n_6),
        .\saved_source_reg[5] (QueueCompatibility_27_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_138 QueueCompatibility_28
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_28_n_2,QueueCompatibility_28_n_3,QueueCompatibility_28_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_28_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_10),
        .maybe_full_reg_1(maybe_full_reg_22),
        .maybe_full_reg_2(maybe_full_reg_51),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_28_n_5,QueueCompatibility_28_n_6,QueueCompatibility_28_n_7,QueueCompatibility_28_n_8,QueueCompatibility_28_n_9,QueueCompatibility_28_n_10,QueueCompatibility_28_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_139 QueueCompatibility_29
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_29_n_2,QueueCompatibility_29_n_3,QueueCompatibility_29_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_29_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_11),
        .maybe_full_reg_1(maybe_full_reg_21),
        .maybe_full_reg_2(maybe_full_reg_52),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_29_n_5,QueueCompatibility_29_n_6,QueueCompatibility_29_n_7,QueueCompatibility_29_n_8,QueueCompatibility_29_n_9,QueueCompatibility_29_n_10,QueueCompatibility_29_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_140 QueueCompatibility_3
       (.D({DIB,DIA}),
        .Q(\enq_ptr_value_reg[4]_1 ),
        .QueueCompatibility_1_io_deq_bits_tl_state_size(QueueCompatibility_1_io_deq_bits_tl_state_size),
        .QueueCompatibility_2_io_deq_bits_extra_id(QueueCompatibility_2_io_deq_bits_extra_id),
        .QueueCompatibility_2_io_deq_bits_tl_state_size(QueueCompatibility_2_io_deq_bits_tl_state_size),
        .QueueCompatibility_io_deq_bits_tl_state_size(QueueCompatibility_io_deq_bits_tl_state_size),
        .axi4yank_1_auto_in_recho_tl_state_source(axi4yank_1_auto_in_recho_tl_state_source),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_3_n_3),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_1_io_deq_bits_tl_state_source),
        .\deq_ptr_value_reg[4]_1 (QueueCompatibility_io_deq_bits_tl_state_source),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_7 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_17 ),
        .\enq_ptr_value_reg[4]_2 (\enq_ptr_value_reg[4]_18 ),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(QueueCompatibility_n_4),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_17),
        .maybe_full_reg_1(\enq_ptr_value_reg[4]_8 ),
        .maybe_full_reg_2(\enq_ptr_value_reg[4]_9 ),
        .maybe_full_reg_3(\enq_ptr_value_reg[4]_10 ),
        .\ram_id_reg[0] (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .\ram_tl_state_size_reg[0] (QueueCompatibility_7_n_4),
        .\ram_tl_state_size_reg[1] (QueueCompatibility_7_n_3),
        .\ram_tl_state_size_reg[2] (QueueCompatibility_7_n_2),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_2_io_deq_bits_tl_state_source),
        .\ram_tl_state_source_reg[0] (QueueCompatibility_7_n_11),
        .\ram_tl_state_source_reg[1] (QueueCompatibility_7_n_10),
        .\ram_tl_state_source_reg[2] (QueueCompatibility_7_n_9),
        .\ram_tl_state_source_reg[3] (QueueCompatibility_11_n_9),
        .\ram_tl_state_source_reg[3]_0 (QueueCompatibility_7_n_8),
        .\ram_tl_state_source_reg[4] (QueueCompatibility_7_n_7),
        .\ram_tl_state_source_reg[5] (QueueCompatibility_7_n_6),
        .\ram_tl_state_source_reg[6] (QueueCompatibility_7_n_5),
        .\ram_wen_reg[0] (QueueCompatibility_3_n_1),
        .resetn(resetn),
        .resetn_0(resetn_0),
        .\saved_opcode_reg[1] (QueueCompatibility_3_n_14),
        .\saved_size_reg[0] (QueueCompatibility_3_n_6),
        .\saved_size_reg[1] (QueueCompatibility_3_n_5),
        .\saved_size_reg[2] (QueueCompatibility_3_n_4),
        .\saved_source_reg[0] (QueueCompatibility_3_n_13),
        .\saved_source_reg[1] (QueueCompatibility_3_n_12),
        .\saved_source_reg[2] (QueueCompatibility_3_n_11),
        .\saved_source_reg[3] (QueueCompatibility_3_n_9),
        .\saved_source_reg[4] (QueueCompatibility_3_n_8),
        .\saved_source_reg[5] (QueueCompatibility_3_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_141 QueueCompatibility_30
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_30_n_2,QueueCompatibility_30_n_3,QueueCompatibility_30_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_30_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_12),
        .maybe_full_reg_1(maybe_full_reg_20),
        .maybe_full_reg_2(maybe_full_reg_53),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_30_n_5,QueueCompatibility_30_n_6,QueueCompatibility_30_n_7,QueueCompatibility_30_n_8,QueueCompatibility_30_n_9,QueueCompatibility_30_n_10,QueueCompatibility_30_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_142 QueueCompatibility_31
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_30_n_2,QueueCompatibility_30_n_3,QueueCompatibility_30_n_4}),
        .axi4yank_1_auto_in_recho_extra_id(axi4yank_1_auto_in_recho_extra_id),
        .clk(clk),
        .d_sel_shiftAmount(d_sel_shiftAmount),
        .\deq_ptr_value_reg[4] (QueueCompatibility_21_n_4),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_17_n_4),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_13),
        .maybe_full_reg_1(maybe_full_reg_19),
        .maybe_full_reg_2(maybe_full_reg_54),
        .maybe_full_reg_3(\ram_wen_reg[0]_0 ),
        .maybe_full_reg_4(QueueCompatibility_27_n_1),
        .maybe_full_reg_5(QueueCompatibility_22_n_3),
        .maybe_full_reg_6(QueueCompatibility_19_n_9),
        .maybe_full_reg_7(maybe_full_reg_10),
        .maybe_full_reg_8(maybe_full_reg_12),
        .maybe_full_reg_9(maybe_full_reg_11),
        .queue_arw_deq_io_deq_bits_wen(queue_arw_deq_io_deq_bits_wen),
        .queue_arw_deq_io_deq_ready(queue_arw_deq_io_deq_ready),
        .\ram_extra_id_reg[0]_0 (QueueCompatibility_27_n_12),
        .\ram_extra_id_reg[0]_1 (QueueCompatibility_30_n_0),
        .\ram_extra_id_reg[0]_2 (QueueCompatibility_29_n_0),
        .\ram_extra_id_reg[0]_3 (QueueCompatibility_28_n_0),
        .\ram_id_reg[0] (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .\ram_id_reg[2] (\ram_id_reg[2] ),
        .\ram_id_reg[3] (\ram_id_reg[3] ),
        .\ram_tl_state_size_reg[2]_0 ({QueueCompatibility_29_n_2,QueueCompatibility_29_n_3,QueueCompatibility_29_n_4}),
        .\ram_tl_state_size_reg[2]_1 ({QueueCompatibility_28_n_2,QueueCompatibility_28_n_3,QueueCompatibility_28_n_4}),
        .\ram_tl_state_source_reg[6]_0 ({QueueCompatibility_30_n_5,QueueCompatibility_30_n_6,QueueCompatibility_30_n_7,QueueCompatibility_30_n_8,QueueCompatibility_30_n_9,QueueCompatibility_30_n_10,QueueCompatibility_30_n_11}),
        .\ram_tl_state_source_reg[6]_1 ({QueueCompatibility_29_n_5,QueueCompatibility_29_n_6,QueueCompatibility_29_n_7,QueueCompatibility_29_n_8,QueueCompatibility_29_n_9,QueueCompatibility_29_n_10,QueueCompatibility_29_n_11}),
        .\ram_tl_state_source_reg[6]_2 ({QueueCompatibility_28_n_5,QueueCompatibility_28_n_6,QueueCompatibility_28_n_7,QueueCompatibility_28_n_8,QueueCompatibility_28_n_9,QueueCompatibility_28_n_10,QueueCompatibility_28_n_11}),
        .\ram_wen_reg[0] (\ram_wen_reg[0] ),
        .resetn(resetn_0),
        .\saved_opcode_reg[1] (QueueCompatibility_31_n_13),
        .\saved_size_reg[0] (QueueCompatibility_31_n_6),
        .\saved_size_reg[1] (QueueCompatibility_31_n_5),
        .\saved_size_reg[2] (QueueCompatibility_31_n_4),
        .\saved_source_reg[0] (QueueCompatibility_31_n_12),
        .\saved_source_reg[1] (QueueCompatibility_31_n_11),
        .\saved_source_reg[2] (QueueCompatibility_31_n_10),
        .\saved_source_reg[3] (QueueCompatibility_31_n_9),
        .\saved_source_reg[4] (QueueCompatibility_31_n_8),
        .\saved_source_reg[5] (QueueCompatibility_31_n_7),
        .xbar_auto_out_0_d_bits_opcode(xbar_auto_out_0_d_bits_opcode));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_143 QueueCompatibility_4
       (.D({DIB,DIA}),
        .QueueCompatibility_4_io_deq_bits_extra_id(QueueCompatibility_4_io_deq_bits_extra_id),
        .QueueCompatibility_4_io_deq_bits_tl_state_size(QueueCompatibility_4_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_14),
        .maybe_full_reg_1(maybe_full_reg_18),
        .maybe_full_reg_2(maybe_full_reg_55),
        .\ram_id_reg[0] (\ram_id_reg[0]_0 ),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_4_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_144 QueueCompatibility_5
       (.D({DIB,DIA}),
        .QueueCompatibility_4_io_deq_bits_extra_id(QueueCompatibility_4_io_deq_bits_extra_id),
        .QueueCompatibility_5_io_deq_bits_tl_state_size(QueueCompatibility_5_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_5_n_5),
        .\deq_ptr_value_reg[0]_0 (QueueCompatibility_5_n_4),
        .\deq_ptr_value_reg[4]_0 (\deq_ptr_value_reg[4] ),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(QueueCompatibility_5_io_enq_ready),
        .maybe_full_reg_1(maybe_full_reg_55),
        .\ram_extra_id_reg[0] (QueueCompatibility_6_n_4),
        .\ram_id_reg[1] (\ram_id_reg[1] ),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_5_io_deq_bits_tl_state_source),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_145 QueueCompatibility_6
       (.D({DIB,DIA}),
        .QueueCompatibility_5_io_enq_ready(QueueCompatibility_5_io_enq_ready),
        .QueueCompatibility_6_io_deq_bits_tl_state_size(QueueCompatibility_6_io_deq_bits_tl_state_size),
        .\b_delay_reg[0] (\b_delay_reg[0]_0 ),
        .clk(clk),
        .count_9_reg(QueueCompatibility_6_n_4),
        .io_axi4_0_rid(io_axi4_0_rid[1:0]),
        .\io_axi4_0_rid[2] (QueueCompatibility_5_n_4),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full(maybe_full),
        .maybe_full_reg_0(maybe_full_reg_55),
        .maybe_full_reg_1(maybe_full_reg_14),
        .ram_extra_id(ram_extra_id),
        .\ram_id_reg[0] (\ram_id_reg[0] ),
        .\ram_id_reg[0]_0 (\ram_id_reg[0]_1 ),
        .\ram_id_reg[1] (\ram_id_reg[1]_0 ),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_6_io_deq_bits_tl_state_source),
        .\ram_wen_reg[0] (QueueCompatibility_6_n_3),
        .resetn(resetn),
        .resetn_0(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_146 QueueCompatibility_7
       (.D({DIB,DIA}),
        .QueueCompatibility_4_io_deq_bits_tl_state_size(QueueCompatibility_4_io_deq_bits_tl_state_size),
        .QueueCompatibility_5_io_deq_bits_tl_state_size(QueueCompatibility_5_io_deq_bits_tl_state_size),
        .QueueCompatibility_6_io_deq_bits_tl_state_size(QueueCompatibility_6_io_deq_bits_tl_state_size),
        .clk(clk),
        .\deq_ptr_value_reg[4] (QueueCompatibility_5_io_deq_bits_tl_state_source),
        .\deq_ptr_value_reg[4]_0 (QueueCompatibility_4_io_deq_bits_tl_state_source),
        .io_axi4_0_rid(io_axi4_0_rid[1:0]),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full(maybe_full),
        .maybe_full_reg_0(maybe_full_reg_36),
        .maybe_full_reg_1(maybe_full_reg_37),
        .ram_extra_id(ram_extra_id),
        .ram_tl_state_source_io_deq_bits_MPORT_data(QueueCompatibility_6_io_deq_bits_tl_state_source),
        .resetn(resetn_0),
        .\saved_opcode_reg[1] (QueueCompatibility_7_n_11),
        .\saved_size_reg[0] (QueueCompatibility_7_n_4),
        .\saved_size_reg[1] (QueueCompatibility_7_n_3),
        .\saved_size_reg[2] (QueueCompatibility_7_n_2),
        .\saved_source_reg[0] (QueueCompatibility_7_n_10),
        .\saved_source_reg[1] (QueueCompatibility_7_n_9),
        .\saved_source_reg[2] (QueueCompatibility_7_n_8),
        .\saved_source_reg[3] (QueueCompatibility_7_n_7),
        .\saved_source_reg[4] (QueueCompatibility_7_n_6),
        .\saved_source_reg[5] (QueueCompatibility_7_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_147 QueueCompatibility_8
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_8_n_2,QueueCompatibility_8_n_3,QueueCompatibility_8_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_8_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg_35),
        .maybe_full_reg_1(maybe_full_reg_38),
        .\ram_extra_id_reg[0]_0 (\ram_extra_id_reg[0] ),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_8_n_5,QueueCompatibility_8_n_6,QueueCompatibility_8_n_7,QueueCompatibility_8_n_8,QueueCompatibility_8_n_9,QueueCompatibility_8_n_10,QueueCompatibility_8_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_148 QueueCompatibility_9
       (.D({DIB,DIA}),
        .Q({QueueCompatibility_9_n_2,QueueCompatibility_9_n_3,QueueCompatibility_9_n_4}),
        .clk(clk),
        .count_9_reg(QueueCompatibility_9_n_0),
        .io_enq_bits_extra_id(io_enq_bits_extra_id),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_reg_0(maybe_full_reg),
        .maybe_full_reg_1(maybe_full_reg_34),
        .maybe_full_reg_2(maybe_full_reg_39),
        .resetn(resetn_0),
        .\saved_source_reg[5] ({QueueCompatibility_9_n_5,QueueCompatibility_9_n_6,QueueCompatibility_9_n_7,QueueCompatibility_9_n_8,QueueCompatibility_9_n_9,QueueCompatibility_9_n_10,QueueCompatibility_9_n_11}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink
   (source_valid_io_out,
    rx_io_a_safe_ridx_valid,
    valid_reg,
    rx_io_a_ridx,
    \q_last_count_reg[0] ,
    Q,
    \shift_reg[19] ,
    \shift_reg[18] ,
    \shift_reg[17] ,
    \shift_reg[16] ,
    D,
    \ridx_gray_reg[1]_0 ,
    \ridx_gray_reg[0]_0 ,
    \ridx_ridx_bin_reg[0]_0 ,
    \state_reg[1] ,
    \ridx_ridx_bin_reg[0]_1 ,
    \free_reg[5] ,
    \ridx_ridx_bin_reg[0]_2 ,
    \tx_d_reg[7] ,
    \rx_e_reg[19] ,
    mbypass_auto_in_1_a_bits_data,
    \cam_a_0_bits_data_reg[63] ,
    \cam_a_0_bits_data_reg[62] ,
    \cam_a_0_bits_data_reg[61] ,
    \cam_a_0_bits_data_reg[60] ,
    \shift_reg[19]_0 ,
    \shift_reg[8] ,
    \shift_reg[9] ,
    \shift_reg[10] ,
    \shift_reg[11] ,
    \shift_reg[16]_0 ,
    \shift_reg[17]_0 ,
    \shift_reg[18]_0 ,
    \shift_reg[19]_1 ,
    \q_last_count_reg[2] ,
    \q_last_count_reg[1] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[3] ,
    \cam_a_0_bits_data_reg[63]_0 ,
    \shift_reg[15] ,
    \shift_reg[23] ,
    \shift_reg[23]_0 ,
    \shift_reg[22] ,
    \shift_reg[22]_0 ,
    \cam_a_0_bits_data_reg[62]_0 ,
    \shift_reg[14] ,
    \cam_a_0_bits_data_reg[61]_0 ,
    \shift_reg[13] ,
    \shift_reg[21] ,
    \shift_reg[21]_0 ,
    \cam_a_0_bits_data_reg[60]_0 ,
    \shift_reg[12] ,
    \shift_reg[20] ,
    \shift_reg[20]_0 ,
    \shift_reg[27] ,
    \shift_reg[3] ,
    \shift_reg[26] ,
    \shift_reg[2] ,
    \shift_reg[25] ,
    \shift_reg[1] ,
    \shift_reg[24] ,
    \shift_reg[0] ,
    rx_io_a_safe_widx_valid,
    clk,
    reg__reg,
    SR,
    rx_io_a_widx,
    \q_last_count_reg[0]_0 ,
    \q_last_count_reg[2]_0 ,
    _wide_T,
    valid_reg_reg_0,
    \state_reg[1]_0 ,
    \ridx_ridx_bin_reg[0]_3 ,
    valid_reg_0,
    valid_reg_reg_1,
    \ridx_ridx_bin_reg[0]_4 ,
    valid_reg_1,
    valid_reg_reg_2,
    \ridx_ridx_bin_reg[0]_5 ,
    valid_reg_2,
    valid_reg_3,
    \state_reg[2] ,
    \cdc_reg_reg[3] ,
    \state_reg[3] ,
    \ridx_ridx_bin_reg[0]_6 );
  output source_valid_io_out;
  output rx_io_a_safe_ridx_valid;
  output valid_reg;
  output [3:0]rx_io_a_ridx;
  output [0:0]\q_last_count_reg[0] ;
  output [31:0]Q;
  output \shift_reg[19] ;
  output \shift_reg[18] ;
  output \shift_reg[17] ;
  output \shift_reg[16] ;
  output [0:0]D;
  output \ridx_gray_reg[1]_0 ;
  output \ridx_gray_reg[0]_0 ;
  output [0:0]\ridx_ridx_bin_reg[0]_0 ;
  output \state_reg[1] ;
  output [0:0]\ridx_ridx_bin_reg[0]_1 ;
  output \free_reg[5] ;
  output [0:0]\ridx_ridx_bin_reg[0]_2 ;
  output \tx_d_reg[7] ;
  output \rx_e_reg[19] ;
  output [3:0]mbypass_auto_in_1_a_bits_data;
  output \cam_a_0_bits_data_reg[63] ;
  output \cam_a_0_bits_data_reg[62] ;
  output \cam_a_0_bits_data_reg[61] ;
  output \cam_a_0_bits_data_reg[60] ;
  output [7:0]\shift_reg[19]_0 ;
  output \shift_reg[8] ;
  output \shift_reg[9] ;
  output \shift_reg[10] ;
  output \shift_reg[11] ;
  output \shift_reg[16]_0 ;
  output \shift_reg[17]_0 ;
  output \shift_reg[18]_0 ;
  output \shift_reg[19]_1 ;
  output \q_last_count_reg[2] ;
  output \q_last_count_reg[1] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[3] ;
  output \cam_a_0_bits_data_reg[63]_0 ;
  output \shift_reg[15] ;
  output \shift_reg[23] ;
  output \shift_reg[23]_0 ;
  output \shift_reg[22] ;
  output \shift_reg[22]_0 ;
  output \cam_a_0_bits_data_reg[62]_0 ;
  output \shift_reg[14] ;
  output \cam_a_0_bits_data_reg[61]_0 ;
  output \shift_reg[13] ;
  output \shift_reg[21] ;
  output \shift_reg[21]_0 ;
  output \cam_a_0_bits_data_reg[60]_0 ;
  output \shift_reg[12] ;
  output \shift_reg[20] ;
  output \shift_reg[20]_0 ;
  output \shift_reg[27] ;
  output \shift_reg[3] ;
  output \shift_reg[26] ;
  output \shift_reg[2] ;
  output \shift_reg[25] ;
  output \shift_reg[1] ;
  output \shift_reg[24] ;
  output \shift_reg[0] ;
  input rx_io_a_safe_widx_valid;
  input clk;
  input reg__reg;
  input [0:0]SR;
  input [3:0]rx_io_a_widx;
  input [0:0]\q_last_count_reg[0]_0 ;
  input \q_last_count_reg[2]_0 ;
  input [3:0]_wide_T;
  input valid_reg_reg_0;
  input \state_reg[1]_0 ;
  input [0:0]\ridx_ridx_bin_reg[0]_3 ;
  input valid_reg_0;
  input valid_reg_reg_1;
  input [0:0]\ridx_ridx_bin_reg[0]_4 ;
  input valid_reg_1;
  input valid_reg_reg_2;
  input [0:0]\ridx_ridx_bin_reg[0]_5 ;
  input valid_reg_2;
  input valid_reg_3;
  input \state_reg[2] ;
  input \cdc_reg_reg[3] ;
  input \state_reg[3] ;
  input [31:0]\ridx_ridx_bin_reg[0]_6 ;

  wire [0:0]D;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [3:0]_wide_T;
  wire \cam_a_0_bits_data_reg[60] ;
  wire \cam_a_0_bits_data_reg[60]_0 ;
  wire \cam_a_0_bits_data_reg[61] ;
  wire \cam_a_0_bits_data_reg[61]_0 ;
  wire \cam_a_0_bits_data_reg[62] ;
  wire \cam_a_0_bits_data_reg[62]_0 ;
  wire \cam_a_0_bits_data_reg[63] ;
  wire \cam_a_0_bits_data_reg[63]_0 ;
  wire \cdc_reg_reg[3] ;
  wire clk;
  wire \free_reg[5] ;
  wire io_deq_bits_deq_bits_reg_io_en;
  wire [3:0]mbypass_auto_in_1_a_bits_data;
  wire [0:0]\q_last_count_reg[0] ;
  wire [0:0]\q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[1] ;
  wire \q_last_count_reg[2] ;
  wire \q_last_count_reg[2]_0 ;
  wire \q_last_count_reg[3] ;
  wire \q_last_count_reg[4] ;
  wire reg__reg;
  wire \ridx_gray_reg[0]_0 ;
  wire \ridx_gray_reg[1]_0 ;
  wire [2:0]ridx_ridx_bin;
  wire [0:0]\ridx_ridx_bin_reg[0]_0 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_1 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_2 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_3 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_4 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_5 ;
  wire [31:0]\ridx_ridx_bin_reg[0]_6 ;
  wire \rx_e_reg[19] ;
  wire [3:0]rx_io_a_ridx;
  wire rx_io_a_safe_ridx_valid;
  wire rx_io_a_safe_widx_valid;
  wire [3:0]rx_io_a_widx;
  wire \shift_reg[0] ;
  wire \shift_reg[10] ;
  wire \shift_reg[11] ;
  wire \shift_reg[12] ;
  wire \shift_reg[13] ;
  wire \shift_reg[14] ;
  wire \shift_reg[15] ;
  wire \shift_reg[16] ;
  wire \shift_reg[16]_0 ;
  wire \shift_reg[17] ;
  wire \shift_reg[17]_0 ;
  wire \shift_reg[18] ;
  wire \shift_reg[18]_0 ;
  wire \shift_reg[19] ;
  wire [7:0]\shift_reg[19]_0 ;
  wire \shift_reg[19]_1 ;
  wire \shift_reg[1] ;
  wire \shift_reg[20] ;
  wire \shift_reg[20]_0 ;
  wire \shift_reg[21] ;
  wire \shift_reg[21]_0 ;
  wire \shift_reg[22] ;
  wire \shift_reg[22]_0 ;
  wire \shift_reg[23] ;
  wire \shift_reg[23]_0 ;
  wire \shift_reg[24] ;
  wire \shift_reg[25] ;
  wire \shift_reg[26] ;
  wire \shift_reg[27] ;
  wire \shift_reg[2] ;
  wire \shift_reg[3] ;
  wire \shift_reg[8] ;
  wire \shift_reg[9] ;
  wire sink_valid_0_n_0;
  wire source_extend_n_0;
  wire source_valid_io_out;
  wire source_valid_n_10;
  wire source_valid_n_2;
  wire source_valid_n_3;
  wire source_valid_n_4;
  wire source_valid_n_5;
  wire source_valid_n_6;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[2] ;
  wire \state_reg[3] ;
  wire sync_0;
  wire \tx_d_reg[7] ;
  wire valid_reg;
  wire valid_reg_0;
  wire valid_reg_1;
  wire valid_reg_2;
  wire valid_reg_3;
  wire valid_reg_reg_0;
  wire valid_reg_reg_1;
  wire valid_reg_reg_2;
  wire [3:1]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_34 io_deq_bits_deq_bits_reg
       (.E(io_deq_bits_deq_bits_reg_io_en),
        .Q(Q),
        ._wide_T(_wide_T),
        .\cam_a_0_bits_data_reg[60] (\cam_a_0_bits_data_reg[60] ),
        .\cam_a_0_bits_data_reg[60]_0 (\cam_a_0_bits_data_reg[60]_0 ),
        .\cam_a_0_bits_data_reg[61] (\cam_a_0_bits_data_reg[61] ),
        .\cam_a_0_bits_data_reg[61]_0 (\cam_a_0_bits_data_reg[61]_0 ),
        .\cam_a_0_bits_data_reg[62] (\cam_a_0_bits_data_reg[62] ),
        .\cam_a_0_bits_data_reg[62]_0 (\cam_a_0_bits_data_reg[62]_0 ),
        .\cam_a_0_bits_data_reg[63] (\cam_a_0_bits_data_reg[63] ),
        .\cam_a_0_bits_data_reg[63]_0 (\cam_a_0_bits_data_reg[63]_0 ),
        .\cdc_reg_reg[3]_0 (\cdc_reg_reg[3] ),
        .clk(clk),
        .mbypass_auto_in_1_a_bits_data(mbypass_auto_in_1_a_bits_data),
        .\q_last_count_reg[0] (\q_last_count_reg[0] ),
        .\q_last_count_reg[0]_0 (\q_last_count_reg[0]_0 ),
        .\q_last_count_reg[1] (\q_last_count_reg[1] ),
        .\q_last_count_reg[2] (\q_last_count_reg[2] ),
        .\q_last_count_reg[2]_0 (\q_last_count_reg[2]_0 ),
        .\q_last_count_reg[3] (\q_last_count_reg[3] ),
        .\q_last_count_reg[4] (\q_last_count_reg[4] ),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0]_6 ),
        .\shift_reg[0] (\shift_reg[0] ),
        .\shift_reg[10] (\shift_reg[10] ),
        .\shift_reg[11] (\shift_reg[11] ),
        .\shift_reg[12] (\shift_reg[12] ),
        .\shift_reg[13] (\shift_reg[13] ),
        .\shift_reg[14] (\shift_reg[14] ),
        .\shift_reg[15] (\shift_reg[15] ),
        .\shift_reg[16] (\shift_reg[16] ),
        .\shift_reg[16]_0 (\shift_reg[16]_0 ),
        .\shift_reg[17] (\shift_reg[17] ),
        .\shift_reg[17]_0 (\shift_reg[17]_0 ),
        .\shift_reg[18] (\shift_reg[18] ),
        .\shift_reg[18]_0 (\shift_reg[18]_0 ),
        .\shift_reg[19] (\shift_reg[19] ),
        .\shift_reg[19]_0 (\shift_reg[19]_0 ),
        .\shift_reg[19]_1 (\shift_reg[19]_1 ),
        .\shift_reg[1] (\shift_reg[1] ),
        .\shift_reg[20] (\shift_reg[20] ),
        .\shift_reg[20]_0 (\shift_reg[20]_0 ),
        .\shift_reg[21] (\shift_reg[21] ),
        .\shift_reg[21]_0 (\shift_reg[21]_0 ),
        .\shift_reg[22] (\shift_reg[22] ),
        .\shift_reg[22]_0 (\shift_reg[22]_0 ),
        .\shift_reg[23] (\shift_reg[23] ),
        .\shift_reg[23]_0 (\shift_reg[23]_0 ),
        .\shift_reg[24] (\shift_reg[24] ),
        .\shift_reg[25] (\shift_reg[25] ),
        .\shift_reg[26] (\shift_reg[26] ),
        .\shift_reg[27] (\shift_reg[27] ),
        .\shift_reg[2] (\shift_reg[2] ),
        .\shift_reg[3] (\shift_reg[3] ),
        .\shift_reg[8] (\shift_reg[8] ),
        .\shift_reg[9] (\shift_reg[9] ),
        .\state_reg[2] (\state_reg[2] ),
        .\state_reg[3] (\state_reg[3] ));
  FDCE \ridx_gray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(source_valid_n_6),
        .Q(rx_io_a_ridx[0]));
  FDCE \ridx_gray_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(source_valid_n_5),
        .Q(rx_io_a_ridx[1]));
  FDCE \ridx_gray_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(source_valid_n_4),
        .Q(rx_io_a_ridx[2]));
  FDCE \ridx_gray_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(source_valid_n_10),
        .Q(rx_io_a_ridx[3]));
  FDCE \ridx_ridx_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(source_valid_n_3),
        .Q(ridx_ridx_bin[0]));
  FDCE \ridx_ridx_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(source_valid_n_2),
        .Q(ridx_ridx_bin[1]));
  FDCE \ridx_ridx_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(D),
        .Q(ridx_ridx_bin[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync sink_valid_0
       (.clk(clk),
        .reg__reg(reg__reg),
        .sync_2_reg_c(sink_valid_0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_35 sink_valid_1
       (.clk(clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .sync_0_reg_c(sink_valid_0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_36 source_extend
       (.clk(clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .sync_2_reg(source_extend_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_37 source_valid
       (.D({D,source_valid_n_2,source_valid_n_3}),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .Q(ridx_ridx_bin),
        .SR(SR),
        .clk(clk),
        .\free_reg[5] (\free_reg[5] ),
        .\ridx_gray_reg[0] (\ridx_gray_reg[0]_0 ),
        .\ridx_gray_reg[1] (\ridx_gray_reg[1]_0 ),
        .\ridx_gray_reg[2] ({source_valid_n_4,source_valid_n_5,source_valid_n_6}),
        .\ridx_gray_reg[3] (source_valid_n_10),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0]_0 ),
        .\ridx_ridx_bin_reg[0]_0 (\ridx_ridx_bin_reg[0]_1 ),
        .\ridx_ridx_bin_reg[0]_1 (\ridx_ridx_bin_reg[0]_2 ),
        .\ridx_ridx_bin_reg[0]_2 (\ridx_ridx_bin_reg[0]_3 ),
        .\ridx_ridx_bin_reg[0]_3 (\ridx_ridx_bin_reg[0]_4 ),
        .\ridx_ridx_bin_reg[0]_4 (\ridx_ridx_bin_reg[0]_5 ),
        .\ridx_ridx_bin_reg[1] (source_valid_io_out),
        .\rx_e_reg[19] (\rx_e_reg[19] ),
        .rx_io_a_ridx(rx_io_a_ridx[3]),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .sync_0(sync_0),
        .sync_0_reg(source_extend_n_0),
        .\tx_d_reg[7] (\tx_d_reg[7] ),
        .valid_reg_0(valid_reg_0),
        .valid_reg_1(valid_reg_1),
        .valid_reg_2(valid_reg_2),
        .valid_reg_3(valid_reg_3),
        .valid_reg_reg(valid_reg_reg_0),
        .valid_reg_reg_0(valid_reg_reg_1),
        .valid_reg_reg_1(valid_reg_reg_2),
        .widx(widx));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_io_en),
        .Q(valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38 widx_widx_gray
       (.SR(SR),
        .clk(clk),
        .rx_io_a_widx(rx_io_a_widx),
        .sync_0(sync_0),
        .widx(widx));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSink" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_1
   (valid_reg,
    rx_io_bridx,
    Q,
    \cdc_reg_reg[12] ,
    \ridx_gray_reg[0]_0 ,
    D,
    \q_last_count_reg[2] ,
    \q_last_count_reg[3] ,
    \q_last_count_reg[3]_0 ,
    \q_last_count_reg[0] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[1] ,
    rx_io_bwidx,
    clk,
    SR,
    source_valid_io_out,
    \state_reg[1] ,
    \q_last_count_reg[4]_0 ,
    \q_last_count_reg[2]_0 ,
    \q_last_count_reg[4]_1 ,
    sync_0_reg,
    sync_0_reg_0);
  output valid_reg;
  output [3:0]rx_io_bridx;
  output [0:0]Q;
  output \cdc_reg_reg[12] ;
  output \ridx_gray_reg[0]_0 ;
  output [0:0]D;
  output \q_last_count_reg[2] ;
  output [4:0]\q_last_count_reg[3] ;
  output [1:0]\q_last_count_reg[3]_0 ;
  output \q_last_count_reg[0] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[1] ;
  input [3:0]rx_io_bwidx;
  input clk;
  input [0:0]SR;
  input source_valid_io_out;
  input \state_reg[1] ;
  input [4:0]\q_last_count_reg[4]_0 ;
  input \q_last_count_reg[2]_0 ;
  input \q_last_count_reg[4]_1 ;
  input [6:0]sync_0_reg;
  input [0:0]sync_0_reg_0;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \cdc_reg_reg[12] ;
  wire clk;
  wire io_deq_bits_deq_bits_reg_io_en;
  wire io_deq_bits_deq_bits_reg_n_0;
  wire io_deq_bits_deq_bits_reg_n_1;
  wire \q_last_count_reg[0] ;
  wire \q_last_count_reg[1] ;
  wire \q_last_count_reg[2] ;
  wire \q_last_count_reg[2]_0 ;
  wire [4:0]\q_last_count_reg[3] ;
  wire [1:0]\q_last_count_reg[3]_0 ;
  wire \q_last_count_reg[4] ;
  wire [4:0]\q_last_count_reg[4]_0 ;
  wire \q_last_count_reg[4]_1 ;
  wire \ridx_gray[0]_i_1__0_n_0 ;
  wire \ridx_gray[1]_i_1__0_n_0 ;
  wire \ridx_gray_reg[0]_0 ;
  wire [2:1]ridx_ridx_bin;
  wire \ridx_ridx_bin[1]_i_1__3_n_0 ;
  wire [3:0]rx_io_bridx;
  wire [3:0]rx_io_bwidx;
  wire source_valid_io_out;
  wire \state_reg[1] ;
  wire [6:0]sync_0_reg;
  wire [0:0]sync_0_reg_0;
  wire valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_28 io_deq_bits_deq_bits_reg
       (.D(io_deq_bits_deq_bits_reg_n_0),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .Q({ridx_ridx_bin,Q}),
        .\cdc_reg_reg[12]_0 (\cdc_reg_reg[12] ),
        .clk(clk),
        .\q_last_count_reg[0] (\q_last_count_reg[0] ),
        .\q_last_count_reg[1] (\q_last_count_reg[1] ),
        .\q_last_count_reg[2] (\q_last_count_reg[2] ),
        .\q_last_count_reg[2]_0 (\q_last_count_reg[2]_0 ),
        .\q_last_count_reg[3] (\q_last_count_reg[3] ),
        .\q_last_count_reg[3]_0 (\q_last_count_reg[3]_0 ),
        .\q_last_count_reg[4] (\q_last_count_reg[4] ),
        .\q_last_count_reg[4]_0 (\q_last_count_reg[4]_0 ),
        .\q_last_count_reg[4]_1 (\q_last_count_reg[4]_1 ),
        .\ridx_gray_reg[0] (\ridx_gray_reg[0]_0 ),
        .\ridx_gray_reg[3] (io_deq_bits_deq_bits_reg_n_1),
        .\ridx_ridx_bin_reg[2] (D),
        .rx_io_bridx(rx_io_bridx[3]),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[1] (\state_reg[1] ),
        .sync_0_reg(sync_0_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[0]_i_1__0 
       (.I0(\ridx_gray_reg[0]_0 ),
        .O(\ridx_gray[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[1]_i_1__0 
       (.I0(\cdc_reg_reg[12] ),
        .O(\ridx_gray[1]_i_1__0_n_0 ));
  FDCE \ridx_gray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_gray[0]_i_1__0_n_0 ),
        .Q(rx_io_bridx[0]));
  FDCE \ridx_gray_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_gray[1]_i_1__0_n_0 ),
        .Q(rx_io_bridx[1]));
  FDCE \ridx_gray_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_0),
        .Q(rx_io_bridx[2]));
  FDCE \ridx_gray_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_1),
        .Q(rx_io_bridx[3]));
  LUT4 #(
    .INIT(16'hB400)) 
    \ridx_ridx_bin[1]_i_1__3 
       (.I0(\state_reg[1] ),
        .I1(Q),
        .I2(ridx_ridx_bin[1]),
        .I3(source_valid_io_out),
        .O(\ridx_ridx_bin[1]_i_1__3_n_0 ));
  FDCE \ridx_ridx_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_0_reg_0),
        .Q(Q));
  FDCE \ridx_ridx_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_ridx_bin[1]_i_1__3_n_0 ),
        .Q(ridx_ridx_bin[1]));
  FDCE \ridx_ridx_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(D),
        .Q(ridx_ridx_bin[2]));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_io_en),
        .Q(valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29 widx_widx_gray
       (.D(io_deq_bits_deq_bits_reg_n_0),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .SR(SR),
        .clk(clk),
        .\ridx_ridx_bin_reg[0] (\cdc_reg_reg[12] ),
        .\ridx_ridx_bin_reg[1] (\ridx_gray_reg[0]_0 ),
        .rx_io_bwidx(rx_io_bwidx),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(io_deq_bits_deq_bits_reg_n_1));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSink" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_2
   (valid_reg,
    rx_io_c_ridx,
    \cdc_reg_reg[31] ,
    Q,
    \ridx_gray_reg[0]_0 ,
    D,
    q_last_beats_c,
    \r_5_reg[15] ,
    _q_last_beats_c_T_1,
    rx_io_c_widx,
    clk,
    SR,
    source_valid_io_out,
    valid_reg_reg_0,
    sync_0_reg,
    sync_0_reg_0);
  output valid_reg;
  output [3:0]rx_io_c_ridx;
  output \cdc_reg_reg[31] ;
  output [0:0]Q;
  output \ridx_gray_reg[0]_0 ;
  output [0:0]D;
  output [2:0]q_last_beats_c;
  output [23:0]\r_5_reg[15] ;
  output [1:0]_q_last_beats_c_T_1;
  input [3:0]rx_io_c_widx;
  input clk;
  input [0:0]SR;
  input source_valid_io_out;
  input valid_reg_reg_0;
  input [24:0]sync_0_reg;
  input [0:0]sync_0_reg_0;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]_q_last_beats_c_T_1;
  wire \cdc_reg_reg[31] ;
  wire clk;
  wire io_deq_bits_deq_bits_reg_io_en;
  wire io_deq_bits_deq_bits_reg_n_2;
  wire io_deq_bits_deq_bits_reg_n_3;
  wire [2:0]q_last_beats_c;
  wire [23:0]\r_5_reg[15] ;
  wire \ridx_gray[0]_i_1__1_n_0 ;
  wire \ridx_gray[1]_i_1__1_n_0 ;
  wire \ridx_gray_reg[0]_0 ;
  wire [2:1]ridx_ridx_bin;
  wire \ridx_ridx_bin[1]_i_1_n_0 ;
  wire [3:0]rx_io_c_ridx;
  wire [3:0]rx_io_c_widx;
  wire source_valid_io_out;
  wire [24:0]sync_0_reg;
  wire [0:0]sync_0_reg_0;
  wire valid_reg;
  wire valid_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_22 io_deq_bits_deq_bits_reg
       (.D(io_deq_bits_deq_bits_reg_n_2),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .Q({ridx_ridx_bin,Q}),
        ._q_last_beats_c_T_1(_q_last_beats_c_T_1),
        .\cdc_reg_reg[31]_0 (\cdc_reg_reg[31] ),
        .clk(clk),
        .q_last_beats_c(q_last_beats_c),
        .\r_5_reg[15] (\r_5_reg[15] ),
        .\ridx_gray_reg[0] (\ridx_gray_reg[0]_0 ),
        .\ridx_gray_reg[3] (io_deq_bits_deq_bits_reg_n_3),
        .\ridx_ridx_bin_reg[2] (D),
        .rx_io_c_ridx(rx_io_c_ridx[3]),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(sync_0_reg),
        .valid_reg_reg(valid_reg_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[0]_i_1__1 
       (.I0(\ridx_gray_reg[0]_0 ),
        .O(\ridx_gray[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[1]_i_1__1 
       (.I0(\cdc_reg_reg[31] ),
        .O(\ridx_gray[1]_i_1__1_n_0 ));
  FDCE \ridx_gray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_gray[0]_i_1__1_n_0 ),
        .Q(rx_io_c_ridx[0]));
  FDCE \ridx_gray_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_gray[1]_i_1__1_n_0 ),
        .Q(rx_io_c_ridx[1]));
  FDCE \ridx_gray_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_2),
        .Q(rx_io_c_ridx[2]));
  FDCE \ridx_gray_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_3),
        .Q(rx_io_c_ridx[3]));
  LUT4 #(
    .INIT(16'h2888)) 
    \ridx_ridx_bin[1]_i_1 
       (.I0(source_valid_io_out),
        .I1(ridx_ridx_bin[1]),
        .I2(Q),
        .I3(valid_reg_reg_0),
        .O(\ridx_ridx_bin[1]_i_1_n_0 ));
  FDCE \ridx_ridx_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_0_reg_0),
        .Q(Q));
  FDCE \ridx_ridx_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_ridx_bin[1]_i_1_n_0 ),
        .Q(ridx_ridx_bin[1]));
  FDCE \ridx_ridx_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(D),
        .Q(ridx_ridx_bin[2]));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_io_en),
        .Q(valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23 widx_widx_gray
       (.D(io_deq_bits_deq_bits_reg_n_2),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .SR(SR),
        .clk(clk),
        .\ridx_ridx_bin_reg[1] (\ridx_gray_reg[0]_0 ),
        .\ridx_ridx_bin_reg[2] (\cdc_reg_reg[31] ),
        .rx_io_c_widx(rx_io_c_widx),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(io_deq_bits_deq_bits_reg_n_3));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSink" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_3
   (valid_reg,
    rx_io_d_ridx,
    \counter_3_reg[0] ,
    \cdc_reg_reg[15] ,
    Q,
    \ridx_gray_reg[0]_0 ,
    D,
    \state_reg[1] ,
    \r_4_reg[2] ,
    \state_reg[1]_0 ,
    \q_last_count_reg[1] ,
    \q_last_count_reg[3] ,
    \q_last_count_reg[2] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[0] ,
    rx_io_d_widx,
    clk,
    SR,
    source_valid_io_out,
    \state_reg[1]_1 ,
    valid_reg_reg_0,
    \q_last_count_reg[0]_0 ,
    sync_0_reg,
    sync_0_reg_0);
  output valid_reg;
  output [3:0]rx_io_d_ridx;
  output \counter_3_reg[0] ;
  output \cdc_reg_reg[15] ;
  output [0:0]Q;
  output \ridx_gray_reg[0]_0 ;
  output [0:0]D;
  output \state_reg[1] ;
  output [8:0]\r_4_reg[2] ;
  output \state_reg[1]_0 ;
  output \q_last_count_reg[1] ;
  output \q_last_count_reg[3] ;
  output \q_last_count_reg[2] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[0] ;
  input [3:0]rx_io_d_widx;
  input clk;
  input [0:0]SR;
  input source_valid_io_out;
  input \state_reg[1]_1 ;
  input valid_reg_reg_0;
  input \q_last_count_reg[0]_0 ;
  input [9:0]sync_0_reg;
  input [0:0]sync_0_reg_0;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \cdc_reg_reg[15] ;
  wire clk;
  wire \counter_3_reg[0] ;
  wire io_deq_bits_deq_bits_reg_io_en;
  wire io_deq_bits_deq_bits_reg_n_2;
  wire io_deq_bits_deq_bits_reg_n_4;
  wire \q_last_count_reg[0] ;
  wire \q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[1] ;
  wire \q_last_count_reg[2] ;
  wire \q_last_count_reg[3] ;
  wire \q_last_count_reg[4] ;
  wire [8:0]\r_4_reg[2] ;
  wire \ridx_gray[0]_i_1__2_n_0 ;
  wire \ridx_gray[1]_i_1__2_n_0 ;
  wire \ridx_gray_reg[0]_0 ;
  wire [2:1]ridx_ridx_bin;
  wire \ridx_ridx_bin[1]_i_1__0_n_0 ;
  wire [3:0]rx_io_d_ridx;
  wire [3:0]rx_io_d_widx;
  wire source_valid_io_out;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire [9:0]sync_0_reg;
  wire [0:0]sync_0_reg_0;
  wire valid_reg;
  wire valid_reg_reg_0;

  LUT3 #(
    .INIT(8'hF7)) 
    \counter_3[3]_i_4 
       (.I0(valid_reg),
        .I1(source_valid_io_out),
        .I2(\state_reg[1]_1 ),
        .O(\counter_3_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_16 io_deq_bits_deq_bits_reg
       (.D(io_deq_bits_deq_bits_reg_n_2),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .Q({ridx_ridx_bin,Q}),
        .\cdc_reg_reg[15]_0 (\cdc_reg_reg[15] ),
        .clk(clk),
        .\q_last_count_reg[0] (\q_last_count_reg[0] ),
        .\q_last_count_reg[0]_0 (\q_last_count_reg[0]_0 ),
        .\q_last_count_reg[1] (\q_last_count_reg[1] ),
        .\q_last_count_reg[2] (\q_last_count_reg[2] ),
        .\q_last_count_reg[3] (\q_last_count_reg[3] ),
        .\q_last_count_reg[4] (\q_last_count_reg[4] ),
        .\r_4_reg[2] (\r_4_reg[2] ),
        .\ridx_gray_reg[0] (\ridx_gray_reg[0]_0 ),
        .\ridx_gray_reg[3] (io_deq_bits_deq_bits_reg_n_4),
        .\ridx_ridx_bin_reg[2] (D),
        .rx_io_d_ridx(rx_io_d_ridx[3]),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .sync_0_reg(sync_0_reg),
        .valid_reg_reg(valid_reg_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[0]_i_1__2 
       (.I0(\ridx_gray_reg[0]_0 ),
        .O(\ridx_gray[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[1]_i_1__2 
       (.I0(\cdc_reg_reg[15] ),
        .O(\ridx_gray[1]_i_1__2_n_0 ));
  FDCE \ridx_gray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_gray[0]_i_1__2_n_0 ),
        .Q(rx_io_d_ridx[0]));
  FDCE \ridx_gray_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_gray[1]_i_1__2_n_0 ),
        .Q(rx_io_d_ridx[1]));
  FDCE \ridx_gray_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_2),
        .Q(rx_io_d_ridx[2]));
  FDCE \ridx_gray_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_4),
        .Q(rx_io_d_ridx[3]));
  LUT4 #(
    .INIT(16'h8828)) 
    \ridx_ridx_bin[1]_i_1__0 
       (.I0(source_valid_io_out),
        .I1(ridx_ridx_bin[1]),
        .I2(Q),
        .I3(valid_reg_reg_0),
        .O(\ridx_ridx_bin[1]_i_1__0_n_0 ));
  FDCE \ridx_ridx_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_0_reg_0),
        .Q(Q));
  FDCE \ridx_ridx_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\ridx_ridx_bin[1]_i_1__0_n_0 ),
        .Q(ridx_ridx_bin[1]));
  FDCE \ridx_ridx_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(D),
        .Q(ridx_ridx_bin[2]));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_io_en),
        .Q(valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17 widx_widx_gray
       (.D(io_deq_bits_deq_bits_reg_n_2),
        .E(io_deq_bits_deq_bits_reg_io_en),
        .SR(SR),
        .clk(clk),
        .\ridx_ridx_bin_reg[1] (\ridx_gray_reg[0]_0 ),
        .\ridx_ridx_bin_reg[2] (\cdc_reg_reg[15] ),
        .rx_io_d_widx(rx_io_d_widx),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(io_deq_bits_deq_bits_reg_n_4));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSink" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_4
   (rx_io_e_ridx,
    idle_reg,
    \flight_reg[3] ,
    D,
    rx_io_e_widx,
    clk,
    SR,
    bypass,
    divertprobes,
    source_valid_io_out,
    resetn,
    bypass_reg_rep,
    divertprobes_reg,
    \mem_5_reg[16] ,
    \mem_1_reg[16] );
  output [3:0]rx_io_e_ridx;
  output idle_reg;
  output \flight_reg[3] ;
  output [1:0]D;
  input [3:0]rx_io_e_widx;
  input clk;
  input [0:0]SR;
  input bypass;
  input divertprobes;
  input source_valid_io_out;
  input resetn;
  input bypass_reg_rep;
  input divertprobes_reg;
  input \mem_5_reg[16] ;
  input \mem_1_reg[16] ;

  wire [1:0]D;
  wire [0:0]SR;
  wire bypass;
  wire bypass_reg_rep;
  wire clk;
  wire divertprobes;
  wire divertprobes_reg;
  wire \flight_reg[3] ;
  wire idle_reg;
  wire io_deq_bits_deq_bits_reg_io_en;
  wire io_deq_bits_deq_bits_reg_n_3;
  wire io_deq_bits_deq_bits_reg_n_6;
  wire io_deq_bits_deq_bits_reg_n_7;
  wire io_deq_bits_deq_bits_reg_n_8;
  wire io_deq_bits_deq_bits_reg_n_9;
  wire \mem_1_reg[16] ;
  wire \mem_5_reg[16] ;
  wire resetn;
  wire [2:0]ridx_ridx_bin;
  wire [3:0]rx_io_e_ridx;
  wire [3:0]rx_io_e_widx;
  wire source_valid_io_out;
  wire sync_0;
  wire valid_reg;
  wire [3:1]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32 io_deq_bits_deq_bits_reg
       (.D({io_deq_bits_deq_bits_reg_n_3,D}),
        .Q(ridx_ridx_bin),
        .bypass(bypass),
        .bypass_reg_rep(bypass_reg_rep),
        .clk(clk),
        .divertprobes(divertprobes),
        .divertprobes_reg(divertprobes_reg),
        .\flight_reg[3] (\flight_reg[3] ),
        .idle_reg(idle_reg),
        .io_deq_bits_deq_bits_reg_io_en(io_deq_bits_deq_bits_reg_io_en),
        .\mem_1_reg[16] (\mem_1_reg[16] ),
        .\mem_5_reg[16] (\mem_5_reg[16] ),
        .resetn(resetn),
        .\ridx_gray_reg[3] (io_deq_bits_deq_bits_reg_n_6),
        .\ridx_ridx_bin_reg[2] ({io_deq_bits_deq_bits_reg_n_7,io_deq_bits_deq_bits_reg_n_8,io_deq_bits_deq_bits_reg_n_9}),
        .rx_io_e_ridx(rx_io_e_ridx[3]),
        .source_valid_io_out(source_valid_io_out),
        .sync_0(sync_0),
        .valid_reg(valid_reg),
        .widx(widx));
  FDCE \ridx_gray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(D[0]),
        .Q(rx_io_e_ridx[0]));
  FDCE \ridx_gray_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(D[1]),
        .Q(rx_io_e_ridx[1]));
  FDCE \ridx_gray_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_3),
        .Q(rx_io_e_ridx[2]));
  FDCE \ridx_gray_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_6),
        .Q(rx_io_e_ridx[3]));
  FDCE \ridx_ridx_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_9),
        .Q(ridx_ridx_bin[0]));
  FDCE \ridx_ridx_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_8),
        .Q(ridx_ridx_bin[1]));
  FDCE \ridx_ridx_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_n_7),
        .Q(ridx_ridx_bin[2]));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_deq_bits_deq_bits_reg_io_en),
        .Q(valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0 widx_widx_gray
       (.SR(SR),
        .clk(clk),
        .rx_io_e_widx(rx_io_e_widx),
        .sync_0(sync_0),
        .widx(widx));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_5
   (io_rxc_ridx,
    \cdc_reg_reg[0] ,
    S,
    \rx_a_reg[19] ,
    \rx_d_reg[3] ,
    \rx_b_reg[3] ,
    \rx_a_reg[3] ,
    \rx_a_reg[7] ,
    \rx_a_reg[11] ,
    \rx_a_reg[15] ,
    \rx_a_reg[19]_0 ,
    \rx_b_reg[7] ,
    \rx_b_reg[11] ,
    \rx_b_reg[15] ,
    \rx_b_reg[19] ,
    \rx_c_reg[3] ,
    \rx_c_reg[7] ,
    \rx_c_reg[11] ,
    \rx_c_reg[15] ,
    \rx_c_reg[19] ,
    \rx_d_reg[7] ,
    \rx_d_reg[11] ,
    \rx_d_reg[15] ,
    \rx_d_reg[19] ,
    \rx_e_reg[7] ,
    \rx_e_reg[11] ,
    \rx_e_reg[15] ,
    \rx_e_reg[19] ,
    clk,
    SR,
    io_rxc_widx,
    source_valid_io_out,
    Q,
    valid_1_reg,
    \rx_e_reg[3] ,
    \rx_d_reg[19]_0 ,
    \rx_d_reg[4] ,
    \rx_d_reg[8] ,
    \rx_b_reg[19]_0 ,
    \rx_b_reg[2] ,
    \rx_a_reg[19]_1 ,
    \rx_a_reg[9] ,
    _rx_T_1_a,
    \rx_a_reg[4] ,
    \rx_a_reg[5] ,
    \rx_a_reg[7]_0 ,
    \rx_a_reg[10] ,
    \rx_a_reg[9]_0 ,
    \rx_a_reg[11]_0 ,
    \rx_a_reg[12] ,
    \rx_a_reg[12]_0 ,
    \rx_a_reg[15]_0 ,
    msb_hi_1,
    \rx_a_reg[17] ,
    \rx_b_reg[1] ,
    \rx_b_reg[3]_0 ,
    \rx_b_reg[4] ,
    \rx_b_reg[11]_0 ,
    _rx_T_1_b,
    \rx_b_reg[8] ,
    \rx_b_reg[11]_1 ,
    \rx_b_reg[13] ,
    \rx_b_reg[17] ,
    \rx_b_reg[19]_1 ,
    D,
    _rx_T_1_c,
    \rx_c_reg[4] ,
    \rx_c_reg[19]_0 ,
    \rx_c_reg[5] ,
    \rx_c_reg[8] ,
    \rx_c_reg[8]_0 ,
    \rx_c_reg[9] ,
    \rx_c_reg[11]_0 ,
    \rx_c_reg[12] ,
    \rx_c_reg[17] ,
    \rx_c_reg[19]_1 ,
    \rx_d_reg[1] ,
    \rx_d_reg[4]_0 ,
    \rx_d_reg[5] ,
    DI,
    \rx_d_reg[8]_0 ,
    \rx_d_reg[9] ,
    \rx_d_reg[11]_0 ,
    \rx_d_reg[12] ,
    \rx_d_reg[12]_0 ,
    \rx_d_reg[17] ,
    \rx_d_reg[19]_1 ,
    _rx_T_1_e,
    \rx_e_reg[6] ,
    \rx_e_reg[4] ,
    \rx_e_reg[5] ,
    \rx_e_reg[7]_0 ,
    \rx_e_reg[9] ,
    \rx_e_reg[9]_0 ,
    \rx_e_reg[12] ,
    \rx_e_reg[12]_0 ,
    \rx_e_reg[16] ,
    \rx_e_reg[13] ,
    \rx_e_reg[17] ,
    \mem_0_a_reg[19] );
  output io_rxc_ridx;
  output \cdc_reg_reg[0] ;
  output [3:0]S;
  output [15:0]\rx_a_reg[19] ;
  output [3:0]\rx_d_reg[3] ;
  output [3:0]\rx_b_reg[3] ;
  output [2:0]\rx_a_reg[3] ;
  output [3:0]\rx_a_reg[7] ;
  output [3:0]\rx_a_reg[11] ;
  output [2:0]\rx_a_reg[15] ;
  output [2:0]\rx_a_reg[19]_0 ;
  output [2:0]\rx_b_reg[7] ;
  output [3:0]\rx_b_reg[11] ;
  output [3:0]\rx_b_reg[15] ;
  output [1:0]\rx_b_reg[19] ;
  output [2:0]\rx_c_reg[3] ;
  output [3:0]\rx_c_reg[7] ;
  output [3:0]\rx_c_reg[11] ;
  output [2:0]\rx_c_reg[15] ;
  output [1:0]\rx_c_reg[19] ;
  output [3:0]\rx_d_reg[7] ;
  output [3:0]\rx_d_reg[11] ;
  output [2:0]\rx_d_reg[15] ;
  output [1:0]\rx_d_reg[19] ;
  output [3:0]\rx_e_reg[7] ;
  output [3:0]\rx_e_reg[11] ;
  output [1:0]\rx_e_reg[15] ;
  output [2:0]\rx_e_reg[19] ;
  input clk;
  input [0:0]SR;
  input io_rxc_widx;
  input source_valid_io_out;
  input [14:0]Q;
  input valid_1_reg;
  input \rx_e_reg[3] ;
  input [14:0]\rx_d_reg[19]_0 ;
  input \rx_d_reg[4] ;
  input \rx_d_reg[8] ;
  input [12:0]\rx_b_reg[19]_0 ;
  input \rx_b_reg[2] ;
  input [13:0]\rx_a_reg[19]_1 ;
  input \rx_a_reg[9] ;
  input [2:0]_rx_T_1_a;
  input \rx_a_reg[4] ;
  input \rx_a_reg[5] ;
  input \rx_a_reg[7]_0 ;
  input \rx_a_reg[10] ;
  input \rx_a_reg[9]_0 ;
  input \rx_a_reg[11]_0 ;
  input \rx_a_reg[12] ;
  input \rx_a_reg[12]_0 ;
  input \rx_a_reg[15]_0 ;
  input msb_hi_1;
  input \rx_a_reg[17] ;
  input \rx_b_reg[1] ;
  input \rx_b_reg[3]_0 ;
  input \rx_b_reg[4] ;
  input \rx_b_reg[11]_0 ;
  input [3:0]_rx_T_1_b;
  input \rx_b_reg[8] ;
  input \rx_b_reg[11]_1 ;
  input \rx_b_reg[13] ;
  input \rx_b_reg[17] ;
  input \rx_b_reg[19]_1 ;
  input [3:0]D;
  input [3:0]_rx_T_1_c;
  input \rx_c_reg[4] ;
  input [11:0]\rx_c_reg[19]_0 ;
  input \rx_c_reg[5] ;
  input \rx_c_reg[8] ;
  input \rx_c_reg[8]_0 ;
  input \rx_c_reg[9] ;
  input \rx_c_reg[11]_0 ;
  input \rx_c_reg[12] ;
  input \rx_c_reg[17] ;
  input \rx_c_reg[19]_1 ;
  input \rx_d_reg[1] ;
  input \rx_d_reg[4]_0 ;
  input \rx_d_reg[5] ;
  input [1:0]DI;
  input \rx_d_reg[8]_0 ;
  input \rx_d_reg[9] ;
  input \rx_d_reg[11]_0 ;
  input \rx_d_reg[12] ;
  input \rx_d_reg[12]_0 ;
  input \rx_d_reg[17] ;
  input \rx_d_reg[19]_1 ;
  input [1:0]_rx_T_1_e;
  input \rx_e_reg[6] ;
  input \rx_e_reg[4] ;
  input \rx_e_reg[5] ;
  input \rx_e_reg[7]_0 ;
  input \rx_e_reg[9] ;
  input \rx_e_reg[9]_0 ;
  input \rx_e_reg[12] ;
  input \rx_e_reg[12]_0 ;
  input \rx_e_reg[16] ;
  input \rx_e_reg[13] ;
  input \rx_e_reg[17] ;
  input [99:0]\mem_0_a_reg[19] ;

  wire [3:0]D;
  wire [1:0]DI;
  wire [14:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [2:0]_rx_T_1_a;
  wire [3:0]_rx_T_1_b;
  wire [3:0]_rx_T_1_c;
  wire [1:0]_rx_T_1_e;
  wire \cdc_reg_reg[0] ;
  wire clk;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire [99:0]\mem_0_a_reg[19] ;
  wire msb_hi_1;
  wire ridx_ridx_bin_i_1_n_0;
  wire \rx_a_reg[10] ;
  wire [3:0]\rx_a_reg[11] ;
  wire \rx_a_reg[11]_0 ;
  wire \rx_a_reg[12] ;
  wire \rx_a_reg[12]_0 ;
  wire [2:0]\rx_a_reg[15] ;
  wire \rx_a_reg[15]_0 ;
  wire \rx_a_reg[17] ;
  wire [15:0]\rx_a_reg[19] ;
  wire [2:0]\rx_a_reg[19]_0 ;
  wire [13:0]\rx_a_reg[19]_1 ;
  wire [2:0]\rx_a_reg[3] ;
  wire \rx_a_reg[4] ;
  wire \rx_a_reg[5] ;
  wire [3:0]\rx_a_reg[7] ;
  wire \rx_a_reg[7]_0 ;
  wire \rx_a_reg[9] ;
  wire \rx_a_reg[9]_0 ;
  wire [3:0]\rx_b_reg[11] ;
  wire \rx_b_reg[11]_0 ;
  wire \rx_b_reg[11]_1 ;
  wire \rx_b_reg[13] ;
  wire [3:0]\rx_b_reg[15] ;
  wire \rx_b_reg[17] ;
  wire [1:0]\rx_b_reg[19] ;
  wire [12:0]\rx_b_reg[19]_0 ;
  wire \rx_b_reg[19]_1 ;
  wire \rx_b_reg[1] ;
  wire \rx_b_reg[2] ;
  wire [3:0]\rx_b_reg[3] ;
  wire \rx_b_reg[3]_0 ;
  wire \rx_b_reg[4] ;
  wire [2:0]\rx_b_reg[7] ;
  wire \rx_b_reg[8] ;
  wire [3:0]\rx_c_reg[11] ;
  wire \rx_c_reg[11]_0 ;
  wire \rx_c_reg[12] ;
  wire [2:0]\rx_c_reg[15] ;
  wire \rx_c_reg[17] ;
  wire [1:0]\rx_c_reg[19] ;
  wire [11:0]\rx_c_reg[19]_0 ;
  wire \rx_c_reg[19]_1 ;
  wire [2:0]\rx_c_reg[3] ;
  wire \rx_c_reg[4] ;
  wire \rx_c_reg[5] ;
  wire [3:0]\rx_c_reg[7] ;
  wire \rx_c_reg[8] ;
  wire \rx_c_reg[8]_0 ;
  wire \rx_c_reg[9] ;
  wire [3:0]\rx_d_reg[11] ;
  wire \rx_d_reg[11]_0 ;
  wire \rx_d_reg[12] ;
  wire \rx_d_reg[12]_0 ;
  wire [2:0]\rx_d_reg[15] ;
  wire \rx_d_reg[17] ;
  wire [1:0]\rx_d_reg[19] ;
  wire [14:0]\rx_d_reg[19]_0 ;
  wire \rx_d_reg[19]_1 ;
  wire \rx_d_reg[1] ;
  wire [3:0]\rx_d_reg[3] ;
  wire \rx_d_reg[4] ;
  wire \rx_d_reg[4]_0 ;
  wire \rx_d_reg[5] ;
  wire [3:0]\rx_d_reg[7] ;
  wire \rx_d_reg[8] ;
  wire \rx_d_reg[8]_0 ;
  wire \rx_d_reg[9] ;
  wire [3:0]\rx_e_reg[11] ;
  wire \rx_e_reg[12] ;
  wire \rx_e_reg[12]_0 ;
  wire \rx_e_reg[13] ;
  wire [1:0]\rx_e_reg[15] ;
  wire \rx_e_reg[16] ;
  wire \rx_e_reg[17] ;
  wire [2:0]\rx_e_reg[19] ;
  wire \rx_e_reg[3] ;
  wire \rx_e_reg[4] ;
  wire \rx_e_reg[5] ;
  wire \rx_e_reg[6] ;
  wire [3:0]\rx_e_reg[7] ;
  wire \rx_e_reg[7]_0 ;
  wire \rx_e_reg[9] ;
  wire \rx_e_reg[9]_0 ;
  wire source_valid_io_out;
  wire valid_1_reg;
  wire widx_widx_gray_n_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w100_9 io_deq_bits_deq_bits_reg
       (.D(D),
        .DI(DI),
        .E(widx_widx_gray_n_0),
        .Q(Q),
        .S(S),
        ._rx_T_1_a(_rx_T_1_a),
        ._rx_T_1_b(_rx_T_1_b),
        ._rx_T_1_c(_rx_T_1_c),
        ._rx_T_1_e(_rx_T_1_e),
        .clk(clk),
        .\mem_0_a_reg[19] (\mem_0_a_reg[19] ),
        .msb_hi_1(msb_hi_1),
        .\rx_a_reg[10] (\rx_a_reg[10] ),
        .\rx_a_reg[11] (\rx_a_reg[11] ),
        .\rx_a_reg[11]_0 (\rx_a_reg[11]_0 ),
        .\rx_a_reg[12] (\rx_a_reg[12] ),
        .\rx_a_reg[12]_0 (\rx_a_reg[12]_0 ),
        .\rx_a_reg[15] (\rx_a_reg[15] ),
        .\rx_a_reg[15]_0 (\rx_a_reg[15]_0 ),
        .\rx_a_reg[17] (\rx_a_reg[17] ),
        .\rx_a_reg[19] (\rx_a_reg[19]_0 ),
        .\rx_a_reg[19]_0 (\rx_a_reg[19] ),
        .\rx_a_reg[19]_1 (\rx_a_reg[19]_1 ),
        .\rx_a_reg[3] (\rx_a_reg[3] ),
        .\rx_a_reg[4] (\rx_a_reg[4] ),
        .\rx_a_reg[5] (\rx_a_reg[5] ),
        .\rx_a_reg[7] (\rx_a_reg[7] ),
        .\rx_a_reg[7]_0 (\rx_a_reg[7]_0 ),
        .\rx_a_reg[9] (\rx_a_reg[9] ),
        .\rx_a_reg[9]_0 (\rx_a_reg[9]_0 ),
        .\rx_b_reg[11] (\rx_b_reg[11] ),
        .\rx_b_reg[11]_0 (\rx_b_reg[11]_0 ),
        .\rx_b_reg[11]_1 (\rx_b_reg[11]_1 ),
        .\rx_b_reg[13] (\rx_b_reg[13] ),
        .\rx_b_reg[15] (\rx_b_reg[15] ),
        .\rx_b_reg[17] (\rx_b_reg[17] ),
        .\rx_b_reg[19] (\rx_b_reg[19] ),
        .\rx_b_reg[19]_0 (\rx_b_reg[19]_0 ),
        .\rx_b_reg[19]_1 (\rx_b_reg[19]_1 ),
        .\rx_b_reg[1] (\rx_b_reg[1] ),
        .\rx_b_reg[2] (\rx_b_reg[2] ),
        .\rx_b_reg[3] (\rx_b_reg[3] ),
        .\rx_b_reg[3]_0 (\rx_b_reg[3]_0 ),
        .\rx_b_reg[4] (\rx_b_reg[4] ),
        .\rx_b_reg[7] (\rx_b_reg[7] ),
        .\rx_b_reg[8] (\rx_b_reg[8] ),
        .\rx_c_reg[11] (\rx_c_reg[11] ),
        .\rx_c_reg[11]_0 (\rx_c_reg[11]_0 ),
        .\rx_c_reg[12] (\rx_c_reg[12] ),
        .\rx_c_reg[15] (\rx_c_reg[15] ),
        .\rx_c_reg[17] (\rx_c_reg[17] ),
        .\rx_c_reg[19] (\rx_c_reg[19] ),
        .\rx_c_reg[19]_0 (\rx_c_reg[19]_0 ),
        .\rx_c_reg[19]_1 (\rx_c_reg[19]_1 ),
        .\rx_c_reg[3] (\rx_c_reg[3] ),
        .\rx_c_reg[4] (\rx_c_reg[4] ),
        .\rx_c_reg[5] (\rx_c_reg[5] ),
        .\rx_c_reg[7] (\rx_c_reg[7] ),
        .\rx_c_reg[8] (\rx_c_reg[8] ),
        .\rx_c_reg[8]_0 (\rx_c_reg[8]_0 ),
        .\rx_c_reg[9] (\rx_c_reg[9] ),
        .\rx_d_reg[11] (\rx_d_reg[11] ),
        .\rx_d_reg[11]_0 (\rx_d_reg[11]_0 ),
        .\rx_d_reg[12] (\rx_d_reg[12] ),
        .\rx_d_reg[12]_0 (\rx_d_reg[12]_0 ),
        .\rx_d_reg[15] (\rx_d_reg[15] ),
        .\rx_d_reg[17] (\rx_d_reg[17] ),
        .\rx_d_reg[19] (\rx_d_reg[19] ),
        .\rx_d_reg[19]_0 (\rx_d_reg[19]_0 ),
        .\rx_d_reg[19]_1 (\rx_d_reg[19]_1 ),
        .\rx_d_reg[1] (\rx_d_reg[1] ),
        .\rx_d_reg[3] (\rx_d_reg[3] ),
        .\rx_d_reg[4] (\rx_d_reg[4] ),
        .\rx_d_reg[4]_0 (\rx_d_reg[4]_0 ),
        .\rx_d_reg[5] (\rx_d_reg[5] ),
        .\rx_d_reg[7] (\rx_d_reg[7] ),
        .\rx_d_reg[8] (\rx_d_reg[8] ),
        .\rx_d_reg[8]_0 (\rx_d_reg[8]_0 ),
        .\rx_d_reg[9] (\rx_d_reg[9] ),
        .\rx_e_reg[11] (\rx_e_reg[11] ),
        .\rx_e_reg[12] (\rx_e_reg[12] ),
        .\rx_e_reg[12]_0 (\rx_e_reg[12]_0 ),
        .\rx_e_reg[13] (\rx_e_reg[13] ),
        .\rx_e_reg[15] (\rx_e_reg[15] ),
        .\rx_e_reg[16] (\rx_e_reg[16] ),
        .\rx_e_reg[17] (\rx_e_reg[17] ),
        .\rx_e_reg[19] (\rx_e_reg[19] ),
        .\rx_e_reg[3] (\rx_e_reg[3] ),
        .\rx_e_reg[4] (\rx_e_reg[4] ),
        .\rx_e_reg[5] (\rx_e_reg[5] ),
        .\rx_e_reg[6] (\rx_e_reg[6] ),
        .\rx_e_reg[7] (\rx_e_reg[7] ),
        .\rx_e_reg[7]_0 (\rx_e_reg[7]_0 ),
        .\rx_e_reg[9] (\rx_e_reg[9] ),
        .\rx_e_reg[9]_0 (\rx_e_reg[9]_0 ),
        .source_valid_io_out(source_valid_io_out),
        .valid_1_reg(valid_1_reg),
        .valid_reg_reg(\cdc_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h60)) 
    ridx_ridx_bin_i_1
       (.I0(io_rxc_ridx),
        .I1(\cdc_reg_reg[0] ),
        .I2(source_valid_io_out),
        .O(ridx_ridx_bin_i_1_n_0));
  FDCE ridx_ridx_bin_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(ridx_ridx_bin_i_1_n_0),
        .Q(io_rxc_ridx));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(widx_widx_gray_n_0),
        .Q(\cdc_reg_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10 widx_widx_gray
       (.E(widx_widx_gray_n_0),
        .SR(SR),
        .clk(clk),
        .io_rxc_ridx(io_rxc_ridx),
        .io_rxc_widx(io_rxc_widx),
        .source_valid_io_out(source_valid_io_out),
        .valid_reg_reg(\cdc_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSink_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_5_8
   (io_txc_ridx,
    SR,
    \cdc_reg_reg[20] ,
    DI,
    \tx_d_reg[7] ,
    D,
    S,
    clk,
    io_txc_widx,
    resetn,
    source_valid_io_out,
    Q,
    valid_1_reg,
    sync_0_reg,
    CO,
    \mem_0_d_reg[19] );
  output io_txc_ridx;
  output [0:0]SR;
  output \cdc_reg_reg[20] ;
  output [1:0]DI;
  output [5:0]\tx_d_reg[7] ;
  output [11:0]D;
  output [1:0]S;
  input clk;
  input io_txc_widx;
  input resetn;
  input source_valid_io_out;
  input [14:0]Q;
  input valid_1_reg;
  input sync_0_reg;
  input [0:0]CO;
  input [19:0]\mem_0_d_reg[19] ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [14:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \cdc_reg_reg[20] ;
  wire clk;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire [19:0]\mem_0_d_reg[19] ;
  wire resetn;
  wire ridx_ridx_bin_i_1__0_n_0;
  wire source_valid_io_out;
  wire sync_0_reg;
  wire [5:0]\tx_d_reg[7] ;
  wire valid_1_reg;
  wire widx_widx_gray_n_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w100 io_deq_bits_deq_bits_reg
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(widx_widx_gray_n_1),
        .Q(Q),
        .S(S),
        .clk(clk),
        .\mem_0_d_reg[19] (\mem_0_d_reg[19] ),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(sync_0_reg),
        .\tx_d_reg[7] (\tx_d_reg[7] ),
        .valid_1_reg(valid_1_reg),
        .valid_reg_reg(\cdc_reg_reg[20] ));
  LUT3 #(
    .INIT(8'h60)) 
    ridx_ridx_bin_i_1__0
       (.I0(io_txc_ridx),
        .I1(\cdc_reg_reg[20] ),
        .I2(source_valid_io_out),
        .O(ridx_ridx_bin_i_1__0_n_0));
  FDCE ridx_ridx_bin_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(ridx_ridx_bin_i_1__0_n_0),
        .Q(io_txc_ridx));
  FDCE valid_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(widx_widx_gray_n_1),
        .Q(\cdc_reg_reg[20] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20 widx_widx_gray
       (.E(widx_widx_gray_n_1),
        .clk(clk),
        .io_txc_ridx(io_txc_ridx),
        .io_txc_widx(io_txc_widx),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(SR),
        .valid_reg_reg(\cdc_reg_reg[20] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource
   (ready_reg,
    sink_valid_io_out,
    sync_2_reg,
    rx_io_a_safe_widx_valid,
    ram_out_valid_reg,
    \cdc_reg_reg[31] ,
    \rx_e_reg[1] ,
    \tx_d_reg[19] ,
    E,
    sync_2_reg_0,
    rx_a,
    \rx_a_reg[5] ,
    \rx_a_reg[5]_0 ,
    \mem_0_a_reg[19] ,
    rx_io_a_ridx,
    chiplink_rx_clk,
    rx_reset,
    rx_io_a_safe_ridx_valid,
    reg__reg,
    maybe_full,
    D,
    \ridx_ridx_bin_reg[0] ,
    \ridx_ridx_bin_reg[0]_0 ,
    \ridx_ridx_bin_reg[1] ,
    ready_reg_0,
    \b2c_data_concat_reg[25] ,
    ready_reg_1,
    tx_z_3,
    \b2c_data_concat_reg[25]_0 ,
    \b2c_data_concat_reg[25]_1 ,
    \b2c_data_concat_reg[25]_2 ,
    \b2c_data_concat_reg[25]_3 ,
    \b2c_data_concat_reg[25]_4 ,
    tx_d,
    \b2c_data_concat_reg[26] ,
    Q,
    S,
    \rx_a_reg[7] ,
    \rx_a_reg[11] ,
    \rx_a_reg[15] ,
    \rx_a_reg[19] ,
    \ram_reg[31] );
  output ready_reg;
  output sink_valid_io_out;
  output sync_2_reg;
  output rx_io_a_safe_widx_valid;
  output ram_out_valid_reg;
  output [31:0]\cdc_reg_reg[31] ;
  output \rx_e_reg[1] ;
  output [19:0]\tx_d_reg[19] ;
  output [0:0]E;
  output [2:0]sync_2_reg_0;
  output [0:0]rx_a;
  output [18:0]\rx_a_reg[5] ;
  output \rx_a_reg[5]_0 ;
  output [0:0]\mem_0_a_reg[19] ;
  input [3:0]rx_io_a_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input rx_io_a_safe_ridx_valid;
  input reg__reg;
  input maybe_full;
  input [0:0]D;
  input \ridx_ridx_bin_reg[0] ;
  input \ridx_ridx_bin_reg[0]_0 ;
  input \ridx_ridx_bin_reg[1] ;
  input ready_reg_0;
  input \b2c_data_concat_reg[25] ;
  input ready_reg_1;
  input [20:0]tx_z_3;
  input \b2c_data_concat_reg[25]_0 ;
  input \b2c_data_concat_reg[25]_1 ;
  input \b2c_data_concat_reg[25]_2 ;
  input \b2c_data_concat_reg[25]_3 ;
  input \b2c_data_concat_reg[25]_4 ;
  input [12:0]tx_d;
  input \b2c_data_concat_reg[26] ;
  input [1:0]Q;
  input [2:0]S;
  input [3:0]\rx_a_reg[7] ;
  input [3:0]\rx_a_reg[11] ;
  input [3:0]\rx_a_reg[15] ;
  input [3:0]\rx_a_reg[19] ;
  input [31:0]\ram_reg[31] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire \b2c_data_concat_reg[25] ;
  wire \b2c_data_concat_reg[25]_0 ;
  wire \b2c_data_concat_reg[25]_1 ;
  wire \b2c_data_concat_reg[25]_2 ;
  wire \b2c_data_concat_reg[25]_3 ;
  wire \b2c_data_concat_reg[25]_4 ;
  wire \b2c_data_concat_reg[26] ;
  wire \cdc_reg[0]_i_2_n_0 ;
  wire \cdc_reg[0]_i_3_n_0 ;
  wire \cdc_reg[10]_i_2_n_0 ;
  wire \cdc_reg[10]_i_3_n_0 ;
  wire \cdc_reg[11]_i_2_n_0 ;
  wire \cdc_reg[11]_i_3_n_0 ;
  wire \cdc_reg[12]_i_2_n_0 ;
  wire \cdc_reg[12]_i_3_n_0 ;
  wire \cdc_reg[13]_i_2_n_0 ;
  wire \cdc_reg[13]_i_3_n_0 ;
  wire \cdc_reg[14]_i_2_n_0 ;
  wire \cdc_reg[14]_i_3_n_0 ;
  wire \cdc_reg[15]_i_2_n_0 ;
  wire \cdc_reg[15]_i_3_n_0 ;
  wire \cdc_reg[16]_i_2_n_0 ;
  wire \cdc_reg[16]_i_3_n_0 ;
  wire \cdc_reg[17]_i_2_n_0 ;
  wire \cdc_reg[17]_i_3_n_0 ;
  wire \cdc_reg[18]_i_2_n_0 ;
  wire \cdc_reg[18]_i_3_n_0 ;
  wire \cdc_reg[19]_i_2_n_0 ;
  wire \cdc_reg[19]_i_3_n_0 ;
  wire \cdc_reg[1]_i_2_n_0 ;
  wire \cdc_reg[1]_i_3_n_0 ;
  wire \cdc_reg[20]_i_2_n_0 ;
  wire \cdc_reg[20]_i_3_n_0 ;
  wire \cdc_reg[21]_i_2_n_0 ;
  wire \cdc_reg[21]_i_3_n_0 ;
  wire \cdc_reg[22]_i_2_n_0 ;
  wire \cdc_reg[22]_i_3_n_0 ;
  wire \cdc_reg[23]_i_2_n_0 ;
  wire \cdc_reg[23]_i_3_n_0 ;
  wire \cdc_reg[24]_i_2_n_0 ;
  wire \cdc_reg[24]_i_3_n_0 ;
  wire \cdc_reg[25]_i_2_n_0 ;
  wire \cdc_reg[25]_i_3_n_0 ;
  wire \cdc_reg[26]_i_2_n_0 ;
  wire \cdc_reg[26]_i_3_n_0 ;
  wire \cdc_reg[27]_i_2_n_0 ;
  wire \cdc_reg[27]_i_3_n_0 ;
  wire \cdc_reg[28]_i_2_n_0 ;
  wire \cdc_reg[28]_i_3_n_0 ;
  wire \cdc_reg[29]_i_2_n_0 ;
  wire \cdc_reg[29]_i_3_n_0 ;
  wire \cdc_reg[2]_i_2_n_0 ;
  wire \cdc_reg[2]_i_3_n_0 ;
  wire \cdc_reg[30]_i_2_n_0 ;
  wire \cdc_reg[30]_i_3_n_0 ;
  wire \cdc_reg[31]_i_5_n_0 ;
  wire \cdc_reg[31]_i_6_n_0 ;
  wire \cdc_reg[3]_i_2_n_0 ;
  wire \cdc_reg[3]_i_3_n_0 ;
  wire \cdc_reg[4]_i_2_n_0 ;
  wire \cdc_reg[4]_i_3_n_0 ;
  wire \cdc_reg[5]_i_2_n_0 ;
  wire \cdc_reg[5]_i_3_n_0 ;
  wire \cdc_reg[6]_i_2_n_0 ;
  wire \cdc_reg[6]_i_3_n_0 ;
  wire \cdc_reg[7]_i_2_n_0 ;
  wire \cdc_reg[7]_i_3_n_0 ;
  wire \cdc_reg[8]_i_2_n_0 ;
  wire \cdc_reg[8]_i_3_n_0 ;
  wire \cdc_reg[9]_i_2_n_0 ;
  wire \cdc_reg[9]_i_3_n_0 ;
  wire [31:0]\cdc_reg_reg[31] ;
  wire chiplink_rx_clk;
  wire maybe_full;
  wire mem_0;
  wire [0:0]\mem_0_a_reg[19] ;
  wire mem_1;
  wire mem_2;
  wire mem_3;
  wire mem_4;
  wire mem_5;
  wire mem_6;
  wire mem_7;
  wire ram_out_valid_reg;
  wire [31:0]\ram_reg[31] ;
  wire ready_reg;
  wire ready_reg0;
  wire ready_reg_0;
  wire ready_reg_1;
  wire reg__reg;
  wire \ridx_ridx_bin_reg[0] ;
  wire \ridx_ridx_bin_reg[0]_0 ;
  wire \ridx_ridx_bin_reg[1] ;
  wire ridx_ridx_gray_n_1;
  wire ridx_ridx_gray_n_2;
  wire ridx_ridx_gray_n_3;
  wire [0:0]rx_a;
  wire [3:0]\rx_a_reg[11] ;
  wire [3:0]\rx_a_reg[15] ;
  wire [3:0]\rx_a_reg[19] ;
  wire [18:0]\rx_a_reg[5] ;
  wire \rx_a_reg[5]_0 ;
  wire [3:0]\rx_a_reg[7] ;
  wire \rx_e_reg[1] ;
  wire [31:0]rx_io_a_mem_0;
  wire [31:0]rx_io_a_mem_1;
  wire [31:0]rx_io_a_mem_2;
  wire [31:0]rx_io_a_mem_3;
  wire [31:0]rx_io_a_mem_4;
  wire [31:0]rx_io_a_mem_5;
  wire [31:0]rx_io_a_mem_6;
  wire [31:0]rx_io_a_mem_7;
  wire [3:0]rx_io_a_ridx;
  wire rx_io_a_safe_ridx_valid;
  wire rx_io_a_safe_widx_valid;
  wire rx_reset;
  wire sink_extend_n_0;
  wire sink_valid_io_out;
  wire sink_valid_n_24;
  wire sink_valid_n_25;
  wire sink_valid_n_26;
  wire sink_valid_n_28;
  wire source_valid_0_n_0;
  wire sync_0;
  wire sync_2_reg;
  wire [2:0]sync_2_reg_0;
  wire [12:0]tx_d;
  wire [19:0]\tx_d_reg[19] ;
  wire [20:0]tx_z_3;
  wire [2:0]widx;
  wire [2:0]widx_widx_bin;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[0]_i_2 
       (.I0(rx_io_a_mem_0[0]),
        .I1(rx_io_a_mem_1[0]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[0]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[0]),
        .O(\cdc_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[0]_i_3 
       (.I0(rx_io_a_mem_4[0]),
        .I1(rx_io_a_mem_5[0]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[0]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[0]),
        .O(\cdc_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_2 
       (.I0(rx_io_a_mem_0[10]),
        .I1(rx_io_a_mem_1[10]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[10]),
        .O(\cdc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_3 
       (.I0(rx_io_a_mem_4[10]),
        .I1(rx_io_a_mem_5[10]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[10]),
        .O(\cdc_reg[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_2 
       (.I0(rx_io_a_mem_0[11]),
        .I1(rx_io_a_mem_1[11]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[11]),
        .O(\cdc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_3 
       (.I0(rx_io_a_mem_4[11]),
        .I1(rx_io_a_mem_5[11]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[11]),
        .O(\cdc_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_2 
       (.I0(rx_io_a_mem_0[12]),
        .I1(rx_io_a_mem_1[12]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[12]),
        .O(\cdc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_3 
       (.I0(rx_io_a_mem_4[12]),
        .I1(rx_io_a_mem_5[12]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[12]),
        .O(\cdc_reg[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[13]_i_2 
       (.I0(rx_io_a_mem_0[13]),
        .I1(rx_io_a_mem_1[13]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[13]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[13]),
        .O(\cdc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[13]_i_3 
       (.I0(rx_io_a_mem_4[13]),
        .I1(rx_io_a_mem_5[13]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[13]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[13]),
        .O(\cdc_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[14]_i_2 
       (.I0(rx_io_a_mem_0[14]),
        .I1(rx_io_a_mem_1[14]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[14]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[14]),
        .O(\cdc_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[14]_i_3 
       (.I0(rx_io_a_mem_4[14]),
        .I1(rx_io_a_mem_5[14]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[14]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[14]),
        .O(\cdc_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[15]_i_2 
       (.I0(rx_io_a_mem_0[15]),
        .I1(rx_io_a_mem_1[15]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[15]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[15]),
        .O(\cdc_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[15]_i_3 
       (.I0(rx_io_a_mem_4[15]),
        .I1(rx_io_a_mem_5[15]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[15]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[15]),
        .O(\cdc_reg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[16]_i_2 
       (.I0(rx_io_a_mem_0[16]),
        .I1(rx_io_a_mem_1[16]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[16]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[16]),
        .O(\cdc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[16]_i_3 
       (.I0(rx_io_a_mem_4[16]),
        .I1(rx_io_a_mem_5[16]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[16]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[16]),
        .O(\cdc_reg[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[17]_i_2 
       (.I0(rx_io_a_mem_0[17]),
        .I1(rx_io_a_mem_1[17]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[17]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[17]),
        .O(\cdc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[17]_i_3 
       (.I0(rx_io_a_mem_4[17]),
        .I1(rx_io_a_mem_5[17]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[17]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[17]),
        .O(\cdc_reg[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[18]_i_2 
       (.I0(rx_io_a_mem_0[18]),
        .I1(rx_io_a_mem_1[18]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[18]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[18]),
        .O(\cdc_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[18]_i_3 
       (.I0(rx_io_a_mem_4[18]),
        .I1(rx_io_a_mem_5[18]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[18]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[18]),
        .O(\cdc_reg[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[19]_i_2 
       (.I0(rx_io_a_mem_0[19]),
        .I1(rx_io_a_mem_1[19]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[19]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[19]),
        .O(\cdc_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[19]_i_3 
       (.I0(rx_io_a_mem_4[19]),
        .I1(rx_io_a_mem_5[19]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[19]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[19]),
        .O(\cdc_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[1]_i_2 
       (.I0(rx_io_a_mem_0[1]),
        .I1(rx_io_a_mem_1[1]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[1]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[1]),
        .O(\cdc_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[1]_i_3 
       (.I0(rx_io_a_mem_4[1]),
        .I1(rx_io_a_mem_5[1]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[1]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[1]),
        .O(\cdc_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[20]_i_2 
       (.I0(rx_io_a_mem_0[20]),
        .I1(rx_io_a_mem_1[20]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[20]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[20]),
        .O(\cdc_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[20]_i_3 
       (.I0(rx_io_a_mem_4[20]),
        .I1(rx_io_a_mem_5[20]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[20]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[20]),
        .O(\cdc_reg[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[21]_i_2 
       (.I0(rx_io_a_mem_0[21]),
        .I1(rx_io_a_mem_1[21]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[21]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[21]),
        .O(\cdc_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[21]_i_3 
       (.I0(rx_io_a_mem_4[21]),
        .I1(rx_io_a_mem_5[21]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[21]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[21]),
        .O(\cdc_reg[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[22]_i_2 
       (.I0(rx_io_a_mem_0[22]),
        .I1(rx_io_a_mem_1[22]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[22]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[22]),
        .O(\cdc_reg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[22]_i_3 
       (.I0(rx_io_a_mem_4[22]),
        .I1(rx_io_a_mem_5[22]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[22]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[22]),
        .O(\cdc_reg[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[23]_i_2 
       (.I0(rx_io_a_mem_0[23]),
        .I1(rx_io_a_mem_1[23]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[23]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[23]),
        .O(\cdc_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[23]_i_3 
       (.I0(rx_io_a_mem_4[23]),
        .I1(rx_io_a_mem_5[23]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[23]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[23]),
        .O(\cdc_reg[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[24]_i_2 
       (.I0(rx_io_a_mem_0[24]),
        .I1(rx_io_a_mem_1[24]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[24]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[24]),
        .O(\cdc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[24]_i_3 
       (.I0(rx_io_a_mem_4[24]),
        .I1(rx_io_a_mem_5[24]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[24]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[24]),
        .O(\cdc_reg[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[25]_i_2 
       (.I0(rx_io_a_mem_0[25]),
        .I1(rx_io_a_mem_1[25]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[25]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[25]),
        .O(\cdc_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[25]_i_3 
       (.I0(rx_io_a_mem_4[25]),
        .I1(rx_io_a_mem_5[25]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[25]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[25]),
        .O(\cdc_reg[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[26]_i_2 
       (.I0(rx_io_a_mem_0[26]),
        .I1(rx_io_a_mem_1[26]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[26]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[26]),
        .O(\cdc_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[26]_i_3 
       (.I0(rx_io_a_mem_4[26]),
        .I1(rx_io_a_mem_5[26]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[26]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[26]),
        .O(\cdc_reg[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[27]_i_2 
       (.I0(rx_io_a_mem_0[27]),
        .I1(rx_io_a_mem_1[27]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[27]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[27]),
        .O(\cdc_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[27]_i_3 
       (.I0(rx_io_a_mem_4[27]),
        .I1(rx_io_a_mem_5[27]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[27]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[27]),
        .O(\cdc_reg[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[28]_i_2 
       (.I0(rx_io_a_mem_0[28]),
        .I1(rx_io_a_mem_1[28]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[28]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[28]),
        .O(\cdc_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[28]_i_3 
       (.I0(rx_io_a_mem_4[28]),
        .I1(rx_io_a_mem_5[28]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[28]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[28]),
        .O(\cdc_reg[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[29]_i_2 
       (.I0(rx_io_a_mem_0[29]),
        .I1(rx_io_a_mem_1[29]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[29]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[29]),
        .O(\cdc_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[29]_i_3 
       (.I0(rx_io_a_mem_4[29]),
        .I1(rx_io_a_mem_5[29]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[29]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[29]),
        .O(\cdc_reg[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[2]_i_2 
       (.I0(rx_io_a_mem_0[2]),
        .I1(rx_io_a_mem_1[2]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[2]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[2]),
        .O(\cdc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[2]_i_3 
       (.I0(rx_io_a_mem_4[2]),
        .I1(rx_io_a_mem_5[2]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[2]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[2]),
        .O(\cdc_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[30]_i_2 
       (.I0(rx_io_a_mem_0[30]),
        .I1(rx_io_a_mem_1[30]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[30]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[30]),
        .O(\cdc_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[30]_i_3 
       (.I0(rx_io_a_mem_4[30]),
        .I1(rx_io_a_mem_5[30]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[30]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[30]),
        .O(\cdc_reg[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[31]_i_5 
       (.I0(rx_io_a_mem_0[31]),
        .I1(rx_io_a_mem_1[31]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[31]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[31]),
        .O(\cdc_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[31]_i_6 
       (.I0(rx_io_a_mem_4[31]),
        .I1(rx_io_a_mem_5[31]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[31]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[31]),
        .O(\cdc_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_2 
       (.I0(rx_io_a_mem_0[3]),
        .I1(rx_io_a_mem_1[3]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[3]),
        .O(\cdc_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_3 
       (.I0(rx_io_a_mem_4[3]),
        .I1(rx_io_a_mem_5[3]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[3]),
        .O(\cdc_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_2 
       (.I0(rx_io_a_mem_0[4]),
        .I1(rx_io_a_mem_1[4]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[4]),
        .O(\cdc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_3 
       (.I0(rx_io_a_mem_4[4]),
        .I1(rx_io_a_mem_5[4]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[4]),
        .O(\cdc_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_2 
       (.I0(rx_io_a_mem_0[5]),
        .I1(rx_io_a_mem_1[5]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[5]),
        .O(\cdc_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_3 
       (.I0(rx_io_a_mem_4[5]),
        .I1(rx_io_a_mem_5[5]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[5]),
        .O(\cdc_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[6]_i_2 
       (.I0(rx_io_a_mem_0[6]),
        .I1(rx_io_a_mem_1[6]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[6]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[6]),
        .O(\cdc_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[6]_i_3 
       (.I0(rx_io_a_mem_4[6]),
        .I1(rx_io_a_mem_5[6]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[6]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[6]),
        .O(\cdc_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[7]_i_2 
       (.I0(rx_io_a_mem_0[7]),
        .I1(rx_io_a_mem_1[7]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[7]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[7]),
        .O(\cdc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[7]_i_3 
       (.I0(rx_io_a_mem_4[7]),
        .I1(rx_io_a_mem_5[7]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[7]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[7]),
        .O(\cdc_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[8]_i_2 
       (.I0(rx_io_a_mem_0[8]),
        .I1(rx_io_a_mem_1[8]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[8]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[8]),
        .O(\cdc_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[8]_i_3 
       (.I0(rx_io_a_mem_4[8]),
        .I1(rx_io_a_mem_5[8]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[8]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[8]),
        .O(\cdc_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_2 
       (.I0(rx_io_a_mem_0[9]),
        .I1(rx_io_a_mem_1[9]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_2[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_3[9]),
        .O(\cdc_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_3 
       (.I0(rx_io_a_mem_4[9]),
        .I1(rx_io_a_mem_5[9]),
        .I2(\ridx_ridx_bin_reg[0]_0 ),
        .I3(rx_io_a_mem_6[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_a_mem_7[9]),
        .O(\cdc_reg[9]_i_3_n_0 ));
  MUXF7 \cdc_reg_reg[0]_i_1 
       (.I0(\cdc_reg[0]_i_2_n_0 ),
        .I1(\cdc_reg[0]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [0]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[10]_i_1 
       (.I0(\cdc_reg[10]_i_2_n_0 ),
        .I1(\cdc_reg[10]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [10]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[11]_i_1 
       (.I0(\cdc_reg[11]_i_2_n_0 ),
        .I1(\cdc_reg[11]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [11]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[12]_i_1 
       (.I0(\cdc_reg[12]_i_2_n_0 ),
        .I1(\cdc_reg[12]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [12]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[13]_i_1 
       (.I0(\cdc_reg[13]_i_2_n_0 ),
        .I1(\cdc_reg[13]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [13]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[14]_i_1 
       (.I0(\cdc_reg[14]_i_2_n_0 ),
        .I1(\cdc_reg[14]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [14]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[15]_i_1 
       (.I0(\cdc_reg[15]_i_2_n_0 ),
        .I1(\cdc_reg[15]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [15]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[16]_i_1 
       (.I0(\cdc_reg[16]_i_2_n_0 ),
        .I1(\cdc_reg[16]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [16]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[17]_i_1 
       (.I0(\cdc_reg[17]_i_2_n_0 ),
        .I1(\cdc_reg[17]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [17]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[18]_i_1 
       (.I0(\cdc_reg[18]_i_2_n_0 ),
        .I1(\cdc_reg[18]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [18]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[19]_i_1 
       (.I0(\cdc_reg[19]_i_2_n_0 ),
        .I1(\cdc_reg[19]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [19]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[1]_i_1 
       (.I0(\cdc_reg[1]_i_2_n_0 ),
        .I1(\cdc_reg[1]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [1]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[20]_i_1 
       (.I0(\cdc_reg[20]_i_2_n_0 ),
        .I1(\cdc_reg[20]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [20]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[21]_i_1 
       (.I0(\cdc_reg[21]_i_2_n_0 ),
        .I1(\cdc_reg[21]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [21]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[22]_i_1 
       (.I0(\cdc_reg[22]_i_2_n_0 ),
        .I1(\cdc_reg[22]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [22]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[23]_i_1 
       (.I0(\cdc_reg[23]_i_2_n_0 ),
        .I1(\cdc_reg[23]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [23]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[24]_i_1 
       (.I0(\cdc_reg[24]_i_2_n_0 ),
        .I1(\cdc_reg[24]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [24]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[25]_i_1 
       (.I0(\cdc_reg[25]_i_2_n_0 ),
        .I1(\cdc_reg[25]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [25]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[26]_i_1 
       (.I0(\cdc_reg[26]_i_2_n_0 ),
        .I1(\cdc_reg[26]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [26]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[27]_i_1 
       (.I0(\cdc_reg[27]_i_2_n_0 ),
        .I1(\cdc_reg[27]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [27]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[28]_i_1 
       (.I0(\cdc_reg[28]_i_2_n_0 ),
        .I1(\cdc_reg[28]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [28]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[29]_i_1 
       (.I0(\cdc_reg[29]_i_2_n_0 ),
        .I1(\cdc_reg[29]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [29]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[2]_i_1 
       (.I0(\cdc_reg[2]_i_2_n_0 ),
        .I1(\cdc_reg[2]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [2]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[30]_i_1 
       (.I0(\cdc_reg[30]_i_2_n_0 ),
        .I1(\cdc_reg[30]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [30]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[31]_i_2 
       (.I0(\cdc_reg[31]_i_5_n_0 ),
        .I1(\cdc_reg[31]_i_6_n_0 ),
        .O(\cdc_reg_reg[31] [31]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[3]_i_1 
       (.I0(\cdc_reg[3]_i_2_n_0 ),
        .I1(\cdc_reg[3]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [3]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[4]_i_1 
       (.I0(\cdc_reg[4]_i_2_n_0 ),
        .I1(\cdc_reg[4]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [4]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[5]_i_1 
       (.I0(\cdc_reg[5]_i_2_n_0 ),
        .I1(\cdc_reg[5]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [5]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[6]_i_1 
       (.I0(\cdc_reg[6]_i_2_n_0 ),
        .I1(\cdc_reg[6]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [6]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[7]_i_1 
       (.I0(\cdc_reg[7]_i_2_n_0 ),
        .I1(\cdc_reg[7]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [7]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[8]_i_1 
       (.I0(\cdc_reg[8]_i_2_n_0 ),
        .I1(\cdc_reg[8]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [8]),
        .S(\ridx_ridx_bin_reg[0] ));
  MUXF7 \cdc_reg_reg[9]_i_1 
       (.I0(\cdc_reg[9]_i_2_n_0 ),
        .I1(\cdc_reg[9]_i_3_n_0 ),
        .O(\cdc_reg_reg[31] [9]),
        .S(\ridx_ridx_bin_reg[0] ));
  FDRE \mem_0_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_0[0]),
        .R(1'b0));
  FDRE \mem_0_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_0[10]),
        .R(1'b0));
  FDRE \mem_0_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_0[11]),
        .R(1'b0));
  FDRE \mem_0_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_0[12]),
        .R(1'b0));
  FDRE \mem_0_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_0[13]),
        .R(1'b0));
  FDRE \mem_0_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_0[14]),
        .R(1'b0));
  FDRE \mem_0_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_0[15]),
        .R(1'b0));
  FDRE \mem_0_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_0[16]),
        .R(1'b0));
  FDRE \mem_0_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_0[17]),
        .R(1'b0));
  FDRE \mem_0_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_0[18]),
        .R(1'b0));
  FDRE \mem_0_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_0[19]),
        .R(1'b0));
  FDRE \mem_0_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_0[1]),
        .R(1'b0));
  FDRE \mem_0_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_0[20]),
        .R(1'b0));
  FDRE \mem_0_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_0[21]),
        .R(1'b0));
  FDRE \mem_0_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_0[22]),
        .R(1'b0));
  FDRE \mem_0_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_0[23]),
        .R(1'b0));
  FDRE \mem_0_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_0[24]),
        .R(1'b0));
  FDRE \mem_0_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_0[25]),
        .R(1'b0));
  FDRE \mem_0_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_0[26]),
        .R(1'b0));
  FDRE \mem_0_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_0[27]),
        .R(1'b0));
  FDRE \mem_0_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_0[28]),
        .R(1'b0));
  FDRE \mem_0_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_0[29]),
        .R(1'b0));
  FDRE \mem_0_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_0[2]),
        .R(1'b0));
  FDRE \mem_0_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_0[30]),
        .R(1'b0));
  FDRE \mem_0_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_0[31]),
        .R(1'b0));
  FDRE \mem_0_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_0[3]),
        .R(1'b0));
  FDRE \mem_0_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_0[4]),
        .R(1'b0));
  FDRE \mem_0_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_0[5]),
        .R(1'b0));
  FDRE \mem_0_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_0[6]),
        .R(1'b0));
  FDRE \mem_0_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_0[7]),
        .R(1'b0));
  FDRE \mem_0_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_0[8]),
        .R(1'b0));
  FDRE \mem_0_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_0[9]),
        .R(1'b0));
  FDRE \mem_1_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_1[0]),
        .R(1'b0));
  FDRE \mem_1_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_1[10]),
        .R(1'b0));
  FDRE \mem_1_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_1[11]),
        .R(1'b0));
  FDRE \mem_1_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_1[12]),
        .R(1'b0));
  FDRE \mem_1_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_1[13]),
        .R(1'b0));
  FDRE \mem_1_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_1[14]),
        .R(1'b0));
  FDRE \mem_1_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_1[15]),
        .R(1'b0));
  FDRE \mem_1_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_1[16]),
        .R(1'b0));
  FDRE \mem_1_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_1[17]),
        .R(1'b0));
  FDRE \mem_1_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_1[18]),
        .R(1'b0));
  FDRE \mem_1_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_1[19]),
        .R(1'b0));
  FDRE \mem_1_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_1[1]),
        .R(1'b0));
  FDRE \mem_1_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_1[20]),
        .R(1'b0));
  FDRE \mem_1_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_1[21]),
        .R(1'b0));
  FDRE \mem_1_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_1[22]),
        .R(1'b0));
  FDRE \mem_1_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_1[23]),
        .R(1'b0));
  FDRE \mem_1_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_1[24]),
        .R(1'b0));
  FDRE \mem_1_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_1[25]),
        .R(1'b0));
  FDRE \mem_1_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_1[26]),
        .R(1'b0));
  FDRE \mem_1_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_1[27]),
        .R(1'b0));
  FDRE \mem_1_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_1[28]),
        .R(1'b0));
  FDRE \mem_1_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_1[29]),
        .R(1'b0));
  FDRE \mem_1_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_1[2]),
        .R(1'b0));
  FDRE \mem_1_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_1[30]),
        .R(1'b0));
  FDRE \mem_1_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_1[31]),
        .R(1'b0));
  FDRE \mem_1_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_1[3]),
        .R(1'b0));
  FDRE \mem_1_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_1[4]),
        .R(1'b0));
  FDRE \mem_1_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_1[5]),
        .R(1'b0));
  FDRE \mem_1_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_1[6]),
        .R(1'b0));
  FDRE \mem_1_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_1[7]),
        .R(1'b0));
  FDRE \mem_1_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_1[8]),
        .R(1'b0));
  FDRE \mem_1_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_1[9]),
        .R(1'b0));
  FDRE \mem_2_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_2[0]),
        .R(1'b0));
  FDRE \mem_2_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_2[10]),
        .R(1'b0));
  FDRE \mem_2_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_2[11]),
        .R(1'b0));
  FDRE \mem_2_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_2[12]),
        .R(1'b0));
  FDRE \mem_2_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_2[13]),
        .R(1'b0));
  FDRE \mem_2_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_2[14]),
        .R(1'b0));
  FDRE \mem_2_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_2[15]),
        .R(1'b0));
  FDRE \mem_2_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_2[16]),
        .R(1'b0));
  FDRE \mem_2_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_2[17]),
        .R(1'b0));
  FDRE \mem_2_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_2[18]),
        .R(1'b0));
  FDRE \mem_2_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_2[19]),
        .R(1'b0));
  FDRE \mem_2_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_2[1]),
        .R(1'b0));
  FDRE \mem_2_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_2[20]),
        .R(1'b0));
  FDRE \mem_2_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_2[21]),
        .R(1'b0));
  FDRE \mem_2_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_2[22]),
        .R(1'b0));
  FDRE \mem_2_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_2[23]),
        .R(1'b0));
  FDRE \mem_2_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_2[24]),
        .R(1'b0));
  FDRE \mem_2_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_2[25]),
        .R(1'b0));
  FDRE \mem_2_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_2[26]),
        .R(1'b0));
  FDRE \mem_2_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_2[27]),
        .R(1'b0));
  FDRE \mem_2_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_2[28]),
        .R(1'b0));
  FDRE \mem_2_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_2[29]),
        .R(1'b0));
  FDRE \mem_2_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_2[2]),
        .R(1'b0));
  FDRE \mem_2_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_2[30]),
        .R(1'b0));
  FDRE \mem_2_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_2[31]),
        .R(1'b0));
  FDRE \mem_2_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_2[3]),
        .R(1'b0));
  FDRE \mem_2_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_2[4]),
        .R(1'b0));
  FDRE \mem_2_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_2[5]),
        .R(1'b0));
  FDRE \mem_2_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_2[6]),
        .R(1'b0));
  FDRE \mem_2_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_2[7]),
        .R(1'b0));
  FDRE \mem_2_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_2[8]),
        .R(1'b0));
  FDRE \mem_2_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_2[9]),
        .R(1'b0));
  FDRE \mem_3_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_3[0]),
        .R(1'b0));
  FDRE \mem_3_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_3[10]),
        .R(1'b0));
  FDRE \mem_3_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_3[11]),
        .R(1'b0));
  FDRE \mem_3_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_3[12]),
        .R(1'b0));
  FDRE \mem_3_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_3[13]),
        .R(1'b0));
  FDRE \mem_3_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_3[14]),
        .R(1'b0));
  FDRE \mem_3_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_3[15]),
        .R(1'b0));
  FDRE \mem_3_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_3[16]),
        .R(1'b0));
  FDRE \mem_3_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_3[17]),
        .R(1'b0));
  FDRE \mem_3_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_3[18]),
        .R(1'b0));
  FDRE \mem_3_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_3[19]),
        .R(1'b0));
  FDRE \mem_3_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_3[1]),
        .R(1'b0));
  FDRE \mem_3_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_3[20]),
        .R(1'b0));
  FDRE \mem_3_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_3[21]),
        .R(1'b0));
  FDRE \mem_3_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_3[22]),
        .R(1'b0));
  FDRE \mem_3_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_3[23]),
        .R(1'b0));
  FDRE \mem_3_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_3[24]),
        .R(1'b0));
  FDRE \mem_3_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_3[25]),
        .R(1'b0));
  FDRE \mem_3_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_3[26]),
        .R(1'b0));
  FDRE \mem_3_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_3[27]),
        .R(1'b0));
  FDRE \mem_3_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_3[28]),
        .R(1'b0));
  FDRE \mem_3_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_3[29]),
        .R(1'b0));
  FDRE \mem_3_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_3[2]),
        .R(1'b0));
  FDRE \mem_3_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_3[30]),
        .R(1'b0));
  FDRE \mem_3_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_3[31]),
        .R(1'b0));
  FDRE \mem_3_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_3[3]),
        .R(1'b0));
  FDRE \mem_3_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_3[4]),
        .R(1'b0));
  FDRE \mem_3_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_3[5]),
        .R(1'b0));
  FDRE \mem_3_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_3[6]),
        .R(1'b0));
  FDRE \mem_3_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_3[7]),
        .R(1'b0));
  FDRE \mem_3_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_3[8]),
        .R(1'b0));
  FDRE \mem_3_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_3[9]),
        .R(1'b0));
  FDRE \mem_4_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_4[0]),
        .R(1'b0));
  FDRE \mem_4_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_4[10]),
        .R(1'b0));
  FDRE \mem_4_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_4[11]),
        .R(1'b0));
  FDRE \mem_4_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_4[12]),
        .R(1'b0));
  FDRE \mem_4_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_4[13]),
        .R(1'b0));
  FDRE \mem_4_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_4[14]),
        .R(1'b0));
  FDRE \mem_4_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_4[15]),
        .R(1'b0));
  FDRE \mem_4_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_4[16]),
        .R(1'b0));
  FDRE \mem_4_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_4[17]),
        .R(1'b0));
  FDRE \mem_4_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_4[18]),
        .R(1'b0));
  FDRE \mem_4_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_4[19]),
        .R(1'b0));
  FDRE \mem_4_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_4[1]),
        .R(1'b0));
  FDRE \mem_4_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_4[20]),
        .R(1'b0));
  FDRE \mem_4_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_4[21]),
        .R(1'b0));
  FDRE \mem_4_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_4[22]),
        .R(1'b0));
  FDRE \mem_4_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_4[23]),
        .R(1'b0));
  FDRE \mem_4_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_4[24]),
        .R(1'b0));
  FDRE \mem_4_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_4[25]),
        .R(1'b0));
  FDRE \mem_4_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_4[26]),
        .R(1'b0));
  FDRE \mem_4_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_4[27]),
        .R(1'b0));
  FDRE \mem_4_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_4[28]),
        .R(1'b0));
  FDRE \mem_4_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_4[29]),
        .R(1'b0));
  FDRE \mem_4_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_4[2]),
        .R(1'b0));
  FDRE \mem_4_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_4[30]),
        .R(1'b0));
  FDRE \mem_4_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_4[31]),
        .R(1'b0));
  FDRE \mem_4_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_4[3]),
        .R(1'b0));
  FDRE \mem_4_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_4[4]),
        .R(1'b0));
  FDRE \mem_4_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_4[5]),
        .R(1'b0));
  FDRE \mem_4_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_4[6]),
        .R(1'b0));
  FDRE \mem_4_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_4[7]),
        .R(1'b0));
  FDRE \mem_4_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_4[8]),
        .R(1'b0));
  FDRE \mem_4_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_4[9]),
        .R(1'b0));
  FDRE \mem_5_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_5[0]),
        .R(1'b0));
  FDRE \mem_5_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_5[10]),
        .R(1'b0));
  FDRE \mem_5_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_5[11]),
        .R(1'b0));
  FDRE \mem_5_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_5[12]),
        .R(1'b0));
  FDRE \mem_5_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_5[13]),
        .R(1'b0));
  FDRE \mem_5_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_5[14]),
        .R(1'b0));
  FDRE \mem_5_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_5[15]),
        .R(1'b0));
  FDRE \mem_5_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_5[16]),
        .R(1'b0));
  FDRE \mem_5_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_5[17]),
        .R(1'b0));
  FDRE \mem_5_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_5[18]),
        .R(1'b0));
  FDRE \mem_5_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_5[19]),
        .R(1'b0));
  FDRE \mem_5_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_5[1]),
        .R(1'b0));
  FDRE \mem_5_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_5[20]),
        .R(1'b0));
  FDRE \mem_5_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_5[21]),
        .R(1'b0));
  FDRE \mem_5_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_5[22]),
        .R(1'b0));
  FDRE \mem_5_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_5[23]),
        .R(1'b0));
  FDRE \mem_5_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_5[24]),
        .R(1'b0));
  FDRE \mem_5_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_5[25]),
        .R(1'b0));
  FDRE \mem_5_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_5[26]),
        .R(1'b0));
  FDRE \mem_5_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_5[27]),
        .R(1'b0));
  FDRE \mem_5_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_5[28]),
        .R(1'b0));
  FDRE \mem_5_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_5[29]),
        .R(1'b0));
  FDRE \mem_5_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_5[2]),
        .R(1'b0));
  FDRE \mem_5_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_5[30]),
        .R(1'b0));
  FDRE \mem_5_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_5[31]),
        .R(1'b0));
  FDRE \mem_5_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_5[3]),
        .R(1'b0));
  FDRE \mem_5_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_5[4]),
        .R(1'b0));
  FDRE \mem_5_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_5[5]),
        .R(1'b0));
  FDRE \mem_5_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_5[6]),
        .R(1'b0));
  FDRE \mem_5_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_5[7]),
        .R(1'b0));
  FDRE \mem_5_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_5[8]),
        .R(1'b0));
  FDRE \mem_5_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_5[9]),
        .R(1'b0));
  FDRE \mem_6_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_6[0]),
        .R(1'b0));
  FDRE \mem_6_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_6[10]),
        .R(1'b0));
  FDRE \mem_6_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_6[11]),
        .R(1'b0));
  FDRE \mem_6_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_6[12]),
        .R(1'b0));
  FDRE \mem_6_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_6[13]),
        .R(1'b0));
  FDRE \mem_6_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_6[14]),
        .R(1'b0));
  FDRE \mem_6_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_6[15]),
        .R(1'b0));
  FDRE \mem_6_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_6[16]),
        .R(1'b0));
  FDRE \mem_6_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_6[17]),
        .R(1'b0));
  FDRE \mem_6_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_6[18]),
        .R(1'b0));
  FDRE \mem_6_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_6[19]),
        .R(1'b0));
  FDRE \mem_6_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_6[1]),
        .R(1'b0));
  FDRE \mem_6_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_6[20]),
        .R(1'b0));
  FDRE \mem_6_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_6[21]),
        .R(1'b0));
  FDRE \mem_6_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_6[22]),
        .R(1'b0));
  FDRE \mem_6_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_6[23]),
        .R(1'b0));
  FDRE \mem_6_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_6[24]),
        .R(1'b0));
  FDRE \mem_6_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_6[25]),
        .R(1'b0));
  FDRE \mem_6_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_6[26]),
        .R(1'b0));
  FDRE \mem_6_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_6[27]),
        .R(1'b0));
  FDRE \mem_6_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_6[28]),
        .R(1'b0));
  FDRE \mem_6_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_6[29]),
        .R(1'b0));
  FDRE \mem_6_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_6[2]),
        .R(1'b0));
  FDRE \mem_6_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_6[30]),
        .R(1'b0));
  FDRE \mem_6_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_6[31]),
        .R(1'b0));
  FDRE \mem_6_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_6[3]),
        .R(1'b0));
  FDRE \mem_6_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_6[4]),
        .R(1'b0));
  FDRE \mem_6_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_6[5]),
        .R(1'b0));
  FDRE \mem_6_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_6[6]),
        .R(1'b0));
  FDRE \mem_6_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_6[7]),
        .R(1'b0));
  FDRE \mem_6_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_6[8]),
        .R(1'b0));
  FDRE \mem_6_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_6[9]),
        .R(1'b0));
  FDRE \mem_7_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [0]),
        .Q(rx_io_a_mem_7[0]),
        .R(1'b0));
  FDRE \mem_7_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [10]),
        .Q(rx_io_a_mem_7[10]),
        .R(1'b0));
  FDRE \mem_7_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [11]),
        .Q(rx_io_a_mem_7[11]),
        .R(1'b0));
  FDRE \mem_7_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [12]),
        .Q(rx_io_a_mem_7[12]),
        .R(1'b0));
  FDRE \mem_7_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [13]),
        .Q(rx_io_a_mem_7[13]),
        .R(1'b0));
  FDRE \mem_7_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [14]),
        .Q(rx_io_a_mem_7[14]),
        .R(1'b0));
  FDRE \mem_7_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [15]),
        .Q(rx_io_a_mem_7[15]),
        .R(1'b0));
  FDRE \mem_7_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [16]),
        .Q(rx_io_a_mem_7[16]),
        .R(1'b0));
  FDRE \mem_7_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [17]),
        .Q(rx_io_a_mem_7[17]),
        .R(1'b0));
  FDRE \mem_7_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [18]),
        .Q(rx_io_a_mem_7[18]),
        .R(1'b0));
  FDRE \mem_7_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [19]),
        .Q(rx_io_a_mem_7[19]),
        .R(1'b0));
  FDRE \mem_7_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [1]),
        .Q(rx_io_a_mem_7[1]),
        .R(1'b0));
  FDRE \mem_7_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [20]),
        .Q(rx_io_a_mem_7[20]),
        .R(1'b0));
  FDRE \mem_7_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [21]),
        .Q(rx_io_a_mem_7[21]),
        .R(1'b0));
  FDRE \mem_7_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [22]),
        .Q(rx_io_a_mem_7[22]),
        .R(1'b0));
  FDRE \mem_7_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [23]),
        .Q(rx_io_a_mem_7[23]),
        .R(1'b0));
  FDRE \mem_7_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [24]),
        .Q(rx_io_a_mem_7[24]),
        .R(1'b0));
  FDRE \mem_7_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [25]),
        .Q(rx_io_a_mem_7[25]),
        .R(1'b0));
  FDRE \mem_7_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [26]),
        .Q(rx_io_a_mem_7[26]),
        .R(1'b0));
  FDRE \mem_7_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [27]),
        .Q(rx_io_a_mem_7[27]),
        .R(1'b0));
  FDRE \mem_7_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [28]),
        .Q(rx_io_a_mem_7[28]),
        .R(1'b0));
  FDRE \mem_7_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [29]),
        .Q(rx_io_a_mem_7[29]),
        .R(1'b0));
  FDRE \mem_7_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [2]),
        .Q(rx_io_a_mem_7[2]),
        .R(1'b0));
  FDRE \mem_7_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [30]),
        .Q(rx_io_a_mem_7[30]),
        .R(1'b0));
  FDRE \mem_7_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [31]),
        .Q(rx_io_a_mem_7[31]),
        .R(1'b0));
  FDRE \mem_7_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [3]),
        .Q(rx_io_a_mem_7[3]),
        .R(1'b0));
  FDRE \mem_7_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [4]),
        .Q(rx_io_a_mem_7[4]),
        .R(1'b0));
  FDRE \mem_7_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [5]),
        .Q(rx_io_a_mem_7[5]),
        .R(1'b0));
  FDRE \mem_7_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [6]),
        .Q(rx_io_a_mem_7[6]),
        .R(1'b0));
  FDRE \mem_7_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [7]),
        .Q(rx_io_a_mem_7[7]),
        .R(1'b0));
  FDRE \mem_7_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [8]),
        .Q(rx_io_a_mem_7[8]),
        .R(1'b0));
  FDRE \mem_7_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(\ram_reg[31] [9]),
        .Q(rx_io_a_mem_7[9]),
        .R(1'b0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90 ridx_ridx_gray
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(ridx_ridx_gray_n_1),
        .ready_reg_reg_0(ridx_ridx_gray_n_2),
        .ready_reg_reg_1(ridx_ridx_gray_n_3),
        .rx_io_a_ridx(rx_io_a_ridx),
        .rx_reset(rx_reset),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_91 sink_extend
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .sync_2_reg(sink_extend_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_92 sink_valid
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\b2c_data_concat_reg[25] (\b2c_data_concat_reg[25] ),
        .\b2c_data_concat_reg[25]_0 (\b2c_data_concat_reg[25]_0 ),
        .\b2c_data_concat_reg[25]_1 (\b2c_data_concat_reg[25]_1 ),
        .\b2c_data_concat_reg[25]_2 (\b2c_data_concat_reg[25]_2 ),
        .\b2c_data_concat_reg[25]_3 (\b2c_data_concat_reg[25]_3 ),
        .\b2c_data_concat_reg[25]_4 (\b2c_data_concat_reg[25]_4 ),
        .\b2c_data_concat_reg[26] (\b2c_data_concat_reg[26] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full(maybe_full),
        .\mem_0_a_reg[19] (\mem_0_a_reg[19] ),
        .\mem_0_reg[0] (mem_0),
        .\mem_1_reg[0] (mem_1),
        .\mem_2_reg[0] (mem_2),
        .\mem_3_reg[0] (mem_3),
        .\mem_4_reg[0] (mem_4),
        .\mem_5_reg[0] (mem_5),
        .\mem_6_reg[0] (mem_6),
        .\mem_7_reg[0] (mem_7),
        .ram_out_valid_reg(ram_out_valid_reg),
        .ready_reg0(ready_reg0),
        .ready_reg_0(ready_reg_0),
        .ready_reg_1(ready_reg_1),
        .ready_reg_reg(ready_reg),
        .rx_a(rx_a),
        .\rx_a_reg[11] (\rx_a_reg[11] ),
        .\rx_a_reg[15] (\rx_a_reg[15] ),
        .\rx_a_reg[19] (\rx_a_reg[19] ),
        .\rx_a_reg[5] (\rx_a_reg[5] ),
        .\rx_a_reg[5]_0 (\rx_a_reg[5]_0 ),
        .\rx_a_reg[7] (\rx_a_reg[7] ),
        .\rx_e_reg[1] (sink_valid_io_out),
        .\rx_e_reg[1]_0 (\rx_e_reg[1] ),
        .rx_reset(rx_reset),
        .sync_0(sync_0),
        .sync_0_reg(sink_extend_n_0),
        .sync_0_reg_0(ridx_ridx_gray_n_2),
        .sync_0_reg_1(ridx_ridx_gray_n_1),
        .sync_0_reg_2(ridx_ridx_gray_n_3),
        .tx_d(tx_d),
        .\tx_d_reg[19] (\tx_d_reg[19] ),
        .tx_z_3(tx_z_3),
        .\widx_gray_reg[2] (widx),
        .\widx_gray_reg[2]_0 (sync_2_reg_0),
        .\widx_gray_reg[3] (sink_valid_n_28),
        .\widx_gray_reg[3]_0 (sync_2_reg),
        .\widx_widx_bin_reg[2] ({sink_valid_n_24,sink_valid_n_25,sink_valid_n_26}),
        .\widx_widx_bin_reg[2]_0 (widx_widx_bin));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_93 source_valid_0
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .sync_2_reg_c(source_valid_0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_94 source_valid_1
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .sync_0_reg_c(source_valid_0_n_0));
  FDCE \widx_gray_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[0]),
        .Q(sync_2_reg_0[0]));
  FDCE \widx_gray_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[1]),
        .Q(sync_2_reg_0[1]));
  FDCE \widx_gray_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[2]),
        .Q(sync_2_reg_0[2]));
  FDCE \widx_gray_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sink_valid_n_28),
        .Q(sync_2_reg));
  FDCE \widx_widx_bin_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sink_valid_n_26),
        .Q(widx_widx_bin[0]));
  FDCE \widx_widx_bin_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sink_valid_n_25),
        .Q(widx_widx_bin[1]));
  FDCE \widx_widx_bin_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sink_valid_n_24),
        .Q(widx_widx_bin[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_5
   (io_rxc_widx,
    ready_reg,
    \cdc_reg_reg[99] ,
    \cdc_reg_reg[79] ,
    \cdc_reg_reg[59] ,
    \cdc_reg_reg[39] ,
    \cdc_reg_reg[19] ,
    chiplink_rx_clk,
    rx_reset,
    io_rxc_ridx,
    sink_valid_io_out,
    E,
    D,
    \rx_b_reg[19] ,
    \rx_c_reg[19] ,
    \rx_d_reg[19] ,
    \rx_e_reg[19] );
  output io_rxc_widx;
  output ready_reg;
  output [19:0]\cdc_reg_reg[99] ;
  output [19:0]\cdc_reg_reg[79] ;
  output [19:0]\cdc_reg_reg[59] ;
  output [19:0]\cdc_reg_reg[39] ;
  output [19:0]\cdc_reg_reg[19] ;
  input chiplink_rx_clk;
  input rx_reset;
  input io_rxc_ridx;
  input sink_valid_io_out;
  input [0:0]E;
  input [19:0]D;
  input [19:0]\rx_b_reg[19] ;
  input [19:0]\rx_c_reg[19] ;
  input [19:0]\rx_d_reg[19] ;
  input [19:0]\rx_e_reg[19] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]\cdc_reg_reg[19] ;
  wire [19:0]\cdc_reg_reg[39] ;
  wire [19:0]\cdc_reg_reg[59] ;
  wire [19:0]\cdc_reg_reg[79] ;
  wire [19:0]\cdc_reg_reg[99] ;
  wire chiplink_rx_clk;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire ready_reg;
  wire ready_reg0;
  wire [19:0]\rx_b_reg[19] ;
  wire [19:0]\rx_c_reg[19] ;
  wire [19:0]\rx_d_reg[19] ;
  wire [19:0]\rx_e_reg[19] ;
  wire rx_reset;
  wire sink_valid_io_out;
  wire widx_widx_bin_i_1__0_n_0;

  FDRE \mem_0_a_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[0]),
        .Q(\cdc_reg_reg[99] [0]),
        .R(1'b0));
  FDRE \mem_0_a_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[10]),
        .Q(\cdc_reg_reg[99] [10]),
        .R(1'b0));
  FDRE \mem_0_a_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[11]),
        .Q(\cdc_reg_reg[99] [11]),
        .R(1'b0));
  FDRE \mem_0_a_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[12]),
        .Q(\cdc_reg_reg[99] [12]),
        .R(1'b0));
  FDRE \mem_0_a_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[13]),
        .Q(\cdc_reg_reg[99] [13]),
        .R(1'b0));
  FDRE \mem_0_a_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[14]),
        .Q(\cdc_reg_reg[99] [14]),
        .R(1'b0));
  FDRE \mem_0_a_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[15]),
        .Q(\cdc_reg_reg[99] [15]),
        .R(1'b0));
  FDRE \mem_0_a_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[16]),
        .Q(\cdc_reg_reg[99] [16]),
        .R(1'b0));
  FDRE \mem_0_a_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[17]),
        .Q(\cdc_reg_reg[99] [17]),
        .R(1'b0));
  FDRE \mem_0_a_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[18]),
        .Q(\cdc_reg_reg[99] [18]),
        .R(1'b0));
  FDRE \mem_0_a_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[19]),
        .Q(\cdc_reg_reg[99] [19]),
        .R(1'b0));
  FDRE \mem_0_a_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[1]),
        .Q(\cdc_reg_reg[99] [1]),
        .R(1'b0));
  FDRE \mem_0_a_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[2]),
        .Q(\cdc_reg_reg[99] [2]),
        .R(1'b0));
  FDRE \mem_0_a_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[3]),
        .Q(\cdc_reg_reg[99] [3]),
        .R(1'b0));
  FDRE \mem_0_a_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[4]),
        .Q(\cdc_reg_reg[99] [4]),
        .R(1'b0));
  FDRE \mem_0_a_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[5]),
        .Q(\cdc_reg_reg[99] [5]),
        .R(1'b0));
  FDRE \mem_0_a_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[6]),
        .Q(\cdc_reg_reg[99] [6]),
        .R(1'b0));
  FDRE \mem_0_a_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[7]),
        .Q(\cdc_reg_reg[99] [7]),
        .R(1'b0));
  FDRE \mem_0_a_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[8]),
        .Q(\cdc_reg_reg[99] [8]),
        .R(1'b0));
  FDRE \mem_0_a_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(D[9]),
        .Q(\cdc_reg_reg[99] [9]),
        .R(1'b0));
  FDRE \mem_0_b_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [0]),
        .Q(\cdc_reg_reg[79] [0]),
        .R(1'b0));
  FDRE \mem_0_b_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [10]),
        .Q(\cdc_reg_reg[79] [10]),
        .R(1'b0));
  FDRE \mem_0_b_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [11]),
        .Q(\cdc_reg_reg[79] [11]),
        .R(1'b0));
  FDRE \mem_0_b_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [12]),
        .Q(\cdc_reg_reg[79] [12]),
        .R(1'b0));
  FDRE \mem_0_b_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [13]),
        .Q(\cdc_reg_reg[79] [13]),
        .R(1'b0));
  FDRE \mem_0_b_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [14]),
        .Q(\cdc_reg_reg[79] [14]),
        .R(1'b0));
  FDRE \mem_0_b_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [15]),
        .Q(\cdc_reg_reg[79] [15]),
        .R(1'b0));
  FDRE \mem_0_b_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [16]),
        .Q(\cdc_reg_reg[79] [16]),
        .R(1'b0));
  FDRE \mem_0_b_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [17]),
        .Q(\cdc_reg_reg[79] [17]),
        .R(1'b0));
  FDRE \mem_0_b_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [18]),
        .Q(\cdc_reg_reg[79] [18]),
        .R(1'b0));
  FDRE \mem_0_b_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [19]),
        .Q(\cdc_reg_reg[79] [19]),
        .R(1'b0));
  FDRE \mem_0_b_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [1]),
        .Q(\cdc_reg_reg[79] [1]),
        .R(1'b0));
  FDRE \mem_0_b_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [2]),
        .Q(\cdc_reg_reg[79] [2]),
        .R(1'b0));
  FDRE \mem_0_b_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [3]),
        .Q(\cdc_reg_reg[79] [3]),
        .R(1'b0));
  FDRE \mem_0_b_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [4]),
        .Q(\cdc_reg_reg[79] [4]),
        .R(1'b0));
  FDRE \mem_0_b_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [5]),
        .Q(\cdc_reg_reg[79] [5]),
        .R(1'b0));
  FDRE \mem_0_b_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [6]),
        .Q(\cdc_reg_reg[79] [6]),
        .R(1'b0));
  FDRE \mem_0_b_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [7]),
        .Q(\cdc_reg_reg[79] [7]),
        .R(1'b0));
  FDRE \mem_0_b_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [8]),
        .Q(\cdc_reg_reg[79] [8]),
        .R(1'b0));
  FDRE \mem_0_b_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_b_reg[19] [9]),
        .Q(\cdc_reg_reg[79] [9]),
        .R(1'b0));
  FDRE \mem_0_c_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [0]),
        .Q(\cdc_reg_reg[59] [0]),
        .R(1'b0));
  FDRE \mem_0_c_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [10]),
        .Q(\cdc_reg_reg[59] [10]),
        .R(1'b0));
  FDRE \mem_0_c_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [11]),
        .Q(\cdc_reg_reg[59] [11]),
        .R(1'b0));
  FDRE \mem_0_c_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [12]),
        .Q(\cdc_reg_reg[59] [12]),
        .R(1'b0));
  FDRE \mem_0_c_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [13]),
        .Q(\cdc_reg_reg[59] [13]),
        .R(1'b0));
  FDRE \mem_0_c_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [14]),
        .Q(\cdc_reg_reg[59] [14]),
        .R(1'b0));
  FDRE \mem_0_c_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [15]),
        .Q(\cdc_reg_reg[59] [15]),
        .R(1'b0));
  FDRE \mem_0_c_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [16]),
        .Q(\cdc_reg_reg[59] [16]),
        .R(1'b0));
  FDRE \mem_0_c_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [17]),
        .Q(\cdc_reg_reg[59] [17]),
        .R(1'b0));
  FDRE \mem_0_c_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [18]),
        .Q(\cdc_reg_reg[59] [18]),
        .R(1'b0));
  FDRE \mem_0_c_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [19]),
        .Q(\cdc_reg_reg[59] [19]),
        .R(1'b0));
  FDRE \mem_0_c_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [1]),
        .Q(\cdc_reg_reg[59] [1]),
        .R(1'b0));
  FDRE \mem_0_c_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [2]),
        .Q(\cdc_reg_reg[59] [2]),
        .R(1'b0));
  FDRE \mem_0_c_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [3]),
        .Q(\cdc_reg_reg[59] [3]),
        .R(1'b0));
  FDRE \mem_0_c_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [4]),
        .Q(\cdc_reg_reg[59] [4]),
        .R(1'b0));
  FDRE \mem_0_c_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [5]),
        .Q(\cdc_reg_reg[59] [5]),
        .R(1'b0));
  FDRE \mem_0_c_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [6]),
        .Q(\cdc_reg_reg[59] [6]),
        .R(1'b0));
  FDRE \mem_0_c_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [7]),
        .Q(\cdc_reg_reg[59] [7]),
        .R(1'b0));
  FDRE \mem_0_c_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [8]),
        .Q(\cdc_reg_reg[59] [8]),
        .R(1'b0));
  FDRE \mem_0_c_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_c_reg[19] [9]),
        .Q(\cdc_reg_reg[59] [9]),
        .R(1'b0));
  FDRE \mem_0_d_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [0]),
        .Q(\cdc_reg_reg[39] [0]),
        .R(1'b0));
  FDRE \mem_0_d_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [10]),
        .Q(\cdc_reg_reg[39] [10]),
        .R(1'b0));
  FDRE \mem_0_d_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [11]),
        .Q(\cdc_reg_reg[39] [11]),
        .R(1'b0));
  FDRE \mem_0_d_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [12]),
        .Q(\cdc_reg_reg[39] [12]),
        .R(1'b0));
  FDRE \mem_0_d_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [13]),
        .Q(\cdc_reg_reg[39] [13]),
        .R(1'b0));
  FDRE \mem_0_d_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [14]),
        .Q(\cdc_reg_reg[39] [14]),
        .R(1'b0));
  FDRE \mem_0_d_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [15]),
        .Q(\cdc_reg_reg[39] [15]),
        .R(1'b0));
  FDRE \mem_0_d_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [16]),
        .Q(\cdc_reg_reg[39] [16]),
        .R(1'b0));
  FDRE \mem_0_d_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [17]),
        .Q(\cdc_reg_reg[39] [17]),
        .R(1'b0));
  FDRE \mem_0_d_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [18]),
        .Q(\cdc_reg_reg[39] [18]),
        .R(1'b0));
  FDRE \mem_0_d_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [19]),
        .Q(\cdc_reg_reg[39] [19]),
        .R(1'b0));
  FDRE \mem_0_d_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [1]),
        .Q(\cdc_reg_reg[39] [1]),
        .R(1'b0));
  FDRE \mem_0_d_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [2]),
        .Q(\cdc_reg_reg[39] [2]),
        .R(1'b0));
  FDRE \mem_0_d_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [3]),
        .Q(\cdc_reg_reg[39] [3]),
        .R(1'b0));
  FDRE \mem_0_d_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [4]),
        .Q(\cdc_reg_reg[39] [4]),
        .R(1'b0));
  FDRE \mem_0_d_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [5]),
        .Q(\cdc_reg_reg[39] [5]),
        .R(1'b0));
  FDRE \mem_0_d_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [6]),
        .Q(\cdc_reg_reg[39] [6]),
        .R(1'b0));
  FDRE \mem_0_d_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [7]),
        .Q(\cdc_reg_reg[39] [7]),
        .R(1'b0));
  FDRE \mem_0_d_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [8]),
        .Q(\cdc_reg_reg[39] [8]),
        .R(1'b0));
  FDRE \mem_0_d_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_d_reg[19] [9]),
        .Q(\cdc_reg_reg[39] [9]),
        .R(1'b0));
  FDRE \mem_0_e_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [0]),
        .Q(\cdc_reg_reg[19] [0]),
        .R(1'b0));
  FDRE \mem_0_e_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [10]),
        .Q(\cdc_reg_reg[19] [10]),
        .R(1'b0));
  FDRE \mem_0_e_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [11]),
        .Q(\cdc_reg_reg[19] [11]),
        .R(1'b0));
  FDRE \mem_0_e_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [12]),
        .Q(\cdc_reg_reg[19] [12]),
        .R(1'b0));
  FDRE \mem_0_e_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [13]),
        .Q(\cdc_reg_reg[19] [13]),
        .R(1'b0));
  FDRE \mem_0_e_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [14]),
        .Q(\cdc_reg_reg[19] [14]),
        .R(1'b0));
  FDRE \mem_0_e_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [15]),
        .Q(\cdc_reg_reg[19] [15]),
        .R(1'b0));
  FDRE \mem_0_e_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [16]),
        .Q(\cdc_reg_reg[19] [16]),
        .R(1'b0));
  FDRE \mem_0_e_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [17]),
        .Q(\cdc_reg_reg[19] [17]),
        .R(1'b0));
  FDRE \mem_0_e_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [18]),
        .Q(\cdc_reg_reg[19] [18]),
        .R(1'b0));
  FDRE \mem_0_e_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [19]),
        .Q(\cdc_reg_reg[19] [19]),
        .R(1'b0));
  FDRE \mem_0_e_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [1]),
        .Q(\cdc_reg_reg[19] [1]),
        .R(1'b0));
  FDRE \mem_0_e_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [2]),
        .Q(\cdc_reg_reg[19] [2]),
        .R(1'b0));
  FDRE \mem_0_e_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [3]),
        .Q(\cdc_reg_reg[19] [3]),
        .R(1'b0));
  FDRE \mem_0_e_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [4]),
        .Q(\cdc_reg_reg[19] [4]),
        .R(1'b0));
  FDRE \mem_0_e_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [5]),
        .Q(\cdc_reg_reg[19] [5]),
        .R(1'b0));
  FDRE \mem_0_e_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [6]),
        .Q(\cdc_reg_reg[19] [6]),
        .R(1'b0));
  FDRE \mem_0_e_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [7]),
        .Q(\cdc_reg_reg[19] [7]),
        .R(1'b0));
  FDRE \mem_0_e_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [8]),
        .Q(\cdc_reg_reg[19] [8]),
        .R(1'b0));
  FDRE \mem_0_e_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(\rx_e_reg[19] [9]),
        .Q(\cdc_reg_reg[19] [9]),
        .R(1'b0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68 ridx_ridx_gray
       (.chiplink_rx_clk(chiplink_rx_clk),
        .io_rxc_ridx(io_rxc_ridx),
        .io_rxc_widx(io_rxc_widx),
        .ready_reg(ready_reg),
        .ready_reg0(ready_reg0),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  LUT3 #(
    .INIT(8'h60)) 
    widx_widx_bin_i_1__0
       (.I0(io_rxc_widx),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .O(widx_widx_bin_i_1__0_n_0));
  FDCE widx_widx_bin_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx_widx_bin_i_1__0_n_0),
        .Q(io_rxc_widx));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSource_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_5_65
   (io_txc_widx,
    ready_reg,
    \cdc_reg_reg[39] ,
    chiplink_rx_clk,
    rx_reset,
    io_txc_ridx,
    sink_valid_io_out,
    E,
    Q);
  output io_txc_widx;
  output ready_reg;
  output [19:0]\cdc_reg_reg[39] ;
  input chiplink_rx_clk;
  input rx_reset;
  input io_txc_ridx;
  input sink_valid_io_out;
  input [0:0]E;
  input [19:0]Q;

  wire [0:0]E;
  wire [19:0]Q;
  wire [19:0]\cdc_reg_reg[39] ;
  wire chiplink_rx_clk;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire ready_reg;
  wire ready_reg0;
  wire rx_reset;
  wire sink_valid_io_out;
  wire widx_widx_bin_i_1_n_0;

  FDRE \mem_0_d_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\cdc_reg_reg[39] [0]),
        .R(1'b0));
  FDRE \mem_0_d_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\cdc_reg_reg[39] [10]),
        .R(1'b0));
  FDRE \mem_0_d_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[11]),
        .Q(\cdc_reg_reg[39] [11]),
        .R(1'b0));
  FDRE \mem_0_d_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[12]),
        .Q(\cdc_reg_reg[39] [12]),
        .R(1'b0));
  FDRE \mem_0_d_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[13]),
        .Q(\cdc_reg_reg[39] [13]),
        .R(1'b0));
  FDRE \mem_0_d_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[14]),
        .Q(\cdc_reg_reg[39] [14]),
        .R(1'b0));
  FDRE \mem_0_d_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[15]),
        .Q(\cdc_reg_reg[39] [15]),
        .R(1'b0));
  FDRE \mem_0_d_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[16]),
        .Q(\cdc_reg_reg[39] [16]),
        .R(1'b0));
  FDRE \mem_0_d_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[17]),
        .Q(\cdc_reg_reg[39] [17]),
        .R(1'b0));
  FDRE \mem_0_d_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[18]),
        .Q(\cdc_reg_reg[39] [18]),
        .R(1'b0));
  FDRE \mem_0_d_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[19]),
        .Q(\cdc_reg_reg[39] [19]),
        .R(1'b0));
  FDRE \mem_0_d_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\cdc_reg_reg[39] [1]),
        .R(1'b0));
  FDRE \mem_0_d_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\cdc_reg_reg[39] [2]),
        .R(1'b0));
  FDRE \mem_0_d_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\cdc_reg_reg[39] [3]),
        .R(1'b0));
  FDRE \mem_0_d_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\cdc_reg_reg[39] [4]),
        .R(1'b0));
  FDRE \mem_0_d_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\cdc_reg_reg[39] [5]),
        .R(1'b0));
  FDRE \mem_0_d_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\cdc_reg_reg[39] [6]),
        .R(1'b0));
  FDRE \mem_0_d_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\cdc_reg_reg[39] [7]),
        .R(1'b0));
  FDRE \mem_0_d_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\cdc_reg_reg[39] [8]),
        .R(1'b0));
  FDRE \mem_0_d_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\cdc_reg_reg[39] [9]),
        .R(1'b0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66 ridx_ridx_gray
       (.chiplink_rx_clk(chiplink_rx_clk),
        .io_txc_ridx(io_txc_ridx),
        .io_txc_widx(io_txc_widx),
        .ready_reg(ready_reg),
        .ready_reg0(ready_reg0),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  LUT3 #(
    .INIT(8'h60)) 
    widx_widx_bin_i_1
       (.I0(io_txc_widx),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .O(widx_widx_bin_i_1_n_0));
  FDCE widx_widx_bin_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx_widx_bin_i_1_n_0),
        .Q(io_txc_widx));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSource" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_61
   (ready_reg,
    sync_2_reg,
    ram_out_valid_reg,
    \widx_gray_reg[2]_0 ,
    \cdc_reg_reg[12] ,
    Q,
    rx_io_bridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    maybe_full_reg,
    sync_0_reg,
    \ridx_ridx_bin_reg[0] ,
    \ridx_ridx_bin_reg[1] ,
    D);
  output ready_reg;
  output sync_2_reg;
  output ram_out_valid_reg;
  output \widx_gray_reg[2]_0 ;
  output [6:0]\cdc_reg_reg[12] ;
  output [2:0]Q;
  input [3:0]rx_io_bridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input maybe_full_reg;
  input sync_0_reg;
  input \ridx_ridx_bin_reg[0] ;
  input \ridx_ridx_bin_reg[1] ;
  input [6:0]D;

  wire [6:0]D;
  wire [2:0]Q;
  wire \cdc_reg[10]_i_2__0_n_0 ;
  wire \cdc_reg[10]_i_3__0_n_0 ;
  wire \cdc_reg[11]_i_2__0_n_0 ;
  wire \cdc_reg[11]_i_3__0_n_0 ;
  wire \cdc_reg[12]_i_5_n_0 ;
  wire \cdc_reg[12]_i_6_n_0 ;
  wire \cdc_reg[3]_i_2__0_n_0 ;
  wire \cdc_reg[3]_i_3__0_n_0 ;
  wire \cdc_reg[4]_i_2__0_n_0 ;
  wire \cdc_reg[4]_i_3__0_n_0 ;
  wire \cdc_reg[5]_i_2__0_n_0 ;
  wire \cdc_reg[5]_i_3__0_n_0 ;
  wire \cdc_reg[9]_i_2__0_n_0 ;
  wire \cdc_reg[9]_i_3__0_n_0 ;
  wire [6:0]\cdc_reg_reg[12] ;
  wire chiplink_rx_clk;
  wire maybe_full_reg;
  wire mem_0;
  wire mem_1;
  wire mem_2;
  wire mem_3;
  wire mem_4;
  wire mem_5;
  wire mem_6;
  wire mem_7;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire ready_reg0;
  wire ready_reg_i_3__0_n_0;
  wire ready_reg_i_4__0_n_0;
  wire ready_reg_i_5__0_n_0;
  wire \ridx_ridx_bin_reg[0] ;
  wire \ridx_ridx_bin_reg[1] ;
  wire [12:3]rx_io_bmem_0;
  wire [12:3]rx_io_bmem_1;
  wire [12:3]rx_io_bmem_2;
  wire [12:3]rx_io_bmem_3;
  wire [12:3]rx_io_bmem_4;
  wire [12:3]rx_io_bmem_5;
  wire [12:3]rx_io_bmem_6;
  wire [12:3]rx_io_bmem_7;
  wire [3:0]rx_io_bridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0_reg;
  wire sync_2_reg;
  wire [2:0]widx;
  wire \widx_gray_reg[2]_0 ;
  wire [2:0]widx_widx_bin;
  wire \widx_widx_bin[0]_i_1__0_n_0 ;
  wire \widx_widx_bin[1]_i_1__0_n_0 ;
  wire \widx_widx_bin[2]_i_1__0_n_0 ;
  wire \widx_widx_bin[3]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_2__0 
       (.I0(rx_io_bmem_0[10]),
        .I1(rx_io_bmem_1[10]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[10]),
        .O(\cdc_reg[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_3__0 
       (.I0(rx_io_bmem_4[10]),
        .I1(rx_io_bmem_5[10]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[10]),
        .O(\cdc_reg[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_2__0 
       (.I0(rx_io_bmem_0[11]),
        .I1(rx_io_bmem_1[11]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[11]),
        .O(\cdc_reg[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_3__0 
       (.I0(rx_io_bmem_4[11]),
        .I1(rx_io_bmem_5[11]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[11]),
        .O(\cdc_reg[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_5 
       (.I0(rx_io_bmem_0[12]),
        .I1(rx_io_bmem_1[12]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[12]),
        .O(\cdc_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_6 
       (.I0(rx_io_bmem_4[12]),
        .I1(rx_io_bmem_5[12]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[12]),
        .O(\cdc_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_2__0 
       (.I0(rx_io_bmem_0[3]),
        .I1(rx_io_bmem_1[3]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[3]),
        .O(\cdc_reg[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_3__0 
       (.I0(rx_io_bmem_4[3]),
        .I1(rx_io_bmem_5[3]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[3]),
        .O(\cdc_reg[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_2__0 
       (.I0(rx_io_bmem_0[4]),
        .I1(rx_io_bmem_1[4]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[4]),
        .O(\cdc_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_3__0 
       (.I0(rx_io_bmem_4[4]),
        .I1(rx_io_bmem_5[4]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[4]),
        .O(\cdc_reg[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_2__0 
       (.I0(rx_io_bmem_0[5]),
        .I1(rx_io_bmem_1[5]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[5]),
        .O(\cdc_reg[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_3__0 
       (.I0(rx_io_bmem_4[5]),
        .I1(rx_io_bmem_5[5]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[5]),
        .O(\cdc_reg[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_2__0 
       (.I0(rx_io_bmem_0[9]),
        .I1(rx_io_bmem_1[9]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_2[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_3[9]),
        .O(\cdc_reg[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_3__0 
       (.I0(rx_io_bmem_4[9]),
        .I1(rx_io_bmem_5[9]),
        .I2(\ridx_ridx_bin_reg[0] ),
        .I3(rx_io_bmem_6[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_bmem_7[9]),
        .O(\cdc_reg[9]_i_3__0_n_0 ));
  MUXF7 \cdc_reg_reg[10]_i_1__0 
       (.I0(\cdc_reg[10]_i_2__0_n_0 ),
        .I1(\cdc_reg[10]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[12] [4]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[11]_i_1__0 
       (.I0(\cdc_reg[11]_i_2__0_n_0 ),
        .I1(\cdc_reg[11]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[12] [5]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[12]_i_2 
       (.I0(\cdc_reg[12]_i_5_n_0 ),
        .I1(\cdc_reg[12]_i_6_n_0 ),
        .O(\cdc_reg_reg[12] [6]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[3]_i_1__0 
       (.I0(\cdc_reg[3]_i_2__0_n_0 ),
        .I1(\cdc_reg[3]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[12] [0]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[4]_i_1__0 
       (.I0(\cdc_reg[4]_i_2__0_n_0 ),
        .I1(\cdc_reg[4]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[12] [1]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[5]_i_1__0 
       (.I0(\cdc_reg[5]_i_2__0_n_0 ),
        .I1(\cdc_reg[5]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[12] [2]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[9]_i_1__0 
       (.I0(\cdc_reg[9]_i_2__0_n_0 ),
        .I1(\cdc_reg[9]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[12] [3]),
        .S(sync_0_reg));
  LUT5 #(
    .INIT(32'h00000009)) 
    \mem_0[12]_i_1 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_0));
  FDRE \mem_0_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[4]),
        .Q(rx_io_bmem_0[10]),
        .R(1'b0));
  FDRE \mem_0_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[5]),
        .Q(rx_io_bmem_0[11]),
        .R(1'b0));
  FDRE \mem_0_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[6]),
        .Q(rx_io_bmem_0[12]),
        .R(1'b0));
  FDRE \mem_0_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[0]),
        .Q(rx_io_bmem_0[3]),
        .R(1'b0));
  FDRE \mem_0_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[1]),
        .Q(rx_io_bmem_0[4]),
        .R(1'b0));
  FDRE \mem_0_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[2]),
        .Q(rx_io_bmem_0[5]),
        .R(1'b0));
  FDRE \mem_0_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[3]),
        .Q(rx_io_bmem_0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10010000)) 
    \mem_1[12]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_1));
  FDRE \mem_1_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[4]),
        .Q(rx_io_bmem_1[10]),
        .R(1'b0));
  FDRE \mem_1_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[5]),
        .Q(rx_io_bmem_1[11]),
        .R(1'b0));
  FDRE \mem_1_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[6]),
        .Q(rx_io_bmem_1[12]),
        .R(1'b0));
  FDRE \mem_1_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[0]),
        .Q(rx_io_bmem_1[3]),
        .R(1'b0));
  FDRE \mem_1_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[1]),
        .Q(rx_io_bmem_1[4]),
        .R(1'b0));
  FDRE \mem_1_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[2]),
        .Q(rx_io_bmem_1[5]),
        .R(1'b0));
  FDRE \mem_1_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[3]),
        .Q(rx_io_bmem_1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00090000)) 
    \mem_2[12]_i_1 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_2));
  FDRE \mem_2_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[4]),
        .Q(rx_io_bmem_2[10]),
        .R(1'b0));
  FDRE \mem_2_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[5]),
        .Q(rx_io_bmem_2[11]),
        .R(1'b0));
  FDRE \mem_2_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[6]),
        .Q(rx_io_bmem_2[12]),
        .R(1'b0));
  FDRE \mem_2_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[0]),
        .Q(rx_io_bmem_2[3]),
        .R(1'b0));
  FDRE \mem_2_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[1]),
        .Q(rx_io_bmem_2[4]),
        .R(1'b0));
  FDRE \mem_2_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[2]),
        .Q(rx_io_bmem_2[5]),
        .R(1'b0));
  FDRE \mem_2_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[3]),
        .Q(rx_io_bmem_2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00900000)) 
    \mem_3[12]_i_1 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_3));
  FDRE \mem_3_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[4]),
        .Q(rx_io_bmem_3[10]),
        .R(1'b0));
  FDRE \mem_3_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[5]),
        .Q(rx_io_bmem_3[11]),
        .R(1'b0));
  FDRE \mem_3_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[6]),
        .Q(rx_io_bmem_3[12]),
        .R(1'b0));
  FDRE \mem_3_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[0]),
        .Q(rx_io_bmem_3[3]),
        .R(1'b0));
  FDRE \mem_3_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[1]),
        .Q(rx_io_bmem_3[4]),
        .R(1'b0));
  FDRE \mem_3_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[2]),
        .Q(rx_io_bmem_3[5]),
        .R(1'b0));
  FDRE \mem_3_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[3]),
        .Q(rx_io_bmem_3[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000110)) 
    \mem_4[12]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_4));
  FDRE \mem_4_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[4]),
        .Q(rx_io_bmem_4[10]),
        .R(1'b0));
  FDRE \mem_4_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[5]),
        .Q(rx_io_bmem_4[11]),
        .R(1'b0));
  FDRE \mem_4_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[6]),
        .Q(rx_io_bmem_4[12]),
        .R(1'b0));
  FDRE \mem_4_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[0]),
        .Q(rx_io_bmem_4[3]),
        .R(1'b0));
  FDRE \mem_4_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[1]),
        .Q(rx_io_bmem_4[4]),
        .R(1'b0));
  FDRE \mem_4_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[2]),
        .Q(rx_io_bmem_4[5]),
        .R(1'b0));
  FDRE \mem_4_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[3]),
        .Q(rx_io_bmem_4[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01100000)) 
    \mem_5[12]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_5));
  FDRE \mem_5_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[4]),
        .Q(rx_io_bmem_5[10]),
        .R(1'b0));
  FDRE \mem_5_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[5]),
        .Q(rx_io_bmem_5[11]),
        .R(1'b0));
  FDRE \mem_5_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[6]),
        .Q(rx_io_bmem_5[12]),
        .R(1'b0));
  FDRE \mem_5_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[0]),
        .Q(rx_io_bmem_5[3]),
        .R(1'b0));
  FDRE \mem_5_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[1]),
        .Q(rx_io_bmem_5[4]),
        .R(1'b0));
  FDRE \mem_5_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[2]),
        .Q(rx_io_bmem_5[5]),
        .R(1'b0));
  FDRE \mem_5_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[3]),
        .Q(rx_io_bmem_5[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000440)) 
    \mem_6[12]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_6));
  FDRE \mem_6_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[4]),
        .Q(rx_io_bmem_6[10]),
        .R(1'b0));
  FDRE \mem_6_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[5]),
        .Q(rx_io_bmem_6[11]),
        .R(1'b0));
  FDRE \mem_6_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[6]),
        .Q(rx_io_bmem_6[12]),
        .R(1'b0));
  FDRE \mem_6_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[0]),
        .Q(rx_io_bmem_6[3]),
        .R(1'b0));
  FDRE \mem_6_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[1]),
        .Q(rx_io_bmem_6[4]),
        .R(1'b0));
  FDRE \mem_6_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[2]),
        .Q(rx_io_bmem_6[5]),
        .R(1'b0));
  FDRE \mem_6_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[3]),
        .Q(rx_io_bmem_6[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04400000)) 
    \mem_7[12]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_7));
  FDRE \mem_7_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[4]),
        .Q(rx_io_bmem_7[10]),
        .R(1'b0));
  FDRE \mem_7_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[5]),
        .Q(rx_io_bmem_7[11]),
        .R(1'b0));
  FDRE \mem_7_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[6]),
        .Q(rx_io_bmem_7[12]),
        .R(1'b0));
  FDRE \mem_7_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[0]),
        .Q(rx_io_bmem_7[3]),
        .R(1'b0));
  FDRE \mem_7_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[1]),
        .Q(rx_io_bmem_7[4]),
        .R(1'b0));
  FDRE \mem_7_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[2]),
        .Q(rx_io_bmem_7[5]),
        .R(1'b0));
  FDRE \mem_7_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[3]),
        .Q(rx_io_bmem_7[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_out_valid_i_2__0
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(ram_out_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ready_reg_i_3__0
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .O(ready_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hBBB7B7B7B7B7B7B7)) 
    ready_reg_i_4__0
       (.I0(widx_widx_bin[2]),
        .I1(sink_valid_io_out),
        .I2(widx_widx_bin[1]),
        .I3(widx_widx_bin[0]),
        .I4(ready_reg),
        .I5(maybe_full_reg),
        .O(ready_reg_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hA9FF99FF)) 
    ready_reg_i_5__0
       (.I0(widx_widx_bin[1]),
        .I1(widx_widx_bin[0]),
        .I2(maybe_full_reg),
        .I3(sink_valid_io_out),
        .I4(ready_reg),
        .O(ready_reg_i_5__0_n_0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85 ridx_ridx_gray
       (.Q(widx_widx_bin[2]),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_bridx(rx_io_bridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(\widx_widx_bin[3]_i_1_n_0 ),
        .\widx_widx_bin_reg[0] (ready_reg_i_3__0_n_0),
        .\widx_widx_bin_reg[1] (ready_reg_i_5__0_n_0),
        .\widx_widx_bin_reg[2] (ready_reg_i_4__0_n_0),
        .\widx_widx_bin_reg[3] (sync_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h004CCC80)) 
    \widx_gray[0]_i_1__0 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[1]),
        .O(widx[0]));
  LUT6 #(
    .INIT(64'h007F0000FF800000)) 
    \widx_gray[1]_i_1__0 
       (.I0(maybe_full_reg),
        .I1(ready_reg),
        .I2(widx_widx_bin[0]),
        .I3(widx_widx_bin[1]),
        .I4(sink_valid_io_out),
        .I5(widx_widx_bin[2]),
        .O(widx[1]));
  LUT6 #(
    .INIT(64'h6656666600000000)) 
    \widx_gray[2]_i_1__0 
       (.I0(sync_2_reg),
        .I1(widx_widx_bin[2]),
        .I2(widx_widx_bin[1]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(widx_widx_bin[0]),
        .I5(sink_valid_io_out),
        .O(widx[2]));
  LUT3 #(
    .INIT(8'h7F)) 
    \widx_gray[2]_i_2__0 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(\widx_gray_reg[2]_0 ));
  FDCE \widx_gray_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[0]),
        .Q(Q[0]));
  FDCE \widx_gray_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[1]),
        .Q(Q[1]));
  FDCE \widx_gray_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4C80)) 
    \widx_widx_bin[0]_i_1__0 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .O(\widx_widx_bin[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \widx_widx_bin[1]_i_1__0 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(widx_widx_bin[0]),
        .I3(ready_reg),
        .I4(maybe_full_reg),
        .O(\widx_widx_bin[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h70F0F0F080000000)) 
    \widx_widx_bin[2]_i_1__0 
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .I5(widx_widx_bin[2]),
        .O(\widx_widx_bin[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \widx_widx_bin[3]_i_1 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(\widx_gray_reg[2]_0 ),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[2]),
        .I5(sync_2_reg),
        .O(\widx_widx_bin[3]_i_1_n_0 ));
  FDCE \widx_widx_bin_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[0]_i_1__0_n_0 ),
        .Q(widx_widx_bin[0]));
  FDCE \widx_widx_bin_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[1]_i_1__0_n_0 ),
        .Q(widx_widx_bin[1]));
  FDCE \widx_widx_bin_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[2]_i_1__0_n_0 ),
        .Q(widx_widx_bin[2]));
  FDCE \widx_widx_bin_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[3]_i_1_n_0 ),
        .Q(sync_2_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSource" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_62
   (ready_reg,
    sync_2_reg,
    ram_out_valid_reg,
    \widx_gray_reg[2]_0 ,
    \cdc_reg_reg[31] ,
    Q,
    rx_io_c_ridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    maybe_full_reg,
    sync_0_reg,
    \ridx_ridx_bin_reg[2] ,
    \ridx_ridx_bin_reg[1] ,
    D);
  output ready_reg;
  output sync_2_reg;
  output ram_out_valid_reg;
  output \widx_gray_reg[2]_0 ;
  output [24:0]\cdc_reg_reg[31] ;
  output [2:0]Q;
  input [3:0]rx_io_c_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input maybe_full_reg;
  input sync_0_reg;
  input \ridx_ridx_bin_reg[2] ;
  input \ridx_ridx_bin_reg[1] ;
  input [24:0]D;

  wire [24:0]D;
  wire [2:0]Q;
  wire \cdc_reg[10]_i_2__1_n_0 ;
  wire \cdc_reg[10]_i_3__1_n_0 ;
  wire \cdc_reg[11]_i_2__1_n_0 ;
  wire \cdc_reg[11]_i_3__1_n_0 ;
  wire \cdc_reg[12]_i_2__0_n_0 ;
  wire \cdc_reg[12]_i_3__0_n_0 ;
  wire \cdc_reg[16]_i_2__0_n_0 ;
  wire \cdc_reg[16]_i_3__0_n_0 ;
  wire \cdc_reg[17]_i_2__0_n_0 ;
  wire \cdc_reg[17]_i_3__0_n_0 ;
  wire \cdc_reg[18]_i_2__0_n_0 ;
  wire \cdc_reg[18]_i_3__0_n_0 ;
  wire \cdc_reg[19]_i_2__0_n_0 ;
  wire \cdc_reg[19]_i_3__0_n_0 ;
  wire \cdc_reg[20]_i_2__0_n_0 ;
  wire \cdc_reg[20]_i_3__0_n_0 ;
  wire \cdc_reg[21]_i_2__0_n_0 ;
  wire \cdc_reg[21]_i_3__0_n_0 ;
  wire \cdc_reg[22]_i_2__0_n_0 ;
  wire \cdc_reg[22]_i_3__0_n_0 ;
  wire \cdc_reg[23]_i_2__0_n_0 ;
  wire \cdc_reg[23]_i_3__0_n_0 ;
  wire \cdc_reg[24]_i_2__0_n_0 ;
  wire \cdc_reg[24]_i_3__0_n_0 ;
  wire \cdc_reg[25]_i_2__0_n_0 ;
  wire \cdc_reg[25]_i_3__0_n_0 ;
  wire \cdc_reg[26]_i_2__0_n_0 ;
  wire \cdc_reg[26]_i_3__0_n_0 ;
  wire \cdc_reg[27]_i_2__0_n_0 ;
  wire \cdc_reg[27]_i_3__0_n_0 ;
  wire \cdc_reg[28]_i_2__0_n_0 ;
  wire \cdc_reg[28]_i_3__0_n_0 ;
  wire \cdc_reg[29]_i_2__0_n_0 ;
  wire \cdc_reg[29]_i_3__0_n_0 ;
  wire \cdc_reg[30]_i_2__0_n_0 ;
  wire \cdc_reg[30]_i_3__0_n_0 ;
  wire \cdc_reg[31]_i_5__0_n_0 ;
  wire \cdc_reg[31]_i_6__0_n_0 ;
  wire \cdc_reg[3]_i_2__1_n_0 ;
  wire \cdc_reg[3]_i_3__1_n_0 ;
  wire \cdc_reg[4]_i_2__1_n_0 ;
  wire \cdc_reg[4]_i_3__1_n_0 ;
  wire \cdc_reg[5]_i_2__1_n_0 ;
  wire \cdc_reg[5]_i_3__1_n_0 ;
  wire \cdc_reg[6]_i_2__0_n_0 ;
  wire \cdc_reg[6]_i_3__0_n_0 ;
  wire \cdc_reg[7]_i_2__0_n_0 ;
  wire \cdc_reg[7]_i_3__0_n_0 ;
  wire \cdc_reg[9]_i_2__1_n_0 ;
  wire \cdc_reg[9]_i_3__1_n_0 ;
  wire [24:0]\cdc_reg_reg[31] ;
  wire chiplink_rx_clk;
  wire maybe_full_reg;
  wire mem_0;
  wire mem_1;
  wire mem_2;
  wire mem_3;
  wire mem_4;
  wire mem_5;
  wire mem_6;
  wire mem_7;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire ready_reg0;
  wire ready_reg_i_3__1_n_0;
  wire ready_reg_i_4__1_n_0;
  wire ready_reg_i_5__1_n_0;
  wire \ridx_ridx_bin_reg[1] ;
  wire \ridx_ridx_bin_reg[2] ;
  wire [31:3]rx_io_c_mem_0;
  wire [31:3]rx_io_c_mem_1;
  wire [31:3]rx_io_c_mem_2;
  wire [31:3]rx_io_c_mem_3;
  wire [31:3]rx_io_c_mem_4;
  wire [31:3]rx_io_c_mem_5;
  wire [31:3]rx_io_c_mem_6;
  wire [31:3]rx_io_c_mem_7;
  wire [3:0]rx_io_c_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0_reg;
  wire sync_2_reg;
  wire [2:0]widx;
  wire \widx_gray[3]_i_1__0_n_0 ;
  wire \widx_gray_reg[2]_0 ;
  wire [2:0]widx_widx_bin;
  wire \widx_widx_bin[0]_i_1__1_n_0 ;
  wire \widx_widx_bin[1]_i_1__1_n_0 ;
  wire \widx_widx_bin[2]_i_1__1_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_2__1 
       (.I0(rx_io_c_mem_0[10]),
        .I1(rx_io_c_mem_1[10]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[10]),
        .O(\cdc_reg[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_3__1 
       (.I0(rx_io_c_mem_4[10]),
        .I1(rx_io_c_mem_5[10]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[10]),
        .O(\cdc_reg[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_2__1 
       (.I0(rx_io_c_mem_0[11]),
        .I1(rx_io_c_mem_1[11]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[11]),
        .O(\cdc_reg[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_3__1 
       (.I0(rx_io_c_mem_4[11]),
        .I1(rx_io_c_mem_5[11]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[11]),
        .O(\cdc_reg[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_2__0 
       (.I0(rx_io_c_mem_0[12]),
        .I1(rx_io_c_mem_1[12]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[12]),
        .O(\cdc_reg[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_3__0 
       (.I0(rx_io_c_mem_4[12]),
        .I1(rx_io_c_mem_5[12]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[12]),
        .O(\cdc_reg[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[16]_i_2__0 
       (.I0(rx_io_c_mem_0[16]),
        .I1(rx_io_c_mem_1[16]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[16]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[16]),
        .O(\cdc_reg[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[16]_i_3__0 
       (.I0(rx_io_c_mem_4[16]),
        .I1(rx_io_c_mem_5[16]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[16]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[16]),
        .O(\cdc_reg[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[17]_i_2__0 
       (.I0(rx_io_c_mem_0[17]),
        .I1(rx_io_c_mem_1[17]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[17]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[17]),
        .O(\cdc_reg[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[17]_i_3__0 
       (.I0(rx_io_c_mem_4[17]),
        .I1(rx_io_c_mem_5[17]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[17]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[17]),
        .O(\cdc_reg[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[18]_i_2__0 
       (.I0(rx_io_c_mem_0[18]),
        .I1(rx_io_c_mem_1[18]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[18]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[18]),
        .O(\cdc_reg[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[18]_i_3__0 
       (.I0(rx_io_c_mem_4[18]),
        .I1(rx_io_c_mem_5[18]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[18]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[18]),
        .O(\cdc_reg[18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[19]_i_2__0 
       (.I0(rx_io_c_mem_0[19]),
        .I1(rx_io_c_mem_1[19]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[19]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[19]),
        .O(\cdc_reg[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[19]_i_3__0 
       (.I0(rx_io_c_mem_4[19]),
        .I1(rx_io_c_mem_5[19]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[19]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[19]),
        .O(\cdc_reg[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[20]_i_2__0 
       (.I0(rx_io_c_mem_0[20]),
        .I1(rx_io_c_mem_1[20]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[20]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[20]),
        .O(\cdc_reg[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[20]_i_3__0 
       (.I0(rx_io_c_mem_4[20]),
        .I1(rx_io_c_mem_5[20]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[20]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[20]),
        .O(\cdc_reg[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[21]_i_2__0 
       (.I0(rx_io_c_mem_0[21]),
        .I1(rx_io_c_mem_1[21]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[21]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[21]),
        .O(\cdc_reg[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[21]_i_3__0 
       (.I0(rx_io_c_mem_4[21]),
        .I1(rx_io_c_mem_5[21]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[21]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[21]),
        .O(\cdc_reg[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[22]_i_2__0 
       (.I0(rx_io_c_mem_0[22]),
        .I1(rx_io_c_mem_1[22]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[22]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[22]),
        .O(\cdc_reg[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[22]_i_3__0 
       (.I0(rx_io_c_mem_4[22]),
        .I1(rx_io_c_mem_5[22]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[22]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[22]),
        .O(\cdc_reg[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[23]_i_2__0 
       (.I0(rx_io_c_mem_0[23]),
        .I1(rx_io_c_mem_1[23]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[23]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[23]),
        .O(\cdc_reg[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[23]_i_3__0 
       (.I0(rx_io_c_mem_4[23]),
        .I1(rx_io_c_mem_5[23]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[23]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[23]),
        .O(\cdc_reg[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[24]_i_2__0 
       (.I0(rx_io_c_mem_0[24]),
        .I1(rx_io_c_mem_1[24]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[24]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[24]),
        .O(\cdc_reg[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[24]_i_3__0 
       (.I0(rx_io_c_mem_4[24]),
        .I1(rx_io_c_mem_5[24]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[24]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[24]),
        .O(\cdc_reg[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[25]_i_2__0 
       (.I0(rx_io_c_mem_0[25]),
        .I1(rx_io_c_mem_1[25]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[25]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[25]),
        .O(\cdc_reg[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[25]_i_3__0 
       (.I0(rx_io_c_mem_4[25]),
        .I1(rx_io_c_mem_5[25]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[25]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[25]),
        .O(\cdc_reg[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[26]_i_2__0 
       (.I0(rx_io_c_mem_0[26]),
        .I1(rx_io_c_mem_1[26]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[26]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[26]),
        .O(\cdc_reg[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[26]_i_3__0 
       (.I0(rx_io_c_mem_4[26]),
        .I1(rx_io_c_mem_5[26]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[26]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[26]),
        .O(\cdc_reg[26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[27]_i_2__0 
       (.I0(rx_io_c_mem_0[27]),
        .I1(rx_io_c_mem_1[27]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[27]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[27]),
        .O(\cdc_reg[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[27]_i_3__0 
       (.I0(rx_io_c_mem_4[27]),
        .I1(rx_io_c_mem_5[27]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[27]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[27]),
        .O(\cdc_reg[27]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[28]_i_2__0 
       (.I0(rx_io_c_mem_0[28]),
        .I1(rx_io_c_mem_1[28]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[28]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[28]),
        .O(\cdc_reg[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[28]_i_3__0 
       (.I0(rx_io_c_mem_4[28]),
        .I1(rx_io_c_mem_5[28]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[28]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[28]),
        .O(\cdc_reg[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[29]_i_2__0 
       (.I0(rx_io_c_mem_0[29]),
        .I1(rx_io_c_mem_1[29]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[29]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[29]),
        .O(\cdc_reg[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[29]_i_3__0 
       (.I0(rx_io_c_mem_4[29]),
        .I1(rx_io_c_mem_5[29]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[29]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[29]),
        .O(\cdc_reg[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[30]_i_2__0 
       (.I0(rx_io_c_mem_0[30]),
        .I1(rx_io_c_mem_1[30]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[30]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[30]),
        .O(\cdc_reg[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[30]_i_3__0 
       (.I0(rx_io_c_mem_4[30]),
        .I1(rx_io_c_mem_5[30]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[30]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[30]),
        .O(\cdc_reg[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[31]_i_5__0 
       (.I0(rx_io_c_mem_0[31]),
        .I1(rx_io_c_mem_1[31]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[31]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[31]),
        .O(\cdc_reg[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[31]_i_6__0 
       (.I0(rx_io_c_mem_4[31]),
        .I1(rx_io_c_mem_5[31]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[31]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[31]),
        .O(\cdc_reg[31]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_2__1 
       (.I0(rx_io_c_mem_0[3]),
        .I1(rx_io_c_mem_1[3]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[3]),
        .O(\cdc_reg[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_3__1 
       (.I0(rx_io_c_mem_4[3]),
        .I1(rx_io_c_mem_5[3]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[3]),
        .O(\cdc_reg[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_2__1 
       (.I0(rx_io_c_mem_0[4]),
        .I1(rx_io_c_mem_1[4]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[4]),
        .O(\cdc_reg[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_3__1 
       (.I0(rx_io_c_mem_4[4]),
        .I1(rx_io_c_mem_5[4]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[4]),
        .O(\cdc_reg[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_2__1 
       (.I0(rx_io_c_mem_0[5]),
        .I1(rx_io_c_mem_1[5]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[5]),
        .O(\cdc_reg[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_3__1 
       (.I0(rx_io_c_mem_4[5]),
        .I1(rx_io_c_mem_5[5]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[5]),
        .O(\cdc_reg[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[6]_i_2__0 
       (.I0(rx_io_c_mem_0[6]),
        .I1(rx_io_c_mem_1[6]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[6]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[6]),
        .O(\cdc_reg[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[6]_i_3__0 
       (.I0(rx_io_c_mem_4[6]),
        .I1(rx_io_c_mem_5[6]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[6]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[6]),
        .O(\cdc_reg[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[7]_i_2__0 
       (.I0(rx_io_c_mem_0[7]),
        .I1(rx_io_c_mem_1[7]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[7]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[7]),
        .O(\cdc_reg[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[7]_i_3__0 
       (.I0(rx_io_c_mem_4[7]),
        .I1(rx_io_c_mem_5[7]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[7]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[7]),
        .O(\cdc_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_2__1 
       (.I0(rx_io_c_mem_0[9]),
        .I1(rx_io_c_mem_1[9]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_2[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_3[9]),
        .O(\cdc_reg[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_3__1 
       (.I0(rx_io_c_mem_4[9]),
        .I1(rx_io_c_mem_5[9]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_c_mem_6[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_c_mem_7[9]),
        .O(\cdc_reg[9]_i_3__1_n_0 ));
  MUXF7 \cdc_reg_reg[10]_i_1__1 
       (.I0(\cdc_reg[10]_i_2__1_n_0 ),
        .I1(\cdc_reg[10]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[31] [6]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[11]_i_1__1 
       (.I0(\cdc_reg[11]_i_2__1_n_0 ),
        .I1(\cdc_reg[11]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[31] [7]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[12]_i_1__0 
       (.I0(\cdc_reg[12]_i_2__0_n_0 ),
        .I1(\cdc_reg[12]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [8]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[16]_i_1__0 
       (.I0(\cdc_reg[16]_i_2__0_n_0 ),
        .I1(\cdc_reg[16]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [9]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[17]_i_1__0 
       (.I0(\cdc_reg[17]_i_2__0_n_0 ),
        .I1(\cdc_reg[17]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [10]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[18]_i_1__0 
       (.I0(\cdc_reg[18]_i_2__0_n_0 ),
        .I1(\cdc_reg[18]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [11]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[19]_i_1__0 
       (.I0(\cdc_reg[19]_i_2__0_n_0 ),
        .I1(\cdc_reg[19]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [12]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[20]_i_1__0 
       (.I0(\cdc_reg[20]_i_2__0_n_0 ),
        .I1(\cdc_reg[20]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [13]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[21]_i_1__0 
       (.I0(\cdc_reg[21]_i_2__0_n_0 ),
        .I1(\cdc_reg[21]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [14]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[22]_i_1__0 
       (.I0(\cdc_reg[22]_i_2__0_n_0 ),
        .I1(\cdc_reg[22]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [15]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[23]_i_1__0 
       (.I0(\cdc_reg[23]_i_2__0_n_0 ),
        .I1(\cdc_reg[23]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [16]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[24]_i_1__0 
       (.I0(\cdc_reg[24]_i_2__0_n_0 ),
        .I1(\cdc_reg[24]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [17]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[25]_i_1__0 
       (.I0(\cdc_reg[25]_i_2__0_n_0 ),
        .I1(\cdc_reg[25]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [18]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[26]_i_1__0 
       (.I0(\cdc_reg[26]_i_2__0_n_0 ),
        .I1(\cdc_reg[26]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [19]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[27]_i_1__0 
       (.I0(\cdc_reg[27]_i_2__0_n_0 ),
        .I1(\cdc_reg[27]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [20]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[28]_i_1__0 
       (.I0(\cdc_reg[28]_i_2__0_n_0 ),
        .I1(\cdc_reg[28]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [21]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[29]_i_1__0 
       (.I0(\cdc_reg[29]_i_2__0_n_0 ),
        .I1(\cdc_reg[29]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [22]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[30]_i_1__0 
       (.I0(\cdc_reg[30]_i_2__0_n_0 ),
        .I1(\cdc_reg[30]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [23]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[31]_i_2__0 
       (.I0(\cdc_reg[31]_i_5__0_n_0 ),
        .I1(\cdc_reg[31]_i_6__0_n_0 ),
        .O(\cdc_reg_reg[31] [24]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[3]_i_1__1 
       (.I0(\cdc_reg[3]_i_2__1_n_0 ),
        .I1(\cdc_reg[3]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[31] [0]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[4]_i_1__1 
       (.I0(\cdc_reg[4]_i_2__1_n_0 ),
        .I1(\cdc_reg[4]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[31] [1]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[5]_i_1__1 
       (.I0(\cdc_reg[5]_i_2__1_n_0 ),
        .I1(\cdc_reg[5]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[31] [2]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[6]_i_1__0 
       (.I0(\cdc_reg[6]_i_2__0_n_0 ),
        .I1(\cdc_reg[6]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [3]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[7]_i_1__0 
       (.I0(\cdc_reg[7]_i_2__0_n_0 ),
        .I1(\cdc_reg[7]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[31] [4]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[9]_i_1__1 
       (.I0(\cdc_reg[9]_i_2__1_n_0 ),
        .I1(\cdc_reg[9]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[31] [5]),
        .S(sync_0_reg));
  LUT5 #(
    .INIT(32'h00000009)) 
    \mem_0[31]_i_1__0 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_0));
  FDRE \mem_0_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[6]),
        .Q(rx_io_c_mem_0[10]),
        .R(1'b0));
  FDRE \mem_0_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[7]),
        .Q(rx_io_c_mem_0[11]),
        .R(1'b0));
  FDRE \mem_0_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[8]),
        .Q(rx_io_c_mem_0[12]),
        .R(1'b0));
  FDRE \mem_0_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[9]),
        .Q(rx_io_c_mem_0[16]),
        .R(1'b0));
  FDRE \mem_0_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[10]),
        .Q(rx_io_c_mem_0[17]),
        .R(1'b0));
  FDRE \mem_0_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[11]),
        .Q(rx_io_c_mem_0[18]),
        .R(1'b0));
  FDRE \mem_0_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[12]),
        .Q(rx_io_c_mem_0[19]),
        .R(1'b0));
  FDRE \mem_0_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[13]),
        .Q(rx_io_c_mem_0[20]),
        .R(1'b0));
  FDRE \mem_0_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[14]),
        .Q(rx_io_c_mem_0[21]),
        .R(1'b0));
  FDRE \mem_0_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[15]),
        .Q(rx_io_c_mem_0[22]),
        .R(1'b0));
  FDRE \mem_0_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[16]),
        .Q(rx_io_c_mem_0[23]),
        .R(1'b0));
  FDRE \mem_0_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[17]),
        .Q(rx_io_c_mem_0[24]),
        .R(1'b0));
  FDRE \mem_0_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[18]),
        .Q(rx_io_c_mem_0[25]),
        .R(1'b0));
  FDRE \mem_0_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[19]),
        .Q(rx_io_c_mem_0[26]),
        .R(1'b0));
  FDRE \mem_0_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[20]),
        .Q(rx_io_c_mem_0[27]),
        .R(1'b0));
  FDRE \mem_0_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[21]),
        .Q(rx_io_c_mem_0[28]),
        .R(1'b0));
  FDRE \mem_0_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[22]),
        .Q(rx_io_c_mem_0[29]),
        .R(1'b0));
  FDRE \mem_0_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[23]),
        .Q(rx_io_c_mem_0[30]),
        .R(1'b0));
  FDRE \mem_0_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[24]),
        .Q(rx_io_c_mem_0[31]),
        .R(1'b0));
  FDRE \mem_0_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[0]),
        .Q(rx_io_c_mem_0[3]),
        .R(1'b0));
  FDRE \mem_0_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[1]),
        .Q(rx_io_c_mem_0[4]),
        .R(1'b0));
  FDRE \mem_0_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[2]),
        .Q(rx_io_c_mem_0[5]),
        .R(1'b0));
  FDRE \mem_0_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[3]),
        .Q(rx_io_c_mem_0[6]),
        .R(1'b0));
  FDRE \mem_0_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[4]),
        .Q(rx_io_c_mem_0[7]),
        .R(1'b0));
  FDRE \mem_0_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[5]),
        .Q(rx_io_c_mem_0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10010000)) 
    \mem_1[31]_i_1__0 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_1));
  FDRE \mem_1_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[6]),
        .Q(rx_io_c_mem_1[10]),
        .R(1'b0));
  FDRE \mem_1_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[7]),
        .Q(rx_io_c_mem_1[11]),
        .R(1'b0));
  FDRE \mem_1_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[8]),
        .Q(rx_io_c_mem_1[12]),
        .R(1'b0));
  FDRE \mem_1_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[9]),
        .Q(rx_io_c_mem_1[16]),
        .R(1'b0));
  FDRE \mem_1_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[10]),
        .Q(rx_io_c_mem_1[17]),
        .R(1'b0));
  FDRE \mem_1_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[11]),
        .Q(rx_io_c_mem_1[18]),
        .R(1'b0));
  FDRE \mem_1_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[12]),
        .Q(rx_io_c_mem_1[19]),
        .R(1'b0));
  FDRE \mem_1_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[13]),
        .Q(rx_io_c_mem_1[20]),
        .R(1'b0));
  FDRE \mem_1_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[14]),
        .Q(rx_io_c_mem_1[21]),
        .R(1'b0));
  FDRE \mem_1_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[15]),
        .Q(rx_io_c_mem_1[22]),
        .R(1'b0));
  FDRE \mem_1_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[16]),
        .Q(rx_io_c_mem_1[23]),
        .R(1'b0));
  FDRE \mem_1_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[17]),
        .Q(rx_io_c_mem_1[24]),
        .R(1'b0));
  FDRE \mem_1_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[18]),
        .Q(rx_io_c_mem_1[25]),
        .R(1'b0));
  FDRE \mem_1_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[19]),
        .Q(rx_io_c_mem_1[26]),
        .R(1'b0));
  FDRE \mem_1_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[20]),
        .Q(rx_io_c_mem_1[27]),
        .R(1'b0));
  FDRE \mem_1_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[21]),
        .Q(rx_io_c_mem_1[28]),
        .R(1'b0));
  FDRE \mem_1_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[22]),
        .Q(rx_io_c_mem_1[29]),
        .R(1'b0));
  FDRE \mem_1_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[23]),
        .Q(rx_io_c_mem_1[30]),
        .R(1'b0));
  FDRE \mem_1_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[24]),
        .Q(rx_io_c_mem_1[31]),
        .R(1'b0));
  FDRE \mem_1_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[0]),
        .Q(rx_io_c_mem_1[3]),
        .R(1'b0));
  FDRE \mem_1_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[1]),
        .Q(rx_io_c_mem_1[4]),
        .R(1'b0));
  FDRE \mem_1_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[2]),
        .Q(rx_io_c_mem_1[5]),
        .R(1'b0));
  FDRE \mem_1_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[3]),
        .Q(rx_io_c_mem_1[6]),
        .R(1'b0));
  FDRE \mem_1_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[4]),
        .Q(rx_io_c_mem_1[7]),
        .R(1'b0));
  FDRE \mem_1_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[5]),
        .Q(rx_io_c_mem_1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00090000)) 
    \mem_2[31]_i_1__0 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_2));
  FDRE \mem_2_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[6]),
        .Q(rx_io_c_mem_2[10]),
        .R(1'b0));
  FDRE \mem_2_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[7]),
        .Q(rx_io_c_mem_2[11]),
        .R(1'b0));
  FDRE \mem_2_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[8]),
        .Q(rx_io_c_mem_2[12]),
        .R(1'b0));
  FDRE \mem_2_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[9]),
        .Q(rx_io_c_mem_2[16]),
        .R(1'b0));
  FDRE \mem_2_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[10]),
        .Q(rx_io_c_mem_2[17]),
        .R(1'b0));
  FDRE \mem_2_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[11]),
        .Q(rx_io_c_mem_2[18]),
        .R(1'b0));
  FDRE \mem_2_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[12]),
        .Q(rx_io_c_mem_2[19]),
        .R(1'b0));
  FDRE \mem_2_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[13]),
        .Q(rx_io_c_mem_2[20]),
        .R(1'b0));
  FDRE \mem_2_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[14]),
        .Q(rx_io_c_mem_2[21]),
        .R(1'b0));
  FDRE \mem_2_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[15]),
        .Q(rx_io_c_mem_2[22]),
        .R(1'b0));
  FDRE \mem_2_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[16]),
        .Q(rx_io_c_mem_2[23]),
        .R(1'b0));
  FDRE \mem_2_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[17]),
        .Q(rx_io_c_mem_2[24]),
        .R(1'b0));
  FDRE \mem_2_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[18]),
        .Q(rx_io_c_mem_2[25]),
        .R(1'b0));
  FDRE \mem_2_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[19]),
        .Q(rx_io_c_mem_2[26]),
        .R(1'b0));
  FDRE \mem_2_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[20]),
        .Q(rx_io_c_mem_2[27]),
        .R(1'b0));
  FDRE \mem_2_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[21]),
        .Q(rx_io_c_mem_2[28]),
        .R(1'b0));
  FDRE \mem_2_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[22]),
        .Q(rx_io_c_mem_2[29]),
        .R(1'b0));
  FDRE \mem_2_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[23]),
        .Q(rx_io_c_mem_2[30]),
        .R(1'b0));
  FDRE \mem_2_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[24]),
        .Q(rx_io_c_mem_2[31]),
        .R(1'b0));
  FDRE \mem_2_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[0]),
        .Q(rx_io_c_mem_2[3]),
        .R(1'b0));
  FDRE \mem_2_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[1]),
        .Q(rx_io_c_mem_2[4]),
        .R(1'b0));
  FDRE \mem_2_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[2]),
        .Q(rx_io_c_mem_2[5]),
        .R(1'b0));
  FDRE \mem_2_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[3]),
        .Q(rx_io_c_mem_2[6]),
        .R(1'b0));
  FDRE \mem_2_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[4]),
        .Q(rx_io_c_mem_2[7]),
        .R(1'b0));
  FDRE \mem_2_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[5]),
        .Q(rx_io_c_mem_2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00900000)) 
    \mem_3[31]_i_1__0 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_3));
  FDRE \mem_3_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[6]),
        .Q(rx_io_c_mem_3[10]),
        .R(1'b0));
  FDRE \mem_3_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[7]),
        .Q(rx_io_c_mem_3[11]),
        .R(1'b0));
  FDRE \mem_3_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[8]),
        .Q(rx_io_c_mem_3[12]),
        .R(1'b0));
  FDRE \mem_3_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[9]),
        .Q(rx_io_c_mem_3[16]),
        .R(1'b0));
  FDRE \mem_3_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[10]),
        .Q(rx_io_c_mem_3[17]),
        .R(1'b0));
  FDRE \mem_3_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[11]),
        .Q(rx_io_c_mem_3[18]),
        .R(1'b0));
  FDRE \mem_3_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[12]),
        .Q(rx_io_c_mem_3[19]),
        .R(1'b0));
  FDRE \mem_3_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[13]),
        .Q(rx_io_c_mem_3[20]),
        .R(1'b0));
  FDRE \mem_3_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[14]),
        .Q(rx_io_c_mem_3[21]),
        .R(1'b0));
  FDRE \mem_3_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[15]),
        .Q(rx_io_c_mem_3[22]),
        .R(1'b0));
  FDRE \mem_3_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[16]),
        .Q(rx_io_c_mem_3[23]),
        .R(1'b0));
  FDRE \mem_3_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[17]),
        .Q(rx_io_c_mem_3[24]),
        .R(1'b0));
  FDRE \mem_3_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[18]),
        .Q(rx_io_c_mem_3[25]),
        .R(1'b0));
  FDRE \mem_3_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[19]),
        .Q(rx_io_c_mem_3[26]),
        .R(1'b0));
  FDRE \mem_3_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[20]),
        .Q(rx_io_c_mem_3[27]),
        .R(1'b0));
  FDRE \mem_3_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[21]),
        .Q(rx_io_c_mem_3[28]),
        .R(1'b0));
  FDRE \mem_3_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[22]),
        .Q(rx_io_c_mem_3[29]),
        .R(1'b0));
  FDRE \mem_3_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[23]),
        .Q(rx_io_c_mem_3[30]),
        .R(1'b0));
  FDRE \mem_3_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[24]),
        .Q(rx_io_c_mem_3[31]),
        .R(1'b0));
  FDRE \mem_3_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[0]),
        .Q(rx_io_c_mem_3[3]),
        .R(1'b0));
  FDRE \mem_3_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[1]),
        .Q(rx_io_c_mem_3[4]),
        .R(1'b0));
  FDRE \mem_3_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[2]),
        .Q(rx_io_c_mem_3[5]),
        .R(1'b0));
  FDRE \mem_3_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[3]),
        .Q(rx_io_c_mem_3[6]),
        .R(1'b0));
  FDRE \mem_3_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[4]),
        .Q(rx_io_c_mem_3[7]),
        .R(1'b0));
  FDRE \mem_3_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[5]),
        .Q(rx_io_c_mem_3[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000110)) 
    \mem_4[31]_i_1__0 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_4));
  FDRE \mem_4_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[6]),
        .Q(rx_io_c_mem_4[10]),
        .R(1'b0));
  FDRE \mem_4_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[7]),
        .Q(rx_io_c_mem_4[11]),
        .R(1'b0));
  FDRE \mem_4_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[8]),
        .Q(rx_io_c_mem_4[12]),
        .R(1'b0));
  FDRE \mem_4_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[9]),
        .Q(rx_io_c_mem_4[16]),
        .R(1'b0));
  FDRE \mem_4_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[10]),
        .Q(rx_io_c_mem_4[17]),
        .R(1'b0));
  FDRE \mem_4_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[11]),
        .Q(rx_io_c_mem_4[18]),
        .R(1'b0));
  FDRE \mem_4_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[12]),
        .Q(rx_io_c_mem_4[19]),
        .R(1'b0));
  FDRE \mem_4_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[13]),
        .Q(rx_io_c_mem_4[20]),
        .R(1'b0));
  FDRE \mem_4_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[14]),
        .Q(rx_io_c_mem_4[21]),
        .R(1'b0));
  FDRE \mem_4_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[15]),
        .Q(rx_io_c_mem_4[22]),
        .R(1'b0));
  FDRE \mem_4_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[16]),
        .Q(rx_io_c_mem_4[23]),
        .R(1'b0));
  FDRE \mem_4_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[17]),
        .Q(rx_io_c_mem_4[24]),
        .R(1'b0));
  FDRE \mem_4_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[18]),
        .Q(rx_io_c_mem_4[25]),
        .R(1'b0));
  FDRE \mem_4_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[19]),
        .Q(rx_io_c_mem_4[26]),
        .R(1'b0));
  FDRE \mem_4_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[20]),
        .Q(rx_io_c_mem_4[27]),
        .R(1'b0));
  FDRE \mem_4_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[21]),
        .Q(rx_io_c_mem_4[28]),
        .R(1'b0));
  FDRE \mem_4_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[22]),
        .Q(rx_io_c_mem_4[29]),
        .R(1'b0));
  FDRE \mem_4_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[23]),
        .Q(rx_io_c_mem_4[30]),
        .R(1'b0));
  FDRE \mem_4_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[24]),
        .Q(rx_io_c_mem_4[31]),
        .R(1'b0));
  FDRE \mem_4_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[0]),
        .Q(rx_io_c_mem_4[3]),
        .R(1'b0));
  FDRE \mem_4_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[1]),
        .Q(rx_io_c_mem_4[4]),
        .R(1'b0));
  FDRE \mem_4_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[2]),
        .Q(rx_io_c_mem_4[5]),
        .R(1'b0));
  FDRE \mem_4_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[3]),
        .Q(rx_io_c_mem_4[6]),
        .R(1'b0));
  FDRE \mem_4_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[4]),
        .Q(rx_io_c_mem_4[7]),
        .R(1'b0));
  FDRE \mem_4_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[5]),
        .Q(rx_io_c_mem_4[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01100000)) 
    \mem_5[31]_i_1__0 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_5));
  FDRE \mem_5_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[6]),
        .Q(rx_io_c_mem_5[10]),
        .R(1'b0));
  FDRE \mem_5_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[7]),
        .Q(rx_io_c_mem_5[11]),
        .R(1'b0));
  FDRE \mem_5_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[8]),
        .Q(rx_io_c_mem_5[12]),
        .R(1'b0));
  FDRE \mem_5_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[9]),
        .Q(rx_io_c_mem_5[16]),
        .R(1'b0));
  FDRE \mem_5_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[10]),
        .Q(rx_io_c_mem_5[17]),
        .R(1'b0));
  FDRE \mem_5_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[11]),
        .Q(rx_io_c_mem_5[18]),
        .R(1'b0));
  FDRE \mem_5_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[12]),
        .Q(rx_io_c_mem_5[19]),
        .R(1'b0));
  FDRE \mem_5_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[13]),
        .Q(rx_io_c_mem_5[20]),
        .R(1'b0));
  FDRE \mem_5_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[14]),
        .Q(rx_io_c_mem_5[21]),
        .R(1'b0));
  FDRE \mem_5_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[15]),
        .Q(rx_io_c_mem_5[22]),
        .R(1'b0));
  FDRE \mem_5_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[16]),
        .Q(rx_io_c_mem_5[23]),
        .R(1'b0));
  FDRE \mem_5_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[17]),
        .Q(rx_io_c_mem_5[24]),
        .R(1'b0));
  FDRE \mem_5_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[18]),
        .Q(rx_io_c_mem_5[25]),
        .R(1'b0));
  FDRE \mem_5_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[19]),
        .Q(rx_io_c_mem_5[26]),
        .R(1'b0));
  FDRE \mem_5_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[20]),
        .Q(rx_io_c_mem_5[27]),
        .R(1'b0));
  FDRE \mem_5_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[21]),
        .Q(rx_io_c_mem_5[28]),
        .R(1'b0));
  FDRE \mem_5_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[22]),
        .Q(rx_io_c_mem_5[29]),
        .R(1'b0));
  FDRE \mem_5_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[23]),
        .Q(rx_io_c_mem_5[30]),
        .R(1'b0));
  FDRE \mem_5_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[24]),
        .Q(rx_io_c_mem_5[31]),
        .R(1'b0));
  FDRE \mem_5_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[0]),
        .Q(rx_io_c_mem_5[3]),
        .R(1'b0));
  FDRE \mem_5_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[1]),
        .Q(rx_io_c_mem_5[4]),
        .R(1'b0));
  FDRE \mem_5_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[2]),
        .Q(rx_io_c_mem_5[5]),
        .R(1'b0));
  FDRE \mem_5_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[3]),
        .Q(rx_io_c_mem_5[6]),
        .R(1'b0));
  FDRE \mem_5_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[4]),
        .Q(rx_io_c_mem_5[7]),
        .R(1'b0));
  FDRE \mem_5_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[5]),
        .Q(rx_io_c_mem_5[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000440)) 
    \mem_6[31]_i_1__0 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_6));
  FDRE \mem_6_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[6]),
        .Q(rx_io_c_mem_6[10]),
        .R(1'b0));
  FDRE \mem_6_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[7]),
        .Q(rx_io_c_mem_6[11]),
        .R(1'b0));
  FDRE \mem_6_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[8]),
        .Q(rx_io_c_mem_6[12]),
        .R(1'b0));
  FDRE \mem_6_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[9]),
        .Q(rx_io_c_mem_6[16]),
        .R(1'b0));
  FDRE \mem_6_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[10]),
        .Q(rx_io_c_mem_6[17]),
        .R(1'b0));
  FDRE \mem_6_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[11]),
        .Q(rx_io_c_mem_6[18]),
        .R(1'b0));
  FDRE \mem_6_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[12]),
        .Q(rx_io_c_mem_6[19]),
        .R(1'b0));
  FDRE \mem_6_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[13]),
        .Q(rx_io_c_mem_6[20]),
        .R(1'b0));
  FDRE \mem_6_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[14]),
        .Q(rx_io_c_mem_6[21]),
        .R(1'b0));
  FDRE \mem_6_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[15]),
        .Q(rx_io_c_mem_6[22]),
        .R(1'b0));
  FDRE \mem_6_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[16]),
        .Q(rx_io_c_mem_6[23]),
        .R(1'b0));
  FDRE \mem_6_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[17]),
        .Q(rx_io_c_mem_6[24]),
        .R(1'b0));
  FDRE \mem_6_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[18]),
        .Q(rx_io_c_mem_6[25]),
        .R(1'b0));
  FDRE \mem_6_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[19]),
        .Q(rx_io_c_mem_6[26]),
        .R(1'b0));
  FDRE \mem_6_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[20]),
        .Q(rx_io_c_mem_6[27]),
        .R(1'b0));
  FDRE \mem_6_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[21]),
        .Q(rx_io_c_mem_6[28]),
        .R(1'b0));
  FDRE \mem_6_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[22]),
        .Q(rx_io_c_mem_6[29]),
        .R(1'b0));
  FDRE \mem_6_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[23]),
        .Q(rx_io_c_mem_6[30]),
        .R(1'b0));
  FDRE \mem_6_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[24]),
        .Q(rx_io_c_mem_6[31]),
        .R(1'b0));
  FDRE \mem_6_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[0]),
        .Q(rx_io_c_mem_6[3]),
        .R(1'b0));
  FDRE \mem_6_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[1]),
        .Q(rx_io_c_mem_6[4]),
        .R(1'b0));
  FDRE \mem_6_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[2]),
        .Q(rx_io_c_mem_6[5]),
        .R(1'b0));
  FDRE \mem_6_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[3]),
        .Q(rx_io_c_mem_6[6]),
        .R(1'b0));
  FDRE \mem_6_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[4]),
        .Q(rx_io_c_mem_6[7]),
        .R(1'b0));
  FDRE \mem_6_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[5]),
        .Q(rx_io_c_mem_6[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04400000)) 
    \mem_7[31]_i_1__0 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_7));
  FDRE \mem_7_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[6]),
        .Q(rx_io_c_mem_7[10]),
        .R(1'b0));
  FDRE \mem_7_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[7]),
        .Q(rx_io_c_mem_7[11]),
        .R(1'b0));
  FDRE \mem_7_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[8]),
        .Q(rx_io_c_mem_7[12]),
        .R(1'b0));
  FDRE \mem_7_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[9]),
        .Q(rx_io_c_mem_7[16]),
        .R(1'b0));
  FDRE \mem_7_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[10]),
        .Q(rx_io_c_mem_7[17]),
        .R(1'b0));
  FDRE \mem_7_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[11]),
        .Q(rx_io_c_mem_7[18]),
        .R(1'b0));
  FDRE \mem_7_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[12]),
        .Q(rx_io_c_mem_7[19]),
        .R(1'b0));
  FDRE \mem_7_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[13]),
        .Q(rx_io_c_mem_7[20]),
        .R(1'b0));
  FDRE \mem_7_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[14]),
        .Q(rx_io_c_mem_7[21]),
        .R(1'b0));
  FDRE \mem_7_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[15]),
        .Q(rx_io_c_mem_7[22]),
        .R(1'b0));
  FDRE \mem_7_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[16]),
        .Q(rx_io_c_mem_7[23]),
        .R(1'b0));
  FDRE \mem_7_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[17]),
        .Q(rx_io_c_mem_7[24]),
        .R(1'b0));
  FDRE \mem_7_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[18]),
        .Q(rx_io_c_mem_7[25]),
        .R(1'b0));
  FDRE \mem_7_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[19]),
        .Q(rx_io_c_mem_7[26]),
        .R(1'b0));
  FDRE \mem_7_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[20]),
        .Q(rx_io_c_mem_7[27]),
        .R(1'b0));
  FDRE \mem_7_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[21]),
        .Q(rx_io_c_mem_7[28]),
        .R(1'b0));
  FDRE \mem_7_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[22]),
        .Q(rx_io_c_mem_7[29]),
        .R(1'b0));
  FDRE \mem_7_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[23]),
        .Q(rx_io_c_mem_7[30]),
        .R(1'b0));
  FDRE \mem_7_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[24]),
        .Q(rx_io_c_mem_7[31]),
        .R(1'b0));
  FDRE \mem_7_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[0]),
        .Q(rx_io_c_mem_7[3]),
        .R(1'b0));
  FDRE \mem_7_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[1]),
        .Q(rx_io_c_mem_7[4]),
        .R(1'b0));
  FDRE \mem_7_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[2]),
        .Q(rx_io_c_mem_7[5]),
        .R(1'b0));
  FDRE \mem_7_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[3]),
        .Q(rx_io_c_mem_7[6]),
        .R(1'b0));
  FDRE \mem_7_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[4]),
        .Q(rx_io_c_mem_7[7]),
        .R(1'b0));
  FDRE \mem_7_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[5]),
        .Q(rx_io_c_mem_7[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_out_valid_i_2__1
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(ram_out_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ready_reg_i_3__1
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .O(ready_reg_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hBBB7B7B7B7B7B7B7)) 
    ready_reg_i_4__1
       (.I0(widx_widx_bin[2]),
        .I1(sink_valid_io_out),
        .I2(widx_widx_bin[1]),
        .I3(widx_widx_bin[0]),
        .I4(ready_reg),
        .I5(maybe_full_reg),
        .O(ready_reg_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hA9FF99FF)) 
    ready_reg_i_5__1
       (.I0(widx_widx_bin[1]),
        .I1(widx_widx_bin[0]),
        .I2(maybe_full_reg),
        .I3(sink_valid_io_out),
        .I4(ready_reg),
        .O(ready_reg_i_5__1_n_0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80 ridx_ridx_gray
       (.Q(widx_widx_bin[2]),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_c_ridx(rx_io_c_ridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(\widx_gray[3]_i_1__0_n_0 ),
        .\widx_gray_reg[3] (sync_2_reg),
        .\widx_widx_bin_reg[0] (ready_reg_i_3__1_n_0),
        .\widx_widx_bin_reg[1] (ready_reg_i_5__1_n_0),
        .\widx_widx_bin_reg[2] (ready_reg_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h004CCC80)) 
    \widx_gray[0]_i_1__1 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[1]),
        .O(widx[0]));
  LUT6 #(
    .INIT(64'h007F0000FF800000)) 
    \widx_gray[1]_i_1__1 
       (.I0(maybe_full_reg),
        .I1(ready_reg),
        .I2(widx_widx_bin[0]),
        .I3(widx_widx_bin[1]),
        .I4(sink_valid_io_out),
        .I5(widx_widx_bin[2]),
        .O(widx[1]));
  LUT6 #(
    .INIT(64'h6656666600000000)) 
    \widx_gray[2]_i_1__1 
       (.I0(sync_2_reg),
        .I1(widx_widx_bin[2]),
        .I2(widx_widx_bin[1]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(widx_widx_bin[0]),
        .I5(sink_valid_io_out),
        .O(widx[2]));
  LUT3 #(
    .INIT(8'h7F)) 
    \widx_gray[2]_i_2__1 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(\widx_gray_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \widx_gray[3]_i_1__0 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(\widx_gray_reg[2]_0 ),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[2]),
        .I5(sync_2_reg),
        .O(\widx_gray[3]_i_1__0_n_0 ));
  FDCE \widx_gray_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[0]),
        .Q(Q[0]));
  FDCE \widx_gray_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[1]),
        .Q(Q[1]));
  FDCE \widx_gray_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[2]),
        .Q(Q[2]));
  FDCE \widx_gray_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_gray[3]_i_1__0_n_0 ),
        .Q(sync_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4C80)) 
    \widx_widx_bin[0]_i_1__1 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .O(\widx_widx_bin[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \widx_widx_bin[1]_i_1__1 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(widx_widx_bin[0]),
        .I3(ready_reg),
        .I4(maybe_full_reg),
        .O(\widx_widx_bin[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h70F0F0F080000000)) 
    \widx_widx_bin[2]_i_1__1 
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .I5(widx_widx_bin[2]),
        .O(\widx_widx_bin[2]_i_1__1_n_0 ));
  FDCE \widx_widx_bin_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[0]_i_1__1_n_0 ),
        .Q(widx_widx_bin[0]));
  FDCE \widx_widx_bin_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[1]_i_1__1_n_0 ),
        .Q(widx_widx_bin[1]));
  FDCE \widx_widx_bin_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[2]_i_1__1_n_0 ),
        .Q(widx_widx_bin[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSource" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_63
   (ready_reg,
    sync_2_reg,
    ram_out_valid_reg,
    \widx_gray_reg[2]_0 ,
    \cdc_reg_reg[15] ,
    Q,
    rx_io_d_ridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    maybe_full_reg,
    sync_0_reg,
    \ridx_ridx_bin_reg[2] ,
    \ridx_ridx_bin_reg[1] ,
    D);
  output ready_reg;
  output sync_2_reg;
  output ram_out_valid_reg;
  output \widx_gray_reg[2]_0 ;
  output [9:0]\cdc_reg_reg[15] ;
  output [2:0]Q;
  input [3:0]rx_io_d_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input maybe_full_reg;
  input sync_0_reg;
  input \ridx_ridx_bin_reg[2] ;
  input \ridx_ridx_bin_reg[1] ;
  input [9:0]D;

  wire [9:0]D;
  wire [2:0]Q;
  wire \cdc_reg[10]_i_2__2_n_0 ;
  wire \cdc_reg[10]_i_3__2_n_0 ;
  wire \cdc_reg[11]_i_2__2_n_0 ;
  wire \cdc_reg[11]_i_3__2_n_0 ;
  wire \cdc_reg[12]_i_2__1_n_0 ;
  wire \cdc_reg[12]_i_3__1_n_0 ;
  wire \cdc_reg[13]_i_2__0_n_0 ;
  wire \cdc_reg[13]_i_3__0_n_0 ;
  wire \cdc_reg[14]_i_2__0_n_0 ;
  wire \cdc_reg[14]_i_3__0_n_0 ;
  wire \cdc_reg[15]_i_5_n_0 ;
  wire \cdc_reg[15]_i_6_n_0 ;
  wire \cdc_reg[3]_i_2__2_n_0 ;
  wire \cdc_reg[3]_i_3__2_n_0 ;
  wire \cdc_reg[4]_i_2__2_n_0 ;
  wire \cdc_reg[4]_i_3__2_n_0 ;
  wire \cdc_reg[5]_i_2__2_n_0 ;
  wire \cdc_reg[5]_i_3__2_n_0 ;
  wire \cdc_reg[9]_i_2__2_n_0 ;
  wire \cdc_reg[9]_i_3__2_n_0 ;
  wire [9:0]\cdc_reg_reg[15] ;
  wire chiplink_rx_clk;
  wire maybe_full_reg;
  wire mem_0;
  wire mem_1;
  wire mem_2;
  wire mem_3;
  wire mem_4;
  wire mem_5;
  wire mem_6;
  wire mem_7;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire ready_reg0;
  wire ready_reg_i_3__2_n_0;
  wire ready_reg_i_4__2_n_0;
  wire ready_reg_i_5__2_n_0;
  wire \ridx_ridx_bin_reg[1] ;
  wire \ridx_ridx_bin_reg[2] ;
  wire [15:3]rx_io_d_mem_0;
  wire [15:3]rx_io_d_mem_1;
  wire [15:3]rx_io_d_mem_2;
  wire [15:3]rx_io_d_mem_3;
  wire [15:3]rx_io_d_mem_4;
  wire [15:3]rx_io_d_mem_5;
  wire [15:3]rx_io_d_mem_6;
  wire [15:3]rx_io_d_mem_7;
  wire [3:0]rx_io_d_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0_reg;
  wire sync_2_reg;
  wire [2:0]widx;
  wire \widx_gray[3]_i_1__1_n_0 ;
  wire \widx_gray_reg[2]_0 ;
  wire [2:0]widx_widx_bin;
  wire \widx_widx_bin[0]_i_1__2_n_0 ;
  wire \widx_widx_bin[1]_i_1__2_n_0 ;
  wire \widx_widx_bin[2]_i_1__2_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_2__2 
       (.I0(rx_io_d_mem_0[10]),
        .I1(rx_io_d_mem_1[10]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[10]),
        .O(\cdc_reg[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[10]_i_3__2 
       (.I0(rx_io_d_mem_4[10]),
        .I1(rx_io_d_mem_5[10]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[10]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[10]),
        .O(\cdc_reg[10]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_2__2 
       (.I0(rx_io_d_mem_0[11]),
        .I1(rx_io_d_mem_1[11]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[11]),
        .O(\cdc_reg[11]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[11]_i_3__2 
       (.I0(rx_io_d_mem_4[11]),
        .I1(rx_io_d_mem_5[11]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[11]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[11]),
        .O(\cdc_reg[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_2__1 
       (.I0(rx_io_d_mem_0[12]),
        .I1(rx_io_d_mem_1[12]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[12]),
        .O(\cdc_reg[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[12]_i_3__1 
       (.I0(rx_io_d_mem_4[12]),
        .I1(rx_io_d_mem_5[12]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[12]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[12]),
        .O(\cdc_reg[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[13]_i_2__0 
       (.I0(rx_io_d_mem_0[13]),
        .I1(rx_io_d_mem_1[13]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[13]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[13]),
        .O(\cdc_reg[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[13]_i_3__0 
       (.I0(rx_io_d_mem_4[13]),
        .I1(rx_io_d_mem_5[13]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[13]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[13]),
        .O(\cdc_reg[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[14]_i_2__0 
       (.I0(rx_io_d_mem_0[14]),
        .I1(rx_io_d_mem_1[14]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[14]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[14]),
        .O(\cdc_reg[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[14]_i_3__0 
       (.I0(rx_io_d_mem_4[14]),
        .I1(rx_io_d_mem_5[14]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[14]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[14]),
        .O(\cdc_reg[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[15]_i_5 
       (.I0(rx_io_d_mem_0[15]),
        .I1(rx_io_d_mem_1[15]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[15]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[15]),
        .O(\cdc_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[15]_i_6 
       (.I0(rx_io_d_mem_4[15]),
        .I1(rx_io_d_mem_5[15]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[15]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[15]),
        .O(\cdc_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_2__2 
       (.I0(rx_io_d_mem_0[3]),
        .I1(rx_io_d_mem_1[3]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[3]),
        .O(\cdc_reg[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[3]_i_3__2 
       (.I0(rx_io_d_mem_4[3]),
        .I1(rx_io_d_mem_5[3]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[3]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[3]),
        .O(\cdc_reg[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_2__2 
       (.I0(rx_io_d_mem_0[4]),
        .I1(rx_io_d_mem_1[4]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[4]),
        .O(\cdc_reg[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[4]_i_3__2 
       (.I0(rx_io_d_mem_4[4]),
        .I1(rx_io_d_mem_5[4]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[4]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[4]),
        .O(\cdc_reg[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_2__2 
       (.I0(rx_io_d_mem_0[5]),
        .I1(rx_io_d_mem_1[5]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[5]),
        .O(\cdc_reg[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[5]_i_3__2 
       (.I0(rx_io_d_mem_4[5]),
        .I1(rx_io_d_mem_5[5]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[5]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[5]),
        .O(\cdc_reg[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_2__2 
       (.I0(rx_io_d_mem_0[9]),
        .I1(rx_io_d_mem_1[9]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_2[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_3[9]),
        .O(\cdc_reg[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdc_reg[9]_i_3__2 
       (.I0(rx_io_d_mem_4[9]),
        .I1(rx_io_d_mem_5[9]),
        .I2(\ridx_ridx_bin_reg[2] ),
        .I3(rx_io_d_mem_6[9]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .I5(rx_io_d_mem_7[9]),
        .O(\cdc_reg[9]_i_3__2_n_0 ));
  MUXF7 \cdc_reg_reg[10]_i_1__2 
       (.I0(\cdc_reg[10]_i_2__2_n_0 ),
        .I1(\cdc_reg[10]_i_3__2_n_0 ),
        .O(\cdc_reg_reg[15] [4]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[11]_i_1__2 
       (.I0(\cdc_reg[11]_i_2__2_n_0 ),
        .I1(\cdc_reg[11]_i_3__2_n_0 ),
        .O(\cdc_reg_reg[15] [5]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[12]_i_1__1 
       (.I0(\cdc_reg[12]_i_2__1_n_0 ),
        .I1(\cdc_reg[12]_i_3__1_n_0 ),
        .O(\cdc_reg_reg[15] [6]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[13]_i_1__0 
       (.I0(\cdc_reg[13]_i_2__0_n_0 ),
        .I1(\cdc_reg[13]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[15] [7]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[14]_i_1__0 
       (.I0(\cdc_reg[14]_i_2__0_n_0 ),
        .I1(\cdc_reg[14]_i_3__0_n_0 ),
        .O(\cdc_reg_reg[15] [8]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[15]_i_2 
       (.I0(\cdc_reg[15]_i_5_n_0 ),
        .I1(\cdc_reg[15]_i_6_n_0 ),
        .O(\cdc_reg_reg[15] [9]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[3]_i_1__2 
       (.I0(\cdc_reg[3]_i_2__2_n_0 ),
        .I1(\cdc_reg[3]_i_3__2_n_0 ),
        .O(\cdc_reg_reg[15] [0]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[4]_i_1__2 
       (.I0(\cdc_reg[4]_i_2__2_n_0 ),
        .I1(\cdc_reg[4]_i_3__2_n_0 ),
        .O(\cdc_reg_reg[15] [1]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[5]_i_1__2 
       (.I0(\cdc_reg[5]_i_2__2_n_0 ),
        .I1(\cdc_reg[5]_i_3__2_n_0 ),
        .O(\cdc_reg_reg[15] [2]),
        .S(sync_0_reg));
  MUXF7 \cdc_reg_reg[9]_i_1__2 
       (.I0(\cdc_reg[9]_i_2__2_n_0 ),
        .I1(\cdc_reg[9]_i_3__2_n_0 ),
        .O(\cdc_reg_reg[15] [3]),
        .S(sync_0_reg));
  LUT5 #(
    .INIT(32'h00000009)) 
    \mem_0[15]_i_1 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_0));
  FDRE \mem_0_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[4]),
        .Q(rx_io_d_mem_0[10]),
        .R(1'b0));
  FDRE \mem_0_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[5]),
        .Q(rx_io_d_mem_0[11]),
        .R(1'b0));
  FDRE \mem_0_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[6]),
        .Q(rx_io_d_mem_0[12]),
        .R(1'b0));
  FDRE \mem_0_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[7]),
        .Q(rx_io_d_mem_0[13]),
        .R(1'b0));
  FDRE \mem_0_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[8]),
        .Q(rx_io_d_mem_0[14]),
        .R(1'b0));
  FDRE \mem_0_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[9]),
        .Q(rx_io_d_mem_0[15]),
        .R(1'b0));
  FDRE \mem_0_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[0]),
        .Q(rx_io_d_mem_0[3]),
        .R(1'b0));
  FDRE \mem_0_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[1]),
        .Q(rx_io_d_mem_0[4]),
        .R(1'b0));
  FDRE \mem_0_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[2]),
        .Q(rx_io_d_mem_0[5]),
        .R(1'b0));
  FDRE \mem_0_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_0),
        .D(D[3]),
        .Q(rx_io_d_mem_0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10010000)) 
    \mem_1[15]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_1));
  FDRE \mem_1_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[4]),
        .Q(rx_io_d_mem_1[10]),
        .R(1'b0));
  FDRE \mem_1_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[5]),
        .Q(rx_io_d_mem_1[11]),
        .R(1'b0));
  FDRE \mem_1_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[6]),
        .Q(rx_io_d_mem_1[12]),
        .R(1'b0));
  FDRE \mem_1_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[7]),
        .Q(rx_io_d_mem_1[13]),
        .R(1'b0));
  FDRE \mem_1_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[8]),
        .Q(rx_io_d_mem_1[14]),
        .R(1'b0));
  FDRE \mem_1_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[9]),
        .Q(rx_io_d_mem_1[15]),
        .R(1'b0));
  FDRE \mem_1_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[0]),
        .Q(rx_io_d_mem_1[3]),
        .R(1'b0));
  FDRE \mem_1_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[1]),
        .Q(rx_io_d_mem_1[4]),
        .R(1'b0));
  FDRE \mem_1_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[2]),
        .Q(rx_io_d_mem_1[5]),
        .R(1'b0));
  FDRE \mem_1_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_1),
        .D(D[3]),
        .Q(rx_io_d_mem_1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00090000)) 
    \mem_2[15]_i_1 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_2));
  FDRE \mem_2_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[4]),
        .Q(rx_io_d_mem_2[10]),
        .R(1'b0));
  FDRE \mem_2_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[5]),
        .Q(rx_io_d_mem_2[11]),
        .R(1'b0));
  FDRE \mem_2_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[6]),
        .Q(rx_io_d_mem_2[12]),
        .R(1'b0));
  FDRE \mem_2_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[7]),
        .Q(rx_io_d_mem_2[13]),
        .R(1'b0));
  FDRE \mem_2_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[8]),
        .Q(rx_io_d_mem_2[14]),
        .R(1'b0));
  FDRE \mem_2_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[9]),
        .Q(rx_io_d_mem_2[15]),
        .R(1'b0));
  FDRE \mem_2_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[0]),
        .Q(rx_io_d_mem_2[3]),
        .R(1'b0));
  FDRE \mem_2_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[1]),
        .Q(rx_io_d_mem_2[4]),
        .R(1'b0));
  FDRE \mem_2_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[2]),
        .Q(rx_io_d_mem_2[5]),
        .R(1'b0));
  FDRE \mem_2_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_2),
        .D(D[3]),
        .Q(rx_io_d_mem_2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00900000)) 
    \mem_3[15]_i_1 
       (.I0(sync_2_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(Q[1]),
        .O(mem_3));
  FDRE \mem_3_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[4]),
        .Q(rx_io_d_mem_3[10]),
        .R(1'b0));
  FDRE \mem_3_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[5]),
        .Q(rx_io_d_mem_3[11]),
        .R(1'b0));
  FDRE \mem_3_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[6]),
        .Q(rx_io_d_mem_3[12]),
        .R(1'b0));
  FDRE \mem_3_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[7]),
        .Q(rx_io_d_mem_3[13]),
        .R(1'b0));
  FDRE \mem_3_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[8]),
        .Q(rx_io_d_mem_3[14]),
        .R(1'b0));
  FDRE \mem_3_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[9]),
        .Q(rx_io_d_mem_3[15]),
        .R(1'b0));
  FDRE \mem_3_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[0]),
        .Q(rx_io_d_mem_3[3]),
        .R(1'b0));
  FDRE \mem_3_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[1]),
        .Q(rx_io_d_mem_3[4]),
        .R(1'b0));
  FDRE \mem_3_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[2]),
        .Q(rx_io_d_mem_3[5]),
        .R(1'b0));
  FDRE \mem_3_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_3),
        .D(D[3]),
        .Q(rx_io_d_mem_3[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000110)) 
    \mem_4[15]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_4));
  FDRE \mem_4_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[4]),
        .Q(rx_io_d_mem_4[10]),
        .R(1'b0));
  FDRE \mem_4_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[5]),
        .Q(rx_io_d_mem_4[11]),
        .R(1'b0));
  FDRE \mem_4_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[6]),
        .Q(rx_io_d_mem_4[12]),
        .R(1'b0));
  FDRE \mem_4_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[7]),
        .Q(rx_io_d_mem_4[13]),
        .R(1'b0));
  FDRE \mem_4_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[8]),
        .Q(rx_io_d_mem_4[14]),
        .R(1'b0));
  FDRE \mem_4_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[9]),
        .Q(rx_io_d_mem_4[15]),
        .R(1'b0));
  FDRE \mem_4_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[0]),
        .Q(rx_io_d_mem_4[3]),
        .R(1'b0));
  FDRE \mem_4_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[1]),
        .Q(rx_io_d_mem_4[4]),
        .R(1'b0));
  FDRE \mem_4_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[2]),
        .Q(rx_io_d_mem_4[5]),
        .R(1'b0));
  FDRE \mem_4_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_4),
        .D(D[3]),
        .Q(rx_io_d_mem_4[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01100000)) 
    \mem_5[15]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_5));
  FDRE \mem_5_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[4]),
        .Q(rx_io_d_mem_5[10]),
        .R(1'b0));
  FDRE \mem_5_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[5]),
        .Q(rx_io_d_mem_5[11]),
        .R(1'b0));
  FDRE \mem_5_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[6]),
        .Q(rx_io_d_mem_5[12]),
        .R(1'b0));
  FDRE \mem_5_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[7]),
        .Q(rx_io_d_mem_5[13]),
        .R(1'b0));
  FDRE \mem_5_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[8]),
        .Q(rx_io_d_mem_5[14]),
        .R(1'b0));
  FDRE \mem_5_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[9]),
        .Q(rx_io_d_mem_5[15]),
        .R(1'b0));
  FDRE \mem_5_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[0]),
        .Q(rx_io_d_mem_5[3]),
        .R(1'b0));
  FDRE \mem_5_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[1]),
        .Q(rx_io_d_mem_5[4]),
        .R(1'b0));
  FDRE \mem_5_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[2]),
        .Q(rx_io_d_mem_5[5]),
        .R(1'b0));
  FDRE \mem_5_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_5),
        .D(D[3]),
        .Q(rx_io_d_mem_5[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000440)) 
    \mem_6[15]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_6));
  FDRE \mem_6_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[4]),
        .Q(rx_io_d_mem_6[10]),
        .R(1'b0));
  FDRE \mem_6_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[5]),
        .Q(rx_io_d_mem_6[11]),
        .R(1'b0));
  FDRE \mem_6_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[6]),
        .Q(rx_io_d_mem_6[12]),
        .R(1'b0));
  FDRE \mem_6_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[7]),
        .Q(rx_io_d_mem_6[13]),
        .R(1'b0));
  FDRE \mem_6_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[8]),
        .Q(rx_io_d_mem_6[14]),
        .R(1'b0));
  FDRE \mem_6_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[9]),
        .Q(rx_io_d_mem_6[15]),
        .R(1'b0));
  FDRE \mem_6_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[0]),
        .Q(rx_io_d_mem_6[3]),
        .R(1'b0));
  FDRE \mem_6_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[1]),
        .Q(rx_io_d_mem_6[4]),
        .R(1'b0));
  FDRE \mem_6_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[2]),
        .Q(rx_io_d_mem_6[5]),
        .R(1'b0));
  FDRE \mem_6_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_6),
        .D(D[3]),
        .Q(rx_io_d_mem_6[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04400000)) 
    \mem_7[15]_i_1 
       (.I0(\widx_gray_reg[2]_0 ),
        .I1(Q[1]),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(mem_7));
  FDRE \mem_7_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[4]),
        .Q(rx_io_d_mem_7[10]),
        .R(1'b0));
  FDRE \mem_7_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[5]),
        .Q(rx_io_d_mem_7[11]),
        .R(1'b0));
  FDRE \mem_7_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[6]),
        .Q(rx_io_d_mem_7[12]),
        .R(1'b0));
  FDRE \mem_7_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[7]),
        .Q(rx_io_d_mem_7[13]),
        .R(1'b0));
  FDRE \mem_7_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[8]),
        .Q(rx_io_d_mem_7[14]),
        .R(1'b0));
  FDRE \mem_7_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[9]),
        .Q(rx_io_d_mem_7[15]),
        .R(1'b0));
  FDRE \mem_7_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[0]),
        .Q(rx_io_d_mem_7[3]),
        .R(1'b0));
  FDRE \mem_7_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[1]),
        .Q(rx_io_d_mem_7[4]),
        .R(1'b0));
  FDRE \mem_7_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[2]),
        .Q(rx_io_d_mem_7[5]),
        .R(1'b0));
  FDRE \mem_7_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(mem_7),
        .D(D[3]),
        .Q(rx_io_d_mem_7[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_out_valid_i_2__2
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(ram_out_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ready_reg_i_3__2
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .O(ready_reg_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hBBB7B7B7B7B7B7B7)) 
    ready_reg_i_4__2
       (.I0(widx_widx_bin[2]),
        .I1(sink_valid_io_out),
        .I2(widx_widx_bin[1]),
        .I3(widx_widx_bin[0]),
        .I4(ready_reg),
        .I5(maybe_full_reg),
        .O(ready_reg_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hA9FF99FF)) 
    ready_reg_i_5__2
       (.I0(widx_widx_bin[1]),
        .I1(widx_widx_bin[0]),
        .I2(maybe_full_reg),
        .I3(sink_valid_io_out),
        .I4(ready_reg),
        .O(ready_reg_i_5__2_n_0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75 ridx_ridx_gray
       (.Q(widx_widx_bin[2]),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_d_ridx(rx_io_d_ridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(\widx_gray[3]_i_1__1_n_0 ),
        .\widx_gray_reg[3] (sync_2_reg),
        .\widx_widx_bin_reg[0] (ready_reg_i_3__2_n_0),
        .\widx_widx_bin_reg[1] (ready_reg_i_5__2_n_0),
        .\widx_widx_bin_reg[2] (ready_reg_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h004CCC80)) 
    \widx_gray[0]_i_1__2 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[1]),
        .O(widx[0]));
  LUT6 #(
    .INIT(64'h007F0000FF800000)) 
    \widx_gray[1]_i_1__2 
       (.I0(maybe_full_reg),
        .I1(ready_reg),
        .I2(widx_widx_bin[0]),
        .I3(widx_widx_bin[1]),
        .I4(sink_valid_io_out),
        .I5(widx_widx_bin[2]),
        .O(widx[1]));
  LUT6 #(
    .INIT(64'h6656666600000000)) 
    \widx_gray[2]_i_1__2 
       (.I0(sync_2_reg),
        .I1(widx_widx_bin[2]),
        .I2(widx_widx_bin[1]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(widx_widx_bin[0]),
        .I5(sink_valid_io_out),
        .O(widx[2]));
  LUT3 #(
    .INIT(8'h7F)) 
    \widx_gray[2]_i_2__2 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(\widx_gray_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \widx_gray[3]_i_1__1 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(\widx_gray_reg[2]_0 ),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[2]),
        .I5(sync_2_reg),
        .O(\widx_gray[3]_i_1__1_n_0 ));
  FDCE \widx_gray_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[0]),
        .Q(Q[0]));
  FDCE \widx_gray_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[1]),
        .Q(Q[1]));
  FDCE \widx_gray_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[2]),
        .Q(Q[2]));
  FDCE \widx_gray_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_gray[3]_i_1__1_n_0 ),
        .Q(sync_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4C80)) 
    \widx_widx_bin[0]_i_1__2 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .O(\widx_widx_bin[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \widx_widx_bin[1]_i_1__2 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(widx_widx_bin[0]),
        .I3(ready_reg),
        .I4(maybe_full_reg),
        .O(\widx_widx_bin[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h70F0F0F080000000)) 
    \widx_widx_bin[2]_i_1__2 
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .I5(widx_widx_bin[2]),
        .O(\widx_widx_bin[2]_i_1__2_n_0 ));
  FDCE \widx_widx_bin_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[0]_i_1__2_n_0 ),
        .Q(widx_widx_bin[0]));
  FDCE \widx_widx_bin_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[1]_i_1__2_n_0 ),
        .Q(widx_widx_bin[1]));
  FDCE \widx_widx_bin_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[2]_i_1__2_n_0 ),
        .Q(widx_widx_bin[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncQueueSource" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_64
   (ready_reg,
    sync_2_reg,
    Q,
    ram_out_valid_reg,
    \widx_gray_reg[2]_0 ,
    \cdc_reg_reg[16] ,
    \cdc_reg_reg[16]_0 ,
    rx_io_e_ridx,
    chiplink_rx_clk,
    rx_reset,
    hqe_io_deq_bits,
    sink_valid_io_out,
    maybe_full_reg,
    \ridx_ridx_bin_reg[1] ,
    \ridx_ridx_bin_reg[2] );
  output ready_reg;
  output sync_2_reg;
  output [2:0]Q;
  output ram_out_valid_reg;
  output \widx_gray_reg[2]_0 ;
  output \cdc_reg_reg[16] ;
  output \cdc_reg_reg[16]_0 ;
  input [3:0]rx_io_e_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input [0:0]hqe_io_deq_bits;
  input sink_valid_io_out;
  input maybe_full_reg;
  input \ridx_ridx_bin_reg[1] ;
  input \ridx_ridx_bin_reg[2] ;

  wire [2:0]Q;
  wire \cdc_reg_reg[16] ;
  wire \cdc_reg_reg[16]_0 ;
  wire chiplink_rx_clk;
  wire [0:0]hqe_io_deq_bits;
  wire maybe_full_reg;
  wire \mem_0[16]_i_1_n_0 ;
  wire \mem_0[16]_i_2_n_0 ;
  wire \mem_1[16]_i_1_n_0 ;
  wire \mem_2[16]_i_1_n_0 ;
  wire \mem_2[16]_i_2_n_0 ;
  wire \mem_3[16]_i_1_n_0 ;
  wire \mem_4[16]_i_1_n_0 ;
  wire \mem_5[16]_i_1_n_0 ;
  wire \mem_6[16]_i_1_n_0 ;
  wire \mem_7[16]_i_1_n_0 ;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire ready_reg0;
  wire ready_reg_i_3__3_n_0;
  wire ready_reg_i_4__3_n_0;
  wire ready_reg_i_5__3_n_0;
  wire \ridx_ridx_bin_reg[1] ;
  wire \ridx_ridx_bin_reg[2] ;
  wire [16:16]rx_io_e_mem_0;
  wire [16:16]rx_io_e_mem_1;
  wire [16:16]rx_io_e_mem_2;
  wire [16:16]rx_io_e_mem_3;
  wire [16:16]rx_io_e_mem_4;
  wire [16:16]rx_io_e_mem_5;
  wire [16:16]rx_io_e_mem_6;
  wire [16:16]rx_io_e_mem_7;
  wire [3:0]rx_io_e_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_2_reg;
  wire [2:0]widx;
  wire \widx_gray[3]_i_1__2_n_0 ;
  wire \widx_gray_reg[2]_0 ;
  wire [2:0]widx_widx_bin;
  wire \widx_widx_bin[0]_i_1__3_n_0 ;
  wire \widx_widx_bin[1]_i_1__3_n_0 ;
  wire \widx_widx_bin[2]_i_1__3_n_0 ;

  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cdc_reg[16]_i_2__1 
       (.I0(rx_io_e_mem_5),
        .I1(rx_io_e_mem_7),
        .I2(\ridx_ridx_bin_reg[1] ),
        .I3(rx_io_e_mem_4),
        .I4(\ridx_ridx_bin_reg[2] ),
        .I5(rx_io_e_mem_6),
        .O(\cdc_reg_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cdc_reg[16]_i_3__1 
       (.I0(rx_io_e_mem_1),
        .I1(rx_io_e_mem_3),
        .I2(\ridx_ridx_bin_reg[1] ),
        .I3(rx_io_e_mem_0),
        .I4(\ridx_ridx_bin_reg[2] ),
        .I5(rx_io_e_mem_2),
        .O(\cdc_reg_reg[16] ));
  LUT6 #(
    .INIT(64'hFFBEFFFF00820000)) 
    \mem_0[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(sync_2_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\mem_0[16]_i_2_n_0 ),
        .I5(rx_io_e_mem_0),
        .O(\mem_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_0[16]_i_2 
       (.I0(Q[1]),
        .I1(maybe_full_reg),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(\mem_0[16]_i_2_n_0 ));
  FDRE \mem_0_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_0[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFBFFFF80080000)) 
    \mem_1[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(\mem_0[16]_i_2_n_0 ),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(rx_io_e_mem_1),
        .O(\mem_1[16]_i_1_n_0 ));
  FDRE \mem_1_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_1[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBEFFFF00820000)) 
    \mem_2[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(sync_2_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\mem_2[16]_i_2_n_0 ),
        .I5(rx_io_e_mem_2),
        .O(\mem_2[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_2[16]_i_2 
       (.I0(Q[1]),
        .I1(maybe_full_reg),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(\mem_2[16]_i_2_n_0 ));
  FDRE \mem_2_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_2[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEFFFFFF82000000)) 
    \mem_3[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(sync_2_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\mem_2[16]_i_2_n_0 ),
        .I5(rx_io_e_mem_3),
        .O(\mem_3[16]_i_1_n_0 ));
  FDRE \mem_3_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_3[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBBF00000880)) 
    \mem_4[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(\mem_0[16]_i_2_n_0 ),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(rx_io_e_mem_4),
        .O(\mem_4[16]_i_1_n_0 ));
  FDRE \mem_4_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_4[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBBFFFFF08800000)) 
    \mem_5[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(\mem_0[16]_i_2_n_0 ),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(rx_io_e_mem_5),
        .O(\mem_5[16]_i_1_n_0 ));
  FDRE \mem_5_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_5[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBBF00000880)) 
    \mem_6[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(\mem_2[16]_i_2_n_0 ),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(rx_io_e_mem_6),
        .O(\mem_6[16]_i_1_n_0 ));
  FDRE \mem_6_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_6[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_6),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBBFFFFF08800000)) 
    \mem_7[16]_i_1 
       (.I0(hqe_io_deq_bits),
        .I1(\mem_2[16]_i_2_n_0 ),
        .I2(sync_2_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(rx_io_e_mem_7),
        .O(\mem_7[16]_i_1_n_0 ));
  FDRE \mem_7_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\mem_7[16]_i_1_n_0 ),
        .Q(rx_io_e_mem_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_out_valid_i_2__3
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(ram_out_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ready_reg_i_3__3
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .O(ready_reg_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hBBB7B7B7B7B7B7B7)) 
    ready_reg_i_4__3
       (.I0(widx_widx_bin[2]),
        .I1(sink_valid_io_out),
        .I2(widx_widx_bin[1]),
        .I3(widx_widx_bin[0]),
        .I4(ready_reg),
        .I5(maybe_full_reg),
        .O(ready_reg_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hA9FF99FF)) 
    ready_reg_i_5__3
       (.I0(widx_widx_bin[1]),
        .I1(widx_widx_bin[0]),
        .I2(maybe_full_reg),
        .I3(sink_valid_io_out),
        .I4(ready_reg),
        .O(ready_reg_i_5__3_n_0));
  FDCE ready_reg_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(ready_reg0),
        .Q(ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70 ridx_ridx_gray
       (.Q(widx_widx_bin[2]),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_e_ridx(rx_io_e_ridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(\widx_gray[3]_i_1__2_n_0 ),
        .\widx_gray_reg[3] (sync_2_reg),
        .\widx_widx_bin_reg[0] (ready_reg_i_3__3_n_0),
        .\widx_widx_bin_reg[1] (ready_reg_i_5__3_n_0),
        .\widx_widx_bin_reg[2] (ready_reg_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h004CCC80)) 
    \widx_gray[0]_i_1__3 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[1]),
        .O(widx[0]));
  LUT6 #(
    .INIT(64'h007F0000FF800000)) 
    \widx_gray[1]_i_1__3 
       (.I0(maybe_full_reg),
        .I1(ready_reg),
        .I2(widx_widx_bin[0]),
        .I3(widx_widx_bin[1]),
        .I4(sink_valid_io_out),
        .I5(widx_widx_bin[2]),
        .O(widx[1]));
  LUT6 #(
    .INIT(64'h6656666600000000)) 
    \widx_gray[2]_i_1__3 
       (.I0(sync_2_reg),
        .I1(widx_widx_bin[2]),
        .I2(widx_widx_bin[1]),
        .I3(\widx_gray_reg[2]_0 ),
        .I4(widx_widx_bin[0]),
        .I5(sink_valid_io_out),
        .O(widx[2]));
  LUT3 #(
    .INIT(8'h7F)) 
    \widx_gray[2]_i_2__3 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .O(\widx_gray_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \widx_gray[3]_i_1__2 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(\widx_gray_reg[2]_0 ),
        .I3(widx_widx_bin[0]),
        .I4(widx_widx_bin[2]),
        .I5(sync_2_reg),
        .O(\widx_gray[3]_i_1__2_n_0 ));
  FDCE \widx_gray_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[0]),
        .Q(Q[0]));
  FDCE \widx_gray_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[1]),
        .Q(Q[1]));
  FDCE \widx_gray_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(widx[2]),
        .Q(Q[2]));
  FDCE \widx_gray_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_gray[3]_i_1__2_n_0 ),
        .Q(sync_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4C80)) 
    \widx_widx_bin[0]_i_1__3 
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg),
        .I3(widx_widx_bin[0]),
        .O(\widx_widx_bin[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \widx_widx_bin[1]_i_1__3 
       (.I0(sink_valid_io_out),
        .I1(widx_widx_bin[1]),
        .I2(widx_widx_bin[0]),
        .I3(ready_reg),
        .I4(maybe_full_reg),
        .O(\widx_widx_bin[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h70F0F0F080000000)) 
    \widx_widx_bin[2]_i_1__3 
       (.I0(widx_widx_bin[0]),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(maybe_full_reg),
        .I4(widx_widx_bin[1]),
        .I5(widx_widx_bin[2]),
        .O(\widx_widx_bin[2]_i_1__3_n_0 ));
  FDCE \widx_widx_bin_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[0]_i_1__3_n_0 ),
        .Q(widx_widx_bin[0]));
  FDCE \widx_widx_bin_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[1]_i_1__3_n_0 ),
        .Q(widx_widx_bin[1]));
  FDCE \widx_widx_bin_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(\widx_widx_bin[2]_i_1__3_n_0 ),
        .Q(widx_widx_bin[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetReg
   (rx_reset,
    sync_0_reg,
    chiplink_rx_clk,
    chiplink_rx_rst,
    resetn);
  output rx_reset;
  output sync_0_reg;
  input chiplink_rx_clk;
  input chiplink_rx_rst;
  input resetn;

  wire chiplink_rx_clk;
  wire chiplink_rx_rst;
  wire resetn;
  wire rx_reset;
  wire sync_0_reg;

  FDPE reg__reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(chiplink_rx_rst),
        .Q(rx_reset));
  LUT2 #(
    .INIT(4'hB)) 
    sync_2_i_1
       (.I0(rx_reset),
        .I1(resetn),
        .O(sync_0_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetReg_5
   (chiplink_tx_rst,
    clk,
    SR);
  output chiplink_tx_rst;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire chiplink_tx_rst;
  wire clk;

  FDPE reg__reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(SR),
        .Q(chiplink_tx_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0
   (sync_0_reg_0,
    E,
    io_txc_widx,
    clk,
    resetn,
    io_txc_ridx,
    valid_reg_reg,
    source_valid_io_out);
  output sync_0_reg_0;
  output [0:0]E;
  input io_txc_widx;
  input clk;
  input resetn;
  input io_txc_ridx;
  input valid_reg_reg;
  input source_valid_io_out;

  wire [0:0]E;
  wire clk;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire resetn;
  wire source_valid_io_out;
  wire sync_0_reg_0;
  wire sync_0_reg_n_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire valid_reg_reg;

  LUT1 #(
    .INIT(2'h1)) 
    reg__i_1
       (.I0(resetn),
        .O(sync_0_reg_0));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(sync_0_reg_0),
        .D(sync_1_reg_n_0),
        .Q(sync_0_reg_n_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(sync_0_reg_0),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(sync_0_reg_0),
        .D(io_txc_widx),
        .Q(sync_2_reg_n_0));
  LUT4 #(
    .INIT(16'h9600)) 
    valid_reg_i_1__1
       (.I0(io_txc_ridx),
        .I1(valid_reg_reg),
        .I2(sync_0_reg_n_0),
        .I3(source_valid_io_out),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100
   (\rx_e_reg[1] ,
    ram_out_valid_reg,
    \rx_e_reg[1]_0 ,
    \tx_d_reg[19] ,
    E,
    \widx_widx_bin_reg[2] ,
    ready_reg0,
    \widx_gray_reg[3] ,
    \widx_gray_reg[2] ,
    \mem_5_reg[0] ,
    \mem_4_reg[0] ,
    \mem_1_reg[0] ,
    \mem_0_reg[0] ,
    \mem_7_reg[0] ,
    \mem_6_reg[0] ,
    \mem_3_reg[0] ,
    \mem_2_reg[0] ,
    rx_a,
    \rx_a_reg[5] ,
    \rx_a_reg[5]_0 ,
    \mem_0_a_reg[19] ,
    sync_0_reg_0,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full,
    D,
    ready_reg_0,
    \b2c_data_concat_reg[25] ,
    ready_reg_1,
    tx_z_3,
    \b2c_data_concat_reg[25]_0 ,
    \b2c_data_concat_reg[25]_1 ,
    \b2c_data_concat_reg[25]_2 ,
    \b2c_data_concat_reg[25]_3 ,
    \b2c_data_concat_reg[25]_4 ,
    tx_d,
    \b2c_data_concat_reg[26] ,
    Q,
    \widx_widx_bin_reg[2]_0 ,
    sync_0_reg_1,
    \widx_gray_reg[3]_0 ,
    sync_0_reg_2,
    sync_0,
    sync_0_reg_3,
    \widx_gray_reg[2]_0 ,
    S,
    \rx_a_reg[7] ,
    \rx_a_reg[11] ,
    \rx_a_reg[15] ,
    \rx_a_reg[19] );
  output \rx_e_reg[1] ;
  output ram_out_valid_reg;
  output \rx_e_reg[1]_0 ;
  output [19:0]\tx_d_reg[19] ;
  output [0:0]E;
  output [2:0]\widx_widx_bin_reg[2] ;
  output ready_reg0;
  output \widx_gray_reg[3] ;
  output [2:0]\widx_gray_reg[2] ;
  output [0:0]\mem_5_reg[0] ;
  output [0:0]\mem_4_reg[0] ;
  output [0:0]\mem_1_reg[0] ;
  output [0:0]\mem_0_reg[0] ;
  output [0:0]\mem_7_reg[0] ;
  output [0:0]\mem_6_reg[0] ;
  output [0:0]\mem_3_reg[0] ;
  output [0:0]\mem_2_reg[0] ;
  output [0:0]rx_a;
  output [18:0]\rx_a_reg[5] ;
  output \rx_a_reg[5]_0 ;
  output [0:0]\mem_0_a_reg[19] ;
  input sync_0_reg_0;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full;
  input [0:0]D;
  input ready_reg_0;
  input \b2c_data_concat_reg[25] ;
  input ready_reg_1;
  input [20:0]tx_z_3;
  input \b2c_data_concat_reg[25]_0 ;
  input \b2c_data_concat_reg[25]_1 ;
  input \b2c_data_concat_reg[25]_2 ;
  input \b2c_data_concat_reg[25]_3 ;
  input \b2c_data_concat_reg[25]_4 ;
  input [12:0]tx_d;
  input \b2c_data_concat_reg[26] ;
  input [1:0]Q;
  input [2:0]\widx_widx_bin_reg[2]_0 ;
  input sync_0_reg_1;
  input \widx_gray_reg[3]_0 ;
  input sync_0_reg_2;
  input sync_0;
  input sync_0_reg_3;
  input [2:0]\widx_gray_reg[2]_0 ;
  input [2:0]S;
  input [3:0]\rx_a_reg[7] ;
  input [3:0]\rx_a_reg[11] ;
  input [3:0]\rx_a_reg[15] ;
  input [3:0]\rx_a_reg[19] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire \b2c_data_concat_reg[25] ;
  wire \b2c_data_concat_reg[25]_0 ;
  wire \b2c_data_concat_reg[25]_1 ;
  wire \b2c_data_concat_reg[25]_2 ;
  wire \b2c_data_concat_reg[25]_3 ;
  wire \b2c_data_concat_reg[25]_4 ;
  wire \b2c_data_concat_reg[26] ;
  wire chiplink_rx_clk;
  wire [5:0]data4;
  wire maybe_full;
  wire [0:0]\mem_0_a_reg[19] ;
  wire [0:0]\mem_0_reg[0] ;
  wire [0:0]\mem_1_reg[0] ;
  wire [0:0]\mem_2_reg[0] ;
  wire [0:0]\mem_3_reg[0] ;
  wire [0:0]\mem_4_reg[0] ;
  wire [0:0]\mem_5_reg[0] ;
  wire [0:0]\mem_6_reg[0] ;
  wire [0:0]\mem_7_reg[0] ;
  wire ram_out_valid_reg;
  wire ready_reg0;
  wire ready_reg_0;
  wire ready_reg_1;
  wire ready_reg_i_2_n_0;
  wire ready_reg_i_3_n_0;
  wire ready_reg_i_4_n_0;
  wire ready_reg_i_5_n_0;
  wire ready_reg_reg;
  wire [0:0]rx_a;
  wire \rx_a[0]_i_7_n_0 ;
  wire \rx_a_reg[0]_i_3_n_0 ;
  wire \rx_a_reg[0]_i_3_n_1 ;
  wire \rx_a_reg[0]_i_3_n_2 ;
  wire \rx_a_reg[0]_i_3_n_3 ;
  wire [3:0]\rx_a_reg[11] ;
  wire \rx_a_reg[11]_i_2_n_0 ;
  wire \rx_a_reg[11]_i_2_n_1 ;
  wire \rx_a_reg[11]_i_2_n_2 ;
  wire \rx_a_reg[11]_i_2_n_3 ;
  wire [3:0]\rx_a_reg[15] ;
  wire \rx_a_reg[15]_i_2_n_0 ;
  wire \rx_a_reg[15]_i_2_n_1 ;
  wire \rx_a_reg[15]_i_2_n_2 ;
  wire \rx_a_reg[15]_i_2_n_3 ;
  wire [3:0]\rx_a_reg[19] ;
  wire \rx_a_reg[19]_i_3_n_0 ;
  wire \rx_a_reg[19]_i_3_n_1 ;
  wire \rx_a_reg[19]_i_3_n_2 ;
  wire \rx_a_reg[19]_i_3_n_3 ;
  wire [18:0]\rx_a_reg[5] ;
  wire \rx_a_reg[5]_0 ;
  wire [3:0]\rx_a_reg[7] ;
  wire \rx_a_reg[7]_i_2_n_0 ;
  wire \rx_a_reg[7]_i_2_n_1 ;
  wire \rx_a_reg[7]_i_2_n_2 ;
  wire \rx_a_reg[7]_i_2_n_3 ;
  wire \rx_e_reg[1] ;
  wire \rx_e_reg[1]_0 ;
  wire rx_reset;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire sync_0_reg_3;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [12:0]tx_d;
  wire [19:0]\tx_d_reg[19] ;
  wire [20:0]tx_z_3;
  wire \widx_gray[2]_i_2_n_0 ;
  wire [2:0]\widx_gray_reg[2] ;
  wire [2:0]\widx_gray_reg[2]_0 ;
  wire \widx_gray_reg[3] ;
  wire \widx_gray_reg[3]_0 ;
  wire [2:0]\widx_widx_bin_reg[2] ;
  wire [2:0]\widx_widx_bin_reg[2]_0 ;
  wire [3:1]\NLW_rx_a_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_a_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \mem_0[31]_i_1 
       (.I0(\widx_gray_reg[3]_0 ),
        .I1(\widx_gray_reg[2]_0 [2]),
        .I2(\widx_gray_reg[2]_0 [0]),
        .I3(\widx_gray[2]_i_2_n_0 ),
        .I4(\widx_gray_reg[2]_0 [1]),
        .O(\mem_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_0_a[19]_i_1 
       (.I0(\rx_e_reg[1] ),
        .I1(ready_reg_0),
        .O(\mem_0_a_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_0_d[19]_i_1 
       (.I0(\rx_e_reg[1] ),
        .I1(ready_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h10010000)) 
    \mem_1[31]_i_1 
       (.I0(\widx_gray[2]_i_2_n_0 ),
        .I1(\widx_gray_reg[2]_0 [1]),
        .I2(\widx_gray_reg[3]_0 ),
        .I3(\widx_gray_reg[2]_0 [2]),
        .I4(\widx_gray_reg[2]_0 [0]),
        .O(\mem_1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00090000)) 
    \mem_2[31]_i_1 
       (.I0(\widx_gray_reg[3]_0 ),
        .I1(\widx_gray_reg[2]_0 [2]),
        .I2(\widx_gray_reg[2]_0 [0]),
        .I3(\widx_gray[2]_i_2_n_0 ),
        .I4(\widx_gray_reg[2]_0 [1]),
        .O(\mem_2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00900000)) 
    \mem_3[31]_i_1 
       (.I0(\widx_gray_reg[3]_0 ),
        .I1(\widx_gray_reg[2]_0 [2]),
        .I2(\widx_gray_reg[2]_0 [0]),
        .I3(\widx_gray[2]_i_2_n_0 ),
        .I4(\widx_gray_reg[2]_0 [1]),
        .O(\mem_3_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \mem_4[31]_i_1 
       (.I0(\widx_gray[2]_i_2_n_0 ),
        .I1(\widx_gray_reg[2]_0 [1]),
        .I2(\widx_gray_reg[3]_0 ),
        .I3(\widx_gray_reg[2]_0 [2]),
        .I4(\widx_gray_reg[2]_0 [0]),
        .O(\mem_4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h01100000)) 
    \mem_5[31]_i_1 
       (.I0(\widx_gray[2]_i_2_n_0 ),
        .I1(\widx_gray_reg[2]_0 [1]),
        .I2(\widx_gray_reg[3]_0 ),
        .I3(\widx_gray_reg[2]_0 [2]),
        .I4(\widx_gray_reg[2]_0 [0]),
        .O(\mem_5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00000440)) 
    \mem_6[31]_i_1 
       (.I0(\widx_gray[2]_i_2_n_0 ),
        .I1(\widx_gray_reg[2]_0 [1]),
        .I2(\widx_gray_reg[3]_0 ),
        .I3(\widx_gray_reg[2]_0 [2]),
        .I4(\widx_gray_reg[2]_0 [0]),
        .O(\mem_6_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h04400000)) 
    \mem_7[31]_i_1 
       (.I0(\widx_gray[2]_i_2_n_0 ),
        .I1(\widx_gray_reg[2]_0 [1]),
        .I2(\widx_gray_reg[3]_0 ),
        .I3(\widx_gray_reg[2]_0 [2]),
        .I4(\widx_gray_reg[2]_0 [0]),
        .O(\mem_7_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_out_valid_i_2
       (.I0(ready_reg_reg),
        .I1(\rx_e_reg[1] ),
        .I2(maybe_full),
        .O(ram_out_valid_reg));
  LUT6 #(
    .INIT(64'hB0B0E0B0E0E0B0E0)) 
    ready_reg_i_1
       (.I0(ready_reg_i_2_n_0),
        .I1(sync_0_reg_1),
        .I2(\rx_e_reg[1] ),
        .I3(ready_reg_i_3_n_0),
        .I4(\widx_widx_bin_reg[2]_0 [2]),
        .I5(\widx_gray_reg[3]_0 ),
        .O(ready_reg0));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    ready_reg_i_2
       (.I0(ready_reg_i_4_n_0),
        .I1(sync_0_reg_2),
        .I2(sync_0),
        .I3(ready_reg_i_5_n_0),
        .I4(sync_0_reg_3),
        .I5(\widx_gray_reg[3] ),
        .O(ready_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ready_reg_i_3
       (.I0(\widx_widx_bin_reg[2]_0 [0]),
        .I1(ready_reg_reg),
        .I2(\rx_e_reg[1] ),
        .I3(maybe_full),
        .I4(\widx_widx_bin_reg[2]_0 [1]),
        .O(ready_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBB7B7B7B7B7B7B7)) 
    ready_reg_i_4
       (.I0(\widx_widx_bin_reg[2]_0 [2]),
        .I1(\rx_e_reg[1] ),
        .I2(\widx_widx_bin_reg[2]_0 [1]),
        .I3(\widx_widx_bin_reg[2]_0 [0]),
        .I4(ready_reg_reg),
        .I5(maybe_full),
        .O(ready_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hA9FF99FF)) 
    ready_reg_i_5
       (.I0(\widx_widx_bin_reg[2]_0 [1]),
        .I1(\widx_widx_bin_reg[2]_0 [0]),
        .I2(maybe_full),
        .I3(\rx_e_reg[1] ),
        .I4(ready_reg_reg),
        .O(ready_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h005500FC00FC00FC)) 
    \rx_a[0]_i_1 
       (.I0(\widx_gray[2]_i_2_n_0 ),
        .I1(\rx_a_reg[5] [18]),
        .I2(data4[0]),
        .I3(rx_reset),
        .I4(ready_reg_0),
        .I5(\rx_e_reg[1] ),
        .O(rx_a));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_a[0]_i_7 
       (.I0(D),
        .I1(maybe_full),
        .I2(\rx_e_reg[1] ),
        .I3(ready_reg_reg),
        .O(\rx_a[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rx_a[19]_i_1 
       (.I0(\rx_e_reg[1] ),
        .I1(ready_reg_0),
        .I2(rx_reset),
        .O(\rx_e_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \rx_a[5]_i_1 
       (.I0(data4[5]),
        .I1(\rx_a_reg[5] [18]),
        .I2(ready_reg_0),
        .I3(\rx_e_reg[1] ),
        .O(\rx_a_reg[5]_0 ));
  CARRY4 \rx_a_reg[0]_i_2 
       (.CI(\rx_a_reg[19]_i_3_n_0 ),
        .CO({\NLW_rx_a_reg[0]_i_2_CO_UNCONNECTED [3:1],\rx_a_reg[5] [18]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_a_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_a_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rx_a_reg[0]_i_3_n_0 ,\rx_a_reg[0]_i_3_n_1 ,\rx_a_reg[0]_i_3_n_2 ,\rx_a_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,D}),
        .O({\rx_a_reg[5] [2:0],data4[0]}),
        .S({S,\rx_a[0]_i_7_n_0 }));
  CARRY4 \rx_a_reg[11]_i_2 
       (.CI(\rx_a_reg[7]_i_2_n_0 ),
        .CO({\rx_a_reg[11]_i_2_n_0 ,\rx_a_reg[11]_i_2_n_1 ,\rx_a_reg[11]_i_2_n_2 ,\rx_a_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_a_reg[5] [9:6]),
        .S(\rx_a_reg[11] ));
  CARRY4 \rx_a_reg[15]_i_2 
       (.CI(\rx_a_reg[11]_i_2_n_0 ),
        .CO({\rx_a_reg[15]_i_2_n_0 ,\rx_a_reg[15]_i_2_n_1 ,\rx_a_reg[15]_i_2_n_2 ,\rx_a_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_a_reg[5] [13:10]),
        .S(\rx_a_reg[15] ));
  CARRY4 \rx_a_reg[19]_i_3 
       (.CI(\rx_a_reg[15]_i_2_n_0 ),
        .CO({\rx_a_reg[19]_i_3_n_0 ,\rx_a_reg[19]_i_3_n_1 ,\rx_a_reg[19]_i_3_n_2 ,\rx_a_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_a_reg[5] [17:14]),
        .S(\rx_a_reg[19] ));
  CARRY4 \rx_a_reg[7]_i_2 
       (.CI(\rx_a_reg[0]_i_3_n_0 ),
        .CO({\rx_a_reg[7]_i_2_n_0 ,\rx_a_reg[7]_i_2_n_1 ,\rx_a_reg[7]_i_2_n_2 ,\rx_a_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_a_reg[5] [5:4],data4[5],\rx_a_reg[5] [3]}),
        .S(\rx_a_reg[7] ));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(\rx_e_reg[1] ));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_0_reg_0),
        .Q(sync_2_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[0]_i_1 
       (.I0(tx_d[0]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[0]),
        .O(\tx_d_reg[19] [0]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[10]_i_1 
       (.I0(\b2c_data_concat_reg[25]_1 ),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[10]),
        .O(\tx_d_reg[19] [10]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[11]_i_1 
       (.I0(tx_d[8]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[11]),
        .O(\tx_d_reg[19] [11]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[12]_i_1 
       (.I0(\b2c_data_concat_reg[25]_2 ),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[12]),
        .O(\tx_d_reg[19] [12]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[13]_i_1 
       (.I0(\b2c_data_concat_reg[25]_3 ),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[13]),
        .O(\tx_d_reg[19] [13]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[14]_i_1 
       (.I0(\b2c_data_concat_reg[25]_4 ),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[14]),
        .O(\tx_d_reg[19] [14]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[15]_i_1 
       (.I0(tx_d[9]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[15]),
        .O(\tx_d_reg[19] [15]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[16]_i_1 
       (.I0(tx_d[10]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[16]),
        .O(\tx_d_reg[19] [16]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[17]_i_1 
       (.I0(tx_d[11]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[17]),
        .O(\tx_d_reg[19] [17]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[18]_i_1 
       (.I0(tx_d[12]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[18]),
        .O(\tx_d_reg[19] [18]));
  LUT6 #(
    .INIT(64'hA8FFA8FFA8FFA800)) 
    \tx_d[19]_i_1 
       (.I0(\b2c_data_concat_reg[26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(E),
        .I4(tx_z_3[20]),
        .I5(tx_z_3[19]),
        .O(\tx_d_reg[19] [19]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[1]_i_1 
       (.I0(tx_d[1]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[1]),
        .O(\tx_d_reg[19] [1]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[2]_i_1 
       (.I0(tx_d[2]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[2]),
        .O(\tx_d_reg[19] [2]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[3]_i_1 
       (.I0(tx_d[3]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[3]),
        .O(\tx_d_reg[19] [3]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[4]_i_1 
       (.I0(tx_d[4]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[4]),
        .O(\tx_d_reg[19] [4]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[5]_i_1 
       (.I0(tx_d[5]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[5]),
        .O(\tx_d_reg[19] [5]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[6]_i_1 
       (.I0(tx_d[6]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[6]),
        .O(\tx_d_reg[19] [6]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[7]_i_1 
       (.I0(tx_d[7]),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[7]),
        .O(\tx_d_reg[19] [7]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[8]_i_1 
       (.I0(\b2c_data_concat_reg[25] ),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[8]),
        .O(\tx_d_reg[19] [8]));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \tx_d[9]_i_1 
       (.I0(\b2c_data_concat_reg[25]_0 ),
        .I1(\rx_e_reg[1] ),
        .I2(ready_reg_1),
        .I3(tx_z_3[20]),
        .I4(tx_z_3[9]),
        .O(\tx_d_reg[19] [9]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h004CCC80)) 
    \widx_gray[0]_i_1 
       (.I0(ready_reg_reg),
        .I1(\rx_e_reg[1] ),
        .I2(maybe_full),
        .I3(\widx_widx_bin_reg[2]_0 [0]),
        .I4(\widx_widx_bin_reg[2]_0 [1]),
        .O(\widx_gray_reg[2] [0]));
  LUT6 #(
    .INIT(64'h007F0000FF800000)) 
    \widx_gray[1]_i_1 
       (.I0(maybe_full),
        .I1(ready_reg_reg),
        .I2(\widx_widx_bin_reg[2]_0 [0]),
        .I3(\widx_widx_bin_reg[2]_0 [1]),
        .I4(\rx_e_reg[1] ),
        .I5(\widx_widx_bin_reg[2]_0 [2]),
        .O(\widx_gray_reg[2] [1]));
  LUT6 #(
    .INIT(64'h6656666600000000)) 
    \widx_gray[2]_i_1 
       (.I0(\widx_gray_reg[3]_0 ),
        .I1(\widx_widx_bin_reg[2]_0 [2]),
        .I2(\widx_widx_bin_reg[2]_0 [1]),
        .I3(\widx_gray[2]_i_2_n_0 ),
        .I4(\widx_widx_bin_reg[2]_0 [0]),
        .I5(\rx_e_reg[1] ),
        .O(\widx_gray_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \widx_gray[2]_i_2 
       (.I0(ready_reg_reg),
        .I1(\rx_e_reg[1] ),
        .I2(maybe_full),
        .O(\widx_gray[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \widx_gray[3]_i_1 
       (.I0(\rx_e_reg[1] ),
        .I1(\widx_widx_bin_reg[2]_0 [1]),
        .I2(\widx_gray[2]_i_2_n_0 ),
        .I3(\widx_widx_bin_reg[2]_0 [0]),
        .I4(\widx_widx_bin_reg[2]_0 [2]),
        .I5(\widx_gray_reg[3]_0 ),
        .O(\widx_gray_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4C80)) 
    \widx_widx_bin[0]_i_1 
       (.I0(ready_reg_reg),
        .I1(\rx_e_reg[1] ),
        .I2(maybe_full),
        .I3(\widx_widx_bin_reg[2]_0 [0]),
        .O(\widx_widx_bin_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \widx_widx_bin[1]_i_1 
       (.I0(\rx_e_reg[1] ),
        .I1(\widx_widx_bin_reg[2]_0 [1]),
        .I2(\widx_widx_bin_reg[2]_0 [0]),
        .I3(ready_reg_reg),
        .I4(maybe_full),
        .O(\widx_widx_bin_reg[2] [1]));
  LUT6 #(
    .INIT(64'h70F0F0F080000000)) 
    \widx_widx_bin[2]_i_1 
       (.I0(\widx_widx_bin_reg[2]_0 [0]),
        .I1(ready_reg_reg),
        .I2(\rx_e_reg[1] ),
        .I3(maybe_full),
        .I4(\widx_widx_bin_reg[2]_0 [1]),
        .I5(\widx_widx_bin_reg[2]_0 [2]),
        .O(\widx_widx_bin_reg[2] [2]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102
   (sync_2_reg_0,
    rx_io_a_safe_ridx_valid,
    chiplink_rx_clk,
    reg__reg);
  output sync_2_reg_0;
  input rx_io_a_safe_ridx_valid;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire rx_io_a_safe_ridx_valid;
  wire sync_1_reg_n_0;
  wire sync_2_reg_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_1_reg_n_0),
        .Q(sync_2_reg_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(rx_io_a_safe_ridx_valid),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103
   (sync_0,
    rx_io_a_ridx,
    chiplink_rx_clk,
    rx_reset);
  output sync_0;
  input [0:0]rx_io_a_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire [0:0]rx_io_a_ridx;
  wire rx_reset;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_a_ridx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104
   (ready_reg_reg,
    rx_io_a_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_a_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_a_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_a_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105
   (ready_reg_reg,
    rx_io_a_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_a_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_a_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_a_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106
   (ready_reg_reg,
    rx_io_a_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_a_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_a_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_a_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11
   (E,
    io_rxc_widx,
    clk,
    SR,
    io_rxc_ridx,
    valid_reg_reg,
    source_valid_io_out);
  output [0:0]E;
  input io_rxc_widx;
  input clk;
  input [0:0]SR;
  input io_rxc_ridx;
  input valid_reg_reg;
  input source_valid_io_out;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire source_valid_io_out;
  wire sync_1;
  wire sync_2;
  wire valid_reg_reg;
  wire widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(io_rxc_widx),
        .Q(sync_2));
  LUT4 #(
    .INIT(16'h9600)) 
    valid_reg_i_1__0
       (.I0(io_rxc_ridx),
        .I1(valid_reg_reg),
        .I2(widx),
        .I3(source_valid_io_out),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116
   (bypass_reg,
    clk,
    SR);
  output bypass_reg;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire bypass_reg;
  wire clk;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(bypass_reg));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(1'b1),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118
   (bypass_reg,
    bypass_reg_reg,
    bypass_reg_0,
    bypass_reg_rep,
    clk,
    rx_reset,
    sync_0_reg_0,
    \flight_reg[5] ,
    \flight_reg[2] ,
    resetn,
    bypass_reg_1);
  output bypass_reg;
  output bypass_reg_reg;
  output bypass_reg_0;
  output bypass_reg_rep;
  input clk;
  input rx_reset;
  input sync_0_reg_0;
  input \flight_reg[5] ;
  input \flight_reg[2] ;
  input resetn;
  input bypass_reg_1;

  wire bypass_reg;
  wire bypass_reg_0;
  wire bypass_reg_1;
  wire bypass_reg_reg;
  wire bypass_reg_rep;
  wire clk;
  wire \flight_reg[2] ;
  wire \flight_reg[5] ;
  wire resetn;
  wire rx_reset;
  wire sync_0_reg_0;
  wire sync_1;
  wire sync_2;

  LUT6 #(
    .INIT(64'hF7FF777707007777)) 
    bypass_i_1
       (.I0(bypass_reg),
        .I1(sync_0_reg_0),
        .I2(\flight_reg[5] ),
        .I3(\flight_reg[2] ),
        .I4(resetn),
        .I5(bypass_reg_1),
        .O(bypass_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    bypass_reg_i_2
       (.I0(bypass_reg),
        .I1(sync_0_reg_0),
        .O(bypass_reg_reg));
  LUT6 #(
    .INIT(64'hF7FF777707007777)) 
    bypass_rep_i_1
       (.I0(bypass_reg),
        .I1(sync_0_reg_0),
        .I2(\flight_reg[5] ),
        .I3(\flight_reg[2] ),
        .I4(resetn),
        .I5(bypass_reg_1),
        .O(bypass_reg_rep));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(bypass_reg));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(1'b1),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12
   (sync_0,
    rx_io_e_widx,
    clk,
    SR);
  output sync_0;
  input [0:0]rx_io_e_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_e_widx;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_e_widx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13
   (widx,
    rx_io_e_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_e_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_e_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_e_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14
   (widx,
    rx_io_e_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_e_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_e_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_e_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15
   (widx,
    rx_io_e_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_e_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_e_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_e_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18
   (\cdc_reg_reg[15] ,
    rx_io_d_widx,
    clk,
    SR,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg_0,
    widx);
  output \cdc_reg_reg[15] ;
  input [0:0]rx_io_d_widx;
  input clk;
  input [0:0]SR;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg_0;
  input [0:0]widx;

  wire [0:0]SR;
  wire \cdc_reg_reg[15] ;
  wire clk;
  wire \ridx_ridx_bin_reg[1] ;
  wire [0:0]rx_io_d_widx;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_1;
  wire sync_2;
  wire [0:0]widx;

  LUT4 #(
    .INIT(16'h6006)) 
    \cdc_reg[15]_i_4 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(sync_0),
        .I2(sync_0_reg_0),
        .I3(widx),
        .O(\cdc_reg_reg[15] ));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_d_widx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19
   (E,
    rx_io_d_widx,
    clk,
    SR,
    sync_0_reg_0,
    source_valid_io_out,
    \ridx_ridx_bin_reg[2] ,
    D,
    sync_0_reg_1);
  output [0:0]E;
  input [0:0]rx_io_d_widx;
  input clk;
  input [0:0]SR;
  input [0:0]sync_0_reg_0;
  input source_valid_io_out;
  input \ridx_ridx_bin_reg[2] ;
  input [0:0]D;
  input sync_0_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire \ridx_ridx_bin_reg[2] ;
  wire [0:0]rx_io_d_widx;
  wire source_valid_io_out;
  wire [0:0]sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [1:1]widx;

  LUT6 #(
    .INIT(64'h82AAAA82AAAAAAAA)) 
    \cdc_reg[15]_i_1 
       (.I0(source_valid_io_out),
        .I1(\ridx_ridx_bin_reg[2] ),
        .I2(widx),
        .I3(D),
        .I4(sync_0_reg_0),
        .I5(sync_0_reg_1),
        .O(E));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_d_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20
   (\cdc_reg_reg[15] ,
    rx_io_d_widx,
    clk,
    SR);
  output [0:0]\cdc_reg_reg[15] ;
  input [0:0]rx_io_d_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire [0:0]\cdc_reg_reg[15] ;
  wire clk;
  wire [0:0]rx_io_d_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(\cdc_reg_reg[15] ));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_d_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21
   (widx,
    rx_io_d_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_d_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_d_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_d_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24
   (\cdc_reg_reg[31] ,
    rx_io_c_widx,
    clk,
    SR,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg_0,
    widx);
  output \cdc_reg_reg[31] ;
  input [0:0]rx_io_c_widx;
  input clk;
  input [0:0]SR;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg_0;
  input [0:0]widx;

  wire [0:0]SR;
  wire \cdc_reg_reg[31] ;
  wire clk;
  wire \ridx_ridx_bin_reg[1] ;
  wire [0:0]rx_io_c_widx;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_1;
  wire sync_2;
  wire [0:0]widx;

  LUT4 #(
    .INIT(16'h6006)) 
    \cdc_reg[31]_i_4__0 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(sync_0),
        .I2(sync_0_reg_0),
        .I3(widx),
        .O(\cdc_reg_reg[31] ));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_c_widx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25
   (E,
    rx_io_c_widx,
    clk,
    SR,
    sync_0_reg_0,
    source_valid_io_out,
    \ridx_ridx_bin_reg[2] ,
    D,
    sync_0_reg_1);
  output [0:0]E;
  input [0:0]rx_io_c_widx;
  input clk;
  input [0:0]SR;
  input [0:0]sync_0_reg_0;
  input source_valid_io_out;
  input \ridx_ridx_bin_reg[2] ;
  input [0:0]D;
  input sync_0_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire \ridx_ridx_bin_reg[2] ;
  wire [0:0]rx_io_c_widx;
  wire source_valid_io_out;
  wire [0:0]sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [1:1]widx;

  LUT6 #(
    .INIT(64'h82AAAA82AAAAAAAA)) 
    \cdc_reg[31]_i_1__0 
       (.I0(source_valid_io_out),
        .I1(\ridx_ridx_bin_reg[2] ),
        .I2(widx),
        .I3(D),
        .I4(sync_0_reg_0),
        .I5(sync_0_reg_1),
        .O(E));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_c_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26
   (\cdc_reg_reg[31] ,
    rx_io_c_widx,
    clk,
    SR);
  output [0:0]\cdc_reg_reg[31] ;
  input [0:0]rx_io_c_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire [0:0]\cdc_reg_reg[31] ;
  wire clk;
  wire [0:0]rx_io_c_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(\cdc_reg_reg[31] ));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_c_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27
   (widx,
    rx_io_c_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_c_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_c_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_c_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30
   (\cdc_reg_reg[12] ,
    rx_io_bwidx,
    clk,
    SR,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg_0,
    widx);
  output \cdc_reg_reg[12] ;
  input [0:0]rx_io_bwidx;
  input clk;
  input [0:0]SR;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg_0;
  input [0:0]widx;

  wire [0:0]SR;
  wire \cdc_reg_reg[12] ;
  wire clk;
  wire \ridx_ridx_bin_reg[1] ;
  wire [0:0]rx_io_bwidx;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_1;
  wire sync_2;
  wire [0:0]widx;

  LUT4 #(
    .INIT(16'h6006)) 
    \cdc_reg[12]_i_4 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(sync_0),
        .I2(sync_0_reg_0),
        .I3(widx),
        .O(\cdc_reg_reg[12] ));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_bwidx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31
   (E,
    rx_io_bwidx,
    clk,
    SR,
    sync_0_reg_0,
    source_valid_io_out,
    \ridx_ridx_bin_reg[0] ,
    D,
    sync_0_reg_1);
  output [0:0]E;
  input [0:0]rx_io_bwidx;
  input clk;
  input [0:0]SR;
  input [0:0]sync_0_reg_0;
  input source_valid_io_out;
  input \ridx_ridx_bin_reg[0] ;
  input [0:0]D;
  input sync_0_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire \ridx_ridx_bin_reg[0] ;
  wire [0:0]rx_io_bwidx;
  wire source_valid_io_out;
  wire [0:0]sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [1:1]widx;

  LUT6 #(
    .INIT(64'h82AAAA82AAAAAAAA)) 
    \cdc_reg[12]_i_1 
       (.I0(source_valid_io_out),
        .I1(\ridx_ridx_bin_reg[0] ),
        .I2(widx),
        .I3(D),
        .I4(sync_0_reg_0),
        .I5(sync_0_reg_1),
        .O(E));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_bwidx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32
   (\cdc_reg_reg[12] ,
    rx_io_bwidx,
    clk,
    SR);
  output [0:0]\cdc_reg_reg[12] ;
  input [0:0]rx_io_bwidx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire [0:0]\cdc_reg_reg[12] ;
  wire clk;
  wire [0:0]rx_io_bwidx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(\cdc_reg_reg[12] ));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_bwidx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33
   (widx,
    rx_io_bwidx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_bwidx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_bwidx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_bwidx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39
   (sync_0,
    rx_io_a_widx,
    clk,
    SR);
  output sync_0;
  input [0:0]rx_io_a_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_a_widx;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_a_widx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40
   (widx,
    rx_io_a_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_a_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_a_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_a_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41
   (widx,
    rx_io_a_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_a_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_a_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_a_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42
   (widx,
    rx_io_a_widx,
    clk,
    SR);
  output [0:0]widx;
  input [0:0]rx_io_a_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [0:0]rx_io_a_widx;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire [0:0]widx;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(widx));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_io_a_widx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43
   (\ridx_ridx_bin_reg[1] ,
    D,
    \ridx_gray_reg[2] ,
    \ridx_gray_reg[1] ,
    \ridx_gray_reg[0] ,
    E,
    \ridx_gray_reg[3] ,
    \ridx_ridx_bin_reg[0] ,
    \state_reg[1] ,
    \ridx_ridx_bin_reg[0]_0 ,
    \free_reg[5] ,
    \ridx_ridx_bin_reg[0]_1 ,
    \tx_d_reg[7] ,
    \rx_e_reg[19] ,
    sync_0_reg_0,
    clk,
    SR,
    Q,
    valid_reg_reg,
    rx_io_a_ridx,
    widx,
    sync_0,
    \state_reg[1]_0 ,
    \ridx_ridx_bin_reg[0]_2 ,
    valid_reg_0,
    valid_reg_reg_0,
    \ridx_ridx_bin_reg[0]_3 ,
    valid_reg_1,
    valid_reg_reg_1,
    \ridx_ridx_bin_reg[0]_4 ,
    valid_reg_2,
    valid_reg_3);
  output \ridx_ridx_bin_reg[1] ;
  output [2:0]D;
  output [2:0]\ridx_gray_reg[2] ;
  output \ridx_gray_reg[1] ;
  output \ridx_gray_reg[0] ;
  output [0:0]E;
  output \ridx_gray_reg[3] ;
  output [0:0]\ridx_ridx_bin_reg[0] ;
  output \state_reg[1] ;
  output [0:0]\ridx_ridx_bin_reg[0]_0 ;
  output \free_reg[5] ;
  output [0:0]\ridx_ridx_bin_reg[0]_1 ;
  output \tx_d_reg[7] ;
  output \rx_e_reg[19] ;
  input sync_0_reg_0;
  input clk;
  input [0:0]SR;
  input [2:0]Q;
  input valid_reg_reg;
  input [0:0]rx_io_a_ridx;
  input [2:0]widx;
  input sync_0;
  input \state_reg[1]_0 ;
  input [0:0]\ridx_ridx_bin_reg[0]_2 ;
  input valid_reg_0;
  input valid_reg_reg_0;
  input [0:0]\ridx_ridx_bin_reg[0]_3 ;
  input valid_reg_1;
  input valid_reg_reg_1;
  input [0:0]\ridx_ridx_bin_reg[0]_4 ;
  input valid_reg_2;
  input valid_reg_3;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \cdc_reg[31]_i_4_n_0 ;
  wire clk;
  wire \free_reg[5] ;
  wire \ridx_gray_reg[0] ;
  wire \ridx_gray_reg[1] ;
  wire [2:0]\ridx_gray_reg[2] ;
  wire \ridx_gray_reg[3] ;
  wire [0:0]\ridx_ridx_bin_reg[0] ;
  wire [0:0]\ridx_ridx_bin_reg[0]_0 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_1 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_2 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_3 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_4 ;
  wire \ridx_ridx_bin_reg[1] ;
  wire \rx_e_reg[19] ;
  wire [0:0]rx_io_a_ridx;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire \tx_d_reg[7] ;
  wire valid_reg_0;
  wire valid_reg_1;
  wire valid_reg_2;
  wire valid_reg_3;
  wire valid_reg_reg;
  wire valid_reg_reg_0;
  wire valid_reg_reg_1;
  wire [2:0]widx;

  LUT6 #(
    .INIT(64'h82AAAA82AAAAAAAA)) 
    \cdc_reg[31]_i_1 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(\ridx_gray_reg[1] ),
        .I2(widx[0]),
        .I3(\ridx_gray_reg[2] [2]),
        .I4(widx[1]),
        .I5(\cdc_reg[31]_i_4_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hF087FFFF)) 
    \cdc_reg[31]_i_3__0 
       (.I0(valid_reg_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\ridx_ridx_bin_reg[1] ),
        .O(\ridx_gray_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \cdc_reg[31]_i_4 
       (.I0(\ridx_gray_reg[0] ),
        .I1(sync_0),
        .I2(\ridx_gray_reg[3] ),
        .I3(widx[2]),
        .O(\cdc_reg[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h7)) 
    data_reg_0_7_0_5_i_14__0
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_1),
        .O(\free_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[0]_i_1 
       (.I0(\ridx_gray_reg[0] ),
        .O(\ridx_gray_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hA9FF)) 
    \ridx_gray[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(valid_reg_reg),
        .I3(\ridx_ridx_bin_reg[1] ),
        .O(\ridx_gray_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ridx_gray[1]_i_1 
       (.I0(\ridx_gray_reg[1] ),
        .O(\ridx_gray_reg[2] [1]));
  LUT6 #(
    .INIT(64'h00FF7F8000000000)) 
    \ridx_gray[2]_i_1__2 
       (.I0(Q[0]),
        .I1(valid_reg_reg),
        .I2(Q[1]),
        .I3(rx_io_a_ridx),
        .I4(Q[2]),
        .I5(\ridx_ridx_bin_reg[1] ),
        .O(\ridx_gray_reg[2] [2]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ridx_gray[3]_i_1 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(Q[1]),
        .I2(valid_reg_reg),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rx_io_a_ridx),
        .O(\ridx_gray_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ridx_ridx_bin[0]_i_1 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \ridx_ridx_bin[0]_i_1__0 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(\state_reg[1]_0 ),
        .I2(\ridx_ridx_bin_reg[0]_2 ),
        .O(\ridx_ridx_bin_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ridx_ridx_bin[0]_i_1__1 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_reg_0),
        .I2(\ridx_ridx_bin_reg[0]_3 ),
        .O(\ridx_ridx_bin_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \ridx_ridx_bin[0]_i_1__2 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_reg_1),
        .I2(\ridx_ridx_bin_reg[0]_4 ),
        .O(\ridx_ridx_bin_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \ridx_ridx_bin[1]_i_1__2 
       (.I0(valid_reg_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ridx_ridx_bin_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ridx_ridx_bin[2]_i_1__3 
       (.I0(Q[0]),
        .I1(valid_reg_reg),
        .I2(Q[1]),
        .I3(\ridx_ridx_bin_reg[1] ),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rx_a[19]_i_12 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_3),
        .O(\rx_e_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_4__0 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_0),
        .O(\state_reg[1] ));
  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_1_reg_n_0),
        .Q(\ridx_ridx_bin_reg[1] ));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sync_0_reg_0),
        .Q(sync_2_reg_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \tx_d[19]_i_10 
       (.I0(\ridx_ridx_bin_reg[1] ),
        .I1(valid_reg_2),
        .O(\tx_d_reg[7] ));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45
   (sync_2_reg_0,
    rx_io_a_safe_widx_valid,
    clk,
    reg__reg);
  output sync_2_reg_0;
  input rx_io_a_safe_widx_valid;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire rx_io_a_safe_widx_valid;
  wire sync_1_reg_n_0;
  wire sync_2_reg_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_1_reg_n_0),
        .Q(sync_2_reg_0));
  FDCE sync_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(rx_io_a_safe_widx_valid),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47
   (rx_io_a_safe_ridx_valid,
    sync_0_reg_c,
    clk,
    reg__reg);
  output rx_io_a_safe_ridx_valid;
  input sync_0_reg_c;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire rx_io_a_safe_ridx_valid;
  wire sync_0_reg_c;
  wire sync_1_reg_c_n_0;
  wire sync_1_reg_gate_n_0;
  wire sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0;
  wire sync_2_reg_c_n_0;
  wire sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0;

  FDCE sync_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_1_reg_gate_n_0),
        .Q(rx_io_a_safe_ridx_valid));
  FDCE sync_1_reg_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_2_reg_c_n_0),
        .Q(sync_1_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sync_1_reg_gate
       (.I0(sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0),
        .I1(sync_1_reg_c_n_0),
        .O(sync_1_reg_gate_n_0));
  FDRE sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c
       (.C(clk),
        .CE(1'b1),
        .D(sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0),
        .Q(sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0),
        .R(1'b0));
  FDCE sync_2_reg_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_0_reg_c),
        .Q(sync_2_reg_c_n_0));
  (* srl_name = "\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sourceA_io_q_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c " *) 
  SRL16E sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(1'b1),
        .Q(sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_sourceA_io_q_sink_sink_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49
   (sync_2_reg_c_0,
    clk,
    reg__reg);
  output sync_2_reg_c_0;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire sync_1_reg_c_n_0;
  wire sync_2_reg_c_0;
  wire sync_2_reg_c_n_0;

  FDCE sync_0_reg_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_1_reg_c_n_0),
        .Q(sync_2_reg_c_0));
  FDCE sync_1_reg_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_2_reg_c_n_0),
        .Q(sync_1_reg_c_n_0));
  FDCE sync_2_reg_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(1'b1),
        .Q(sync_2_reg_c_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67
   (ready_reg0,
    io_txc_ridx,
    chiplink_rx_clk,
    rx_reset,
    io_txc_widx,
    ready_reg,
    sink_valid_io_out);
  output ready_reg0;
  input io_txc_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input io_txc_widx;
  input ready_reg;
  input sink_valid_io_out;

  wire chiplink_rx_clk;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire ready_reg;
  wire ready_reg0;
  wire ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_1;
  wire sync_2;

  LUT4 #(
    .INIT(16'h6090)) 
    ready_reg_i_1__4
       (.I0(io_txc_widx),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(ridx),
        .O(ready_reg0));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(ridx));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(io_txc_ridx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69
   (ready_reg0,
    io_rxc_ridx,
    chiplink_rx_clk,
    rx_reset,
    io_rxc_widx,
    ready_reg,
    sink_valid_io_out);
  output ready_reg0;
  input io_rxc_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input io_rxc_widx;
  input ready_reg;
  input sink_valid_io_out;

  wire chiplink_rx_clk;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire ready_reg;
  wire ready_reg0;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0_reg_n_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  LUT4 #(
    .INIT(16'h6090)) 
    ready_reg_i_1__5
       (.I0(io_rxc_widx),
        .I1(ready_reg),
        .I2(sink_valid_io_out),
        .I3(sync_0_reg_n_0),
        .O(ready_reg0));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(sync_0_reg_n_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(io_rxc_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71
   (sync_0,
    rx_io_e_ridx,
    chiplink_rx_clk,
    rx_reset);
  output sync_0;
  input [0:0]rx_io_e_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire [0:0]rx_io_e_ridx;
  wire rx_reset;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_e_ridx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72
   (ready_reg0,
    rx_io_e_ridx,
    chiplink_rx_clk,
    rx_reset,
    sync_0_reg_0,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_gray_reg[3] ,
    \widx_widx_bin_reg[2] ,
    sync_0_reg_1,
    sync_0_reg_2,
    sync_0,
    \widx_widx_bin_reg[1] );
  output ready_reg0;
  input [0:0]rx_io_e_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sync_0_reg_0;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_gray_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input sync_0_reg_1;
  input sync_0_reg_2;
  input sync_0;
  input \widx_widx_bin_reg[1] ;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire ready_reg0;
  wire ready_reg_i_2__3_n_0;
  wire [0:0]rx_io_e_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire sync_0_reg_n_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire \widx_gray_reg[3] ;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;

  LUT6 #(
    .INIT(64'hB0B0E0B0E0E0B0E0)) 
    ready_reg_i_1__3
       (.I0(ready_reg_i_2__3_n_0),
        .I1(sync_0_reg_0),
        .I2(sink_valid_io_out),
        .I3(\widx_widx_bin_reg[0] ),
        .I4(Q),
        .I5(\widx_gray_reg[3] ),
        .O(ready_reg0));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    ready_reg_i_2__3
       (.I0(\widx_widx_bin_reg[2] ),
        .I1(sync_0_reg_n_0),
        .I2(sync_0_reg_1),
        .I3(sync_0_reg_2),
        .I4(sync_0),
        .I5(\widx_widx_bin_reg[1] ),
        .O(ready_reg_i_2__3_n_0));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(sync_0_reg_n_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_e_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73
   (ready_reg_reg,
    rx_io_e_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_e_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_e_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_e_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74
   (ready_reg_reg,
    rx_io_e_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_e_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_e_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_e_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76
   (sync_0,
    rx_io_d_ridx,
    chiplink_rx_clk,
    rx_reset);
  output sync_0;
  input [0:0]rx_io_d_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire [0:0]rx_io_d_ridx;
  wire rx_reset;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_d_ridx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77
   (ready_reg0,
    rx_io_d_ridx,
    chiplink_rx_clk,
    rx_reset,
    sync_0_reg_0,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_gray_reg[3] ,
    \widx_widx_bin_reg[2] ,
    sync_0,
    \widx_widx_bin_reg[1] ,
    sync_0_reg_1,
    sync_0_reg_2);
  output ready_reg0;
  input [0:0]rx_io_d_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sync_0_reg_0;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_gray_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input sync_0;
  input \widx_widx_bin_reg[1] ;
  input sync_0_reg_1;
  input sync_0_reg_2;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire ready_reg0;
  wire ready_reg_i_2__2_n_0;
  wire [0:0]rx_io_d_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire sync_0_reg_n_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire \widx_gray_reg[3] ;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;

  LUT6 #(
    .INIT(64'hB0B0E0B0E0E0B0E0)) 
    ready_reg_i_1__2
       (.I0(ready_reg_i_2__2_n_0),
        .I1(sync_0_reg_0),
        .I2(sink_valid_io_out),
        .I3(\widx_widx_bin_reg[0] ),
        .I4(Q),
        .I5(\widx_gray_reg[3] ),
        .O(ready_reg0));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    ready_reg_i_2__2
       (.I0(\widx_widx_bin_reg[2] ),
        .I1(sync_0_reg_n_0),
        .I2(sync_0),
        .I3(\widx_widx_bin_reg[1] ),
        .I4(sync_0_reg_1),
        .I5(sync_0_reg_2),
        .O(ready_reg_i_2__2_n_0));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(sync_0_reg_n_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_d_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78
   (ready_reg_reg,
    rx_io_d_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_d_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_d_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_d_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79
   (ready_reg_reg,
    rx_io_d_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_d_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_d_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_d_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81
   (sync_0,
    rx_io_c_ridx,
    chiplink_rx_clk,
    rx_reset);
  output sync_0;
  input [0:0]rx_io_c_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire [0:0]rx_io_c_ridx;
  wire rx_reset;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_c_ridx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82
   (ready_reg0,
    rx_io_c_ridx,
    chiplink_rx_clk,
    rx_reset,
    sync_0_reg_0,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_gray_reg[3] ,
    \widx_widx_bin_reg[2] ,
    sync_0,
    \widx_widx_bin_reg[1] ,
    sync_0_reg_1,
    sync_0_reg_2);
  output ready_reg0;
  input [0:0]rx_io_c_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sync_0_reg_0;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_gray_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input sync_0;
  input \widx_widx_bin_reg[1] ;
  input sync_0_reg_1;
  input sync_0_reg_2;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire ready_reg0;
  wire ready_reg_i_2__1_n_0;
  wire [0:0]rx_io_c_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire sync_0_reg_n_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire \widx_gray_reg[3] ;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;

  LUT6 #(
    .INIT(64'hB0B0E0B0E0E0B0E0)) 
    ready_reg_i_1__1
       (.I0(ready_reg_i_2__1_n_0),
        .I1(sync_0_reg_0),
        .I2(sink_valid_io_out),
        .I3(\widx_widx_bin_reg[0] ),
        .I4(Q),
        .I5(\widx_gray_reg[3] ),
        .O(ready_reg0));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    ready_reg_i_2__1
       (.I0(\widx_widx_bin_reg[2] ),
        .I1(sync_0_reg_n_0),
        .I2(sync_0),
        .I3(\widx_widx_bin_reg[1] ),
        .I4(sync_0_reg_1),
        .I5(sync_0_reg_2),
        .O(ready_reg_i_2__1_n_0));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(sync_0_reg_n_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_c_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83
   (ready_reg_reg,
    rx_io_c_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_c_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_c_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_c_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84
   (ready_reg_reg,
    rx_io_c_ridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_c_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_c_ridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_c_ridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86
   (sync_0,
    rx_io_bridx,
    chiplink_rx_clk,
    rx_reset);
  output sync_0;
  input [0:0]rx_io_bridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire [0:0]rx_io_bridx;
  wire rx_reset;
  wire sync_0;
  wire sync_1;
  wire sync_2;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1),
        .Q(sync_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2),
        .Q(sync_1));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_bridx),
        .Q(sync_2));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87
   (ready_reg0,
    rx_io_bridx,
    chiplink_rx_clk,
    rx_reset,
    sync_0_reg_0,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_widx_bin_reg[3] ,
    \widx_widx_bin_reg[2] ,
    sync_0,
    \widx_widx_bin_reg[1] ,
    sync_0_reg_1,
    sync_0_reg_2);
  output ready_reg0;
  input [0:0]rx_io_bridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sync_0_reg_0;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_widx_bin_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input sync_0;
  input \widx_widx_bin_reg[1] ;
  input sync_0_reg_1;
  input sync_0_reg_2;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire ready_reg0;
  wire ready_reg_i_2__0_n_0;
  wire [0:0]rx_io_bridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire sync_0_reg_n_0;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;
  wire \widx_widx_bin_reg[3] ;

  LUT6 #(
    .INIT(64'hB0B0E0B0E0E0B0E0)) 
    ready_reg_i_1__0
       (.I0(ready_reg_i_2__0_n_0),
        .I1(sync_0_reg_0),
        .I2(sink_valid_io_out),
        .I3(\widx_widx_bin_reg[0] ),
        .I4(Q),
        .I5(\widx_widx_bin_reg[3] ),
        .O(ready_reg0));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    ready_reg_i_2__0
       (.I0(\widx_widx_bin_reg[2] ),
        .I1(sync_0_reg_n_0),
        .I2(sync_0),
        .I3(\widx_widx_bin_reg[1] ),
        .I4(sync_0_reg_1),
        .I5(sync_0_reg_2),
        .O(ready_reg_i_2__0_n_0));
  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(sync_0_reg_n_0));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_bridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88
   (ready_reg_reg,
    rx_io_bridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_bridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_bridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_bridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89
   (ready_reg_reg,
    rx_io_bridx,
    chiplink_rx_clk,
    rx_reset);
  output ready_reg_reg;
  input [0:0]rx_io_bridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire [0:0]rx_io_bridx;
  wire rx_reset;
  wire sync_1_reg_n_0;
  wire sync_2_reg_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_1_reg_n_0),
        .Q(ready_reg_reg));
  FDCE sync_1_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(sync_2_reg_n_0),
        .Q(sync_1_reg_n_0));
  FDCE sync_2_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(rx_reset),
        .D(rx_io_bridx),
        .Q(sync_2_reg_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96
   (rx_io_a_safe_widx_valid,
    sync_0_reg_c,
    chiplink_rx_clk,
    reg__reg);
  output rx_io_a_safe_widx_valid;
  input sync_0_reg_c;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire rx_io_a_safe_widx_valid;
  wire sync_0_reg_c;
  wire sync_1_reg_c_n_0;
  wire sync_1_reg_gate_n_0;
  wire sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0;
  wire sync_2_reg_c_n_0;
  wire sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0;

  FDCE sync_0_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_1_reg_gate_n_0),
        .Q(rx_io_a_safe_widx_valid));
  FDCE sync_1_reg_c
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_2_reg_c_n_0),
        .Q(sync_1_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sync_1_reg_gate
       (.I0(sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0),
        .I1(sync_1_reg_c_n_0),
        .O(sync_1_reg_gate_n_0));
  FDRE sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0),
        .Q(sync_1_reg_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_1_reg_c_n_0),
        .R(1'b0));
  FDCE sync_2_reg_c
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_0_reg_c),
        .Q(sync_2_reg_c_n_0));
  (* srl_name = "\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c " *) 
  SRL16E sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(chiplink_rx_clk),
        .D(1'b1),
        .Q(sync_2_reg_srl4_inst_u_FPGA_ChiplinkBridge_clBridge_chipLinkConverter_chiplink_rx_io_a_source_source_valid_1_io_out_source_valid_0_output_chain_sync_2_reg_c_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98
   (sync_2_reg_c_0,
    chiplink_rx_clk,
    reg__reg);
  output sync_2_reg_c_0;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire sync_1_reg_c_n_0;
  wire sync_2_reg_c_0;
  wire sync_2_reg_c_n_0;

  FDCE sync_0_reg_c
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_1_reg_c_n_0),
        .Q(sync_2_reg_c_0));
  FDCE sync_1_reg_c
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(sync_2_reg_c_n_0),
        .Q(sync_1_reg_c_n_0));
  FDCE sync_2_reg_c
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .CLR(reg__reg),
        .D(1'b1),
        .Q(sync_2_reg_c_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0
   (\ridx_ridx_bin_reg[1] ,
    D,
    \ridx_gray_reg[2] ,
    \ridx_gray_reg[1] ,
    \ridx_gray_reg[0] ,
    E,
    \ridx_gray_reg[3] ,
    \ridx_ridx_bin_reg[0] ,
    \state_reg[1] ,
    \ridx_ridx_bin_reg[0]_0 ,
    \free_reg[5] ,
    \ridx_ridx_bin_reg[0]_1 ,
    \tx_d_reg[7] ,
    \rx_e_reg[19] ,
    sync_0_reg,
    clk,
    SR,
    Q,
    valid_reg_reg,
    rx_io_a_ridx,
    widx,
    sync_0,
    \state_reg[1]_0 ,
    \ridx_ridx_bin_reg[0]_2 ,
    valid_reg_0,
    valid_reg_reg_0,
    \ridx_ridx_bin_reg[0]_3 ,
    valid_reg_1,
    valid_reg_reg_1,
    \ridx_ridx_bin_reg[0]_4 ,
    valid_reg_2,
    valid_reg_3);
  output \ridx_ridx_bin_reg[1] ;
  output [2:0]D;
  output [2:0]\ridx_gray_reg[2] ;
  output \ridx_gray_reg[1] ;
  output \ridx_gray_reg[0] ;
  output [0:0]E;
  output \ridx_gray_reg[3] ;
  output [0:0]\ridx_ridx_bin_reg[0] ;
  output \state_reg[1] ;
  output [0:0]\ridx_ridx_bin_reg[0]_0 ;
  output \free_reg[5] ;
  output [0:0]\ridx_ridx_bin_reg[0]_1 ;
  output \tx_d_reg[7] ;
  output \rx_e_reg[19] ;
  input sync_0_reg;
  input clk;
  input [0:0]SR;
  input [2:0]Q;
  input valid_reg_reg;
  input [0:0]rx_io_a_ridx;
  input [2:0]widx;
  input sync_0;
  input \state_reg[1]_0 ;
  input [0:0]\ridx_ridx_bin_reg[0]_2 ;
  input valid_reg_0;
  input valid_reg_reg_0;
  input [0:0]\ridx_ridx_bin_reg[0]_3 ;
  input valid_reg_1;
  input valid_reg_reg_1;
  input [0:0]\ridx_ridx_bin_reg[0]_4 ;
  input valid_reg_2;
  input valid_reg_3;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \free_reg[5] ;
  wire \ridx_gray_reg[0] ;
  wire \ridx_gray_reg[1] ;
  wire [2:0]\ridx_gray_reg[2] ;
  wire \ridx_gray_reg[3] ;
  wire [0:0]\ridx_ridx_bin_reg[0] ;
  wire [0:0]\ridx_ridx_bin_reg[0]_0 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_1 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_2 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_3 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_4 ;
  wire \ridx_ridx_bin_reg[1] ;
  wire \rx_e_reg[19] ;
  wire [0:0]rx_io_a_ridx;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire sync_0;
  wire sync_0_reg;
  wire \tx_d_reg[7] ;
  wire valid_reg_0;
  wire valid_reg_1;
  wire valid_reg_2;
  wire valid_reg_3;
  wire valid_reg_reg;
  wire valid_reg_reg_0;
  wire valid_reg_reg_1;
  wire [2:0]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 output_chain
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .\free_reg[5] (\free_reg[5] ),
        .\ridx_gray_reg[0] (\ridx_gray_reg[0] ),
        .\ridx_gray_reg[1] (\ridx_gray_reg[1] ),
        .\ridx_gray_reg[2] (\ridx_gray_reg[2] ),
        .\ridx_gray_reg[3] (\ridx_gray_reg[3] ),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0] ),
        .\ridx_ridx_bin_reg[0]_0 (\ridx_ridx_bin_reg[0]_0 ),
        .\ridx_ridx_bin_reg[0]_1 (\ridx_ridx_bin_reg[0]_1 ),
        .\ridx_ridx_bin_reg[0]_2 (\ridx_ridx_bin_reg[0]_2 ),
        .\ridx_ridx_bin_reg[0]_3 (\ridx_ridx_bin_reg[0]_3 ),
        .\ridx_ridx_bin_reg[0]_4 (\ridx_ridx_bin_reg[0]_4 ),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1] ),
        .\rx_e_reg[19] (\rx_e_reg[19] ),
        .rx_io_a_ridx(rx_io_a_ridx),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .sync_0(sync_0),
        .sync_0_reg_0(sync_0_reg),
        .\tx_d_reg[7] (\tx_d_reg[7] ),
        .valid_reg_0(valid_reg_0),
        .valid_reg_1(valid_reg_1),
        .valid_reg_2(valid_reg_2),
        .valid_reg_3(valid_reg_3),
        .valid_reg_reg(valid_reg_reg),
        .valid_reg_reg_0(valid_reg_reg_0),
        .valid_reg_reg_1(valid_reg_reg_1),
        .widx(widx));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101
   (sync_2_reg,
    rx_io_a_safe_ridx_valid,
    chiplink_rx_clk,
    reg__reg);
  output sync_2_reg;
  input rx_io_a_safe_ridx_valid;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire rx_io_a_safe_ridx_valid;
  wire sync_2_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .sync_2_reg_0(sync_2_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20
   (sync_0_reg,
    E,
    io_txc_widx,
    clk,
    resetn,
    io_txc_ridx,
    valid_reg_reg,
    source_valid_io_out);
  output sync_0_reg;
  output [0:0]E;
  input io_txc_widx;
  input clk;
  input resetn;
  input io_txc_ridx;
  input valid_reg_reg;
  input source_valid_io_out;

  wire [0:0]E;
  wire clk;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire resetn;
  wire source_valid_io_out;
  wire sync_0_reg;
  wire valid_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain
       (.E(E),
        .clk(clk),
        .io_txc_ridx(io_txc_ridx),
        .io_txc_widx(io_txc_widx),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg_0(sync_0_reg),
        .valid_reg_reg(valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10
   (E,
    io_rxc_widx,
    clk,
    SR,
    io_rxc_ridx,
    valid_reg_reg,
    source_valid_io_out);
  output [0:0]E;
  input io_rxc_widx;
  input clk;
  input [0:0]SR;
  input io_rxc_ridx;
  input valid_reg_reg;
  input source_valid_io_out;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire source_valid_io_out;
  wire valid_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11 output_chain
       (.E(E),
        .SR(SR),
        .clk(clk),
        .io_rxc_ridx(io_rxc_ridx),
        .io_rxc_widx(io_rxc_widx),
        .source_valid_io_out(source_valid_io_out),
        .valid_reg_reg(valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115
   (bypass_reg,
    clk,
    SR);
  output bypass_reg;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire bypass_reg;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 output_chain
       (.SR(SR),
        .bypass_reg(bypass_reg),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117
   (bypass_reg,
    bypass_reg_reg,
    bypass_reg_0,
    bypass_reg_rep,
    clk,
    rx_reset,
    sync_0_reg,
    \flight_reg[5] ,
    \flight_reg[2] ,
    resetn,
    bypass_reg_1);
  output bypass_reg;
  output bypass_reg_reg;
  output bypass_reg_0;
  output bypass_reg_rep;
  input clk;
  input rx_reset;
  input sync_0_reg;
  input \flight_reg[5] ;
  input \flight_reg[2] ;
  input resetn;
  input bypass_reg_1;

  wire bypass_reg;
  wire bypass_reg_0;
  wire bypass_reg_1;
  wire bypass_reg_reg;
  wire bypass_reg_rep;
  wire clk;
  wire \flight_reg[2] ;
  wire \flight_reg[5] ;
  wire resetn;
  wire rx_reset;
  wire sync_0_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 output_chain
       (.bypass_reg(bypass_reg),
        .bypass_reg_0(bypass_reg_0),
        .bypass_reg_1(bypass_reg_1),
        .bypass_reg_reg(bypass_reg_reg),
        .bypass_reg_rep(bypass_reg_rep),
        .clk(clk),
        .\flight_reg[2] (\flight_reg[2] ),
        .\flight_reg[5] (\flight_reg[5] ),
        .resetn(resetn),
        .rx_reset(rx_reset),
        .sync_0_reg_0(sync_0_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66
   (ready_reg0,
    io_txc_ridx,
    chiplink_rx_clk,
    rx_reset,
    io_txc_widx,
    ready_reg,
    sink_valid_io_out);
  output ready_reg0;
  input io_txc_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input io_txc_widx;
  input ready_reg;
  input sink_valid_io_out;

  wire chiplink_rx_clk;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire ready_reg;
  wire ready_reg0;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .io_txc_ridx(io_txc_ridx),
        .io_txc_widx(io_txc_widx),
        .ready_reg(ready_reg),
        .ready_reg0(ready_reg0),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68
   (ready_reg0,
    io_rxc_ridx,
    chiplink_rx_clk,
    rx_reset,
    io_rxc_widx,
    ready_reg,
    sink_valid_io_out);
  output ready_reg0;
  input io_rxc_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input io_rxc_widx;
  input ready_reg;
  input sink_valid_io_out;

  wire chiplink_rx_clk;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire ready_reg;
  wire ready_reg0;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .io_rxc_ridx(io_rxc_ridx),
        .io_rxc_widx(io_rxc_widx),
        .ready_reg(ready_reg),
        .ready_reg0(ready_reg0),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44
   (sync_2_reg,
    rx_io_a_safe_widx_valid,
    clk,
    reg__reg);
  output sync_2_reg;
  input rx_io_a_safe_widx_valid;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire rx_io_a_safe_widx_valid;
  wire sync_2_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 output_chain
       (.clk(clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .sync_2_reg_0(sync_2_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46
   (rx_io_a_safe_ridx_valid,
    sync_0_reg_c,
    clk,
    reg__reg);
  output rx_io_a_safe_ridx_valid;
  input sync_0_reg_c;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire rx_io_a_safe_ridx_valid;
  wire sync_0_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 output_chain
       (.clk(clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .sync_0_reg_c(sync_0_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48
   (sync_2_reg_c,
    clk,
    reg__reg);
  output sync_2_reg_c;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire sync_2_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 output_chain
       (.clk(clk),
        .reg__reg(reg__reg),
        .sync_2_reg_c_0(sync_2_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95
   (rx_io_a_safe_widx_valid,
    sync_0_reg_c,
    chiplink_rx_clk,
    reg__reg);
  output rx_io_a_safe_widx_valid;
  input sync_0_reg_c;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire rx_io_a_safe_widx_valid;
  wire sync_0_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .sync_0_reg_c(sync_0_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97
   (sync_2_reg_c,
    chiplink_rx_clk,
    reg__reg);
  output sync_2_reg_c;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire sync_2_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .sync_2_reg_c_0(sync_2_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99
   (\rx_e_reg[1] ,
    ram_out_valid_reg,
    \rx_e_reg[1]_0 ,
    \tx_d_reg[19] ,
    E,
    \widx_widx_bin_reg[2] ,
    ready_reg0,
    \widx_gray_reg[3] ,
    \widx_gray_reg[2] ,
    \mem_5_reg[0] ,
    \mem_4_reg[0] ,
    \mem_1_reg[0] ,
    \mem_0_reg[0] ,
    \mem_7_reg[0] ,
    \mem_6_reg[0] ,
    \mem_3_reg[0] ,
    \mem_2_reg[0] ,
    rx_a,
    \rx_a_reg[5] ,
    \rx_a_reg[5]_0 ,
    \mem_0_a_reg[19] ,
    sync_0_reg,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full,
    D,
    ready_reg_0,
    \b2c_data_concat_reg[25] ,
    ready_reg_1,
    tx_z_3,
    \b2c_data_concat_reg[25]_0 ,
    \b2c_data_concat_reg[25]_1 ,
    \b2c_data_concat_reg[25]_2 ,
    \b2c_data_concat_reg[25]_3 ,
    \b2c_data_concat_reg[25]_4 ,
    tx_d,
    \b2c_data_concat_reg[26] ,
    Q,
    \widx_widx_bin_reg[2]_0 ,
    sync_0_reg_0,
    \widx_gray_reg[3]_0 ,
    sync_0_reg_1,
    sync_0,
    sync_0_reg_2,
    \widx_gray_reg[2]_0 ,
    S,
    \rx_a_reg[7] ,
    \rx_a_reg[11] ,
    \rx_a_reg[15] ,
    \rx_a_reg[19] );
  output \rx_e_reg[1] ;
  output ram_out_valid_reg;
  output \rx_e_reg[1]_0 ;
  output [19:0]\tx_d_reg[19] ;
  output [0:0]E;
  output [2:0]\widx_widx_bin_reg[2] ;
  output ready_reg0;
  output \widx_gray_reg[3] ;
  output [2:0]\widx_gray_reg[2] ;
  output [0:0]\mem_5_reg[0] ;
  output [0:0]\mem_4_reg[0] ;
  output [0:0]\mem_1_reg[0] ;
  output [0:0]\mem_0_reg[0] ;
  output [0:0]\mem_7_reg[0] ;
  output [0:0]\mem_6_reg[0] ;
  output [0:0]\mem_3_reg[0] ;
  output [0:0]\mem_2_reg[0] ;
  output [0:0]rx_a;
  output [18:0]\rx_a_reg[5] ;
  output \rx_a_reg[5]_0 ;
  output [0:0]\mem_0_a_reg[19] ;
  input sync_0_reg;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full;
  input [0:0]D;
  input ready_reg_0;
  input \b2c_data_concat_reg[25] ;
  input ready_reg_1;
  input [20:0]tx_z_3;
  input \b2c_data_concat_reg[25]_0 ;
  input \b2c_data_concat_reg[25]_1 ;
  input \b2c_data_concat_reg[25]_2 ;
  input \b2c_data_concat_reg[25]_3 ;
  input \b2c_data_concat_reg[25]_4 ;
  input [12:0]tx_d;
  input \b2c_data_concat_reg[26] ;
  input [1:0]Q;
  input [2:0]\widx_widx_bin_reg[2]_0 ;
  input sync_0_reg_0;
  input \widx_gray_reg[3]_0 ;
  input sync_0_reg_1;
  input sync_0;
  input sync_0_reg_2;
  input [2:0]\widx_gray_reg[2]_0 ;
  input [2:0]S;
  input [3:0]\rx_a_reg[7] ;
  input [3:0]\rx_a_reg[11] ;
  input [3:0]\rx_a_reg[15] ;
  input [3:0]\rx_a_reg[19] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire \b2c_data_concat_reg[25] ;
  wire \b2c_data_concat_reg[25]_0 ;
  wire \b2c_data_concat_reg[25]_1 ;
  wire \b2c_data_concat_reg[25]_2 ;
  wire \b2c_data_concat_reg[25]_3 ;
  wire \b2c_data_concat_reg[25]_4 ;
  wire \b2c_data_concat_reg[26] ;
  wire chiplink_rx_clk;
  wire maybe_full;
  wire [0:0]\mem_0_a_reg[19] ;
  wire [0:0]\mem_0_reg[0] ;
  wire [0:0]\mem_1_reg[0] ;
  wire [0:0]\mem_2_reg[0] ;
  wire [0:0]\mem_3_reg[0] ;
  wire [0:0]\mem_4_reg[0] ;
  wire [0:0]\mem_5_reg[0] ;
  wire [0:0]\mem_6_reg[0] ;
  wire [0:0]\mem_7_reg[0] ;
  wire ram_out_valid_reg;
  wire ready_reg0;
  wire ready_reg_0;
  wire ready_reg_1;
  wire ready_reg_reg;
  wire [0:0]rx_a;
  wire [3:0]\rx_a_reg[11] ;
  wire [3:0]\rx_a_reg[15] ;
  wire [3:0]\rx_a_reg[19] ;
  wire [18:0]\rx_a_reg[5] ;
  wire \rx_a_reg[5]_0 ;
  wire [3:0]\rx_a_reg[7] ;
  wire \rx_e_reg[1] ;
  wire \rx_e_reg[1]_0 ;
  wire rx_reset;
  wire sync_0;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire [12:0]tx_d;
  wire [19:0]\tx_d_reg[19] ;
  wire [20:0]tx_z_3;
  wire [2:0]\widx_gray_reg[2] ;
  wire [2:0]\widx_gray_reg[2]_0 ;
  wire \widx_gray_reg[3] ;
  wire \widx_gray_reg[3]_0 ;
  wire [2:0]\widx_widx_bin_reg[2] ;
  wire [2:0]\widx_widx_bin_reg[2]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 output_chain
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\b2c_data_concat_reg[25] (\b2c_data_concat_reg[25] ),
        .\b2c_data_concat_reg[25]_0 (\b2c_data_concat_reg[25]_0 ),
        .\b2c_data_concat_reg[25]_1 (\b2c_data_concat_reg[25]_1 ),
        .\b2c_data_concat_reg[25]_2 (\b2c_data_concat_reg[25]_2 ),
        .\b2c_data_concat_reg[25]_3 (\b2c_data_concat_reg[25]_3 ),
        .\b2c_data_concat_reg[25]_4 (\b2c_data_concat_reg[25]_4 ),
        .\b2c_data_concat_reg[26] (\b2c_data_concat_reg[26] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full(maybe_full),
        .\mem_0_a_reg[19] (\mem_0_a_reg[19] ),
        .\mem_0_reg[0] (\mem_0_reg[0] ),
        .\mem_1_reg[0] (\mem_1_reg[0] ),
        .\mem_2_reg[0] (\mem_2_reg[0] ),
        .\mem_3_reg[0] (\mem_3_reg[0] ),
        .\mem_4_reg[0] (\mem_4_reg[0] ),
        .\mem_5_reg[0] (\mem_5_reg[0] ),
        .\mem_6_reg[0] (\mem_6_reg[0] ),
        .\mem_7_reg[0] (\mem_7_reg[0] ),
        .ram_out_valid_reg(ram_out_valid_reg),
        .ready_reg0(ready_reg0),
        .ready_reg_0(ready_reg_0),
        .ready_reg_1(ready_reg_1),
        .ready_reg_reg(ready_reg_reg),
        .rx_a(rx_a),
        .\rx_a_reg[11] (\rx_a_reg[11] ),
        .\rx_a_reg[15] (\rx_a_reg[15] ),
        .\rx_a_reg[19] (\rx_a_reg[19] ),
        .\rx_a_reg[5] (\rx_a_reg[5] ),
        .\rx_a_reg[5]_0 (\rx_a_reg[5]_0 ),
        .\rx_a_reg[7] (\rx_a_reg[7] ),
        .\rx_e_reg[1] (\rx_e_reg[1] ),
        .\rx_e_reg[1]_0 (\rx_e_reg[1]_0 ),
        .rx_reset(rx_reset),
        .sync_0(sync_0),
        .sync_0_reg_0(sync_0_reg),
        .sync_0_reg_1(sync_0_reg_0),
        .sync_0_reg_2(sync_0_reg_1),
        .sync_0_reg_3(sync_0_reg_2),
        .tx_d(tx_d),
        .\tx_d_reg[19] (\tx_d_reg[19] ),
        .tx_z_3(tx_z_3),
        .\widx_gray_reg[2] (\widx_gray_reg[2] ),
        .\widx_gray_reg[2]_0 (\widx_gray_reg[2]_0 ),
        .\widx_gray_reg[3] (\widx_gray_reg[3] ),
        .\widx_gray_reg[3]_0 (\widx_gray_reg[3]_0 ),
        .\widx_widx_bin_reg[2] (\widx_widx_bin_reg[2] ),
        .\widx_widx_bin_reg[2]_0 (\widx_widx_bin_reg[2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0
   (sync_0,
    widx,
    rx_io_e_widx,
    clk,
    SR);
  output sync_0;
  output [2:0]widx;
  input [3:0]rx_io_e_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [3:0]rx_io_e_widx;
  wire sync_0;
  wire [2:0]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12 output_chain
       (.SR(SR),
        .clk(clk),
        .rx_io_e_widx(rx_io_e_widx[0]),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13 output_chain_1
       (.SR(SR),
        .clk(clk),
        .rx_io_e_widx(rx_io_e_widx[1]),
        .widx(widx[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14 output_chain_2
       (.SR(SR),
        .clk(clk),
        .rx_io_e_widx(rx_io_e_widx[2]),
        .widx(widx[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15 output_chain_3
       (.SR(SR),
        .clk(clk),
        .rx_io_e_widx(rx_io_e_widx[3]),
        .widx(widx[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17
   (E,
    rx_io_d_widx,
    clk,
    SR,
    source_valid_io_out,
    \ridx_ridx_bin_reg[2] ,
    D,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg);
  output [0:0]E;
  input [3:0]rx_io_d_widx;
  input clk;
  input [0:0]SR;
  input source_valid_io_out;
  input \ridx_ridx_bin_reg[2] ;
  input [0:0]D;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire output_chain_n_0;
  wire \ridx_ridx_bin_reg[1] ;
  wire \ridx_ridx_bin_reg[2] ;
  wire [3:0]rx_io_d_widx;
  wire source_valid_io_out;
  wire sync_0_reg;
  wire [3:2]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18 output_chain
       (.SR(SR),
        .\cdc_reg_reg[15] (output_chain_n_0),
        .clk(clk),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1] ),
        .rx_io_d_widx(rx_io_d_widx[0]),
        .sync_0_reg_0(sync_0_reg),
        .widx(widx[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19 output_chain_1
       (.D(D),
        .E(E),
        .SR(SR),
        .clk(clk),
        .\ridx_ridx_bin_reg[2] (\ridx_ridx_bin_reg[2] ),
        .rx_io_d_widx(rx_io_d_widx[1]),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg_0(widx[2]),
        .sync_0_reg_1(output_chain_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20 output_chain_2
       (.SR(SR),
        .\cdc_reg_reg[15] (widx[2]),
        .clk(clk),
        .rx_io_d_widx(rx_io_d_widx[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21 output_chain_3
       (.SR(SR),
        .clk(clk),
        .rx_io_d_widx(rx_io_d_widx[3]),
        .widx(widx[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23
   (E,
    rx_io_c_widx,
    clk,
    SR,
    source_valid_io_out,
    \ridx_ridx_bin_reg[2] ,
    D,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg);
  output [0:0]E;
  input [3:0]rx_io_c_widx;
  input clk;
  input [0:0]SR;
  input source_valid_io_out;
  input \ridx_ridx_bin_reg[2] ;
  input [0:0]D;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire output_chain_n_0;
  wire \ridx_ridx_bin_reg[1] ;
  wire \ridx_ridx_bin_reg[2] ;
  wire [3:0]rx_io_c_widx;
  wire source_valid_io_out;
  wire sync_0_reg;
  wire [3:2]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 output_chain
       (.SR(SR),
        .\cdc_reg_reg[31] (output_chain_n_0),
        .clk(clk),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1] ),
        .rx_io_c_widx(rx_io_c_widx[0]),
        .sync_0_reg_0(sync_0_reg),
        .widx(widx[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 output_chain_1
       (.D(D),
        .E(E),
        .SR(SR),
        .clk(clk),
        .\ridx_ridx_bin_reg[2] (\ridx_ridx_bin_reg[2] ),
        .rx_io_c_widx(rx_io_c_widx[1]),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg_0(widx[2]),
        .sync_0_reg_1(output_chain_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 output_chain_2
       (.SR(SR),
        .\cdc_reg_reg[31] (widx[2]),
        .clk(clk),
        .rx_io_c_widx(rx_io_c_widx[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 output_chain_3
       (.SR(SR),
        .clk(clk),
        .rx_io_c_widx(rx_io_c_widx[3]),
        .widx(widx[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29
   (E,
    rx_io_bwidx,
    clk,
    SR,
    source_valid_io_out,
    \ridx_ridx_bin_reg[0] ,
    D,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg);
  output [0:0]E;
  input [3:0]rx_io_bwidx;
  input clk;
  input [0:0]SR;
  input source_valid_io_out;
  input \ridx_ridx_bin_reg[0] ;
  input [0:0]D;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire output_chain_n_0;
  wire \ridx_ridx_bin_reg[0] ;
  wire \ridx_ridx_bin_reg[1] ;
  wire [3:0]rx_io_bwidx;
  wire source_valid_io_out;
  wire sync_0_reg;
  wire [3:2]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 output_chain
       (.SR(SR),
        .\cdc_reg_reg[12] (output_chain_n_0),
        .clk(clk),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1] ),
        .rx_io_bwidx(rx_io_bwidx[0]),
        .sync_0_reg_0(sync_0_reg),
        .widx(widx[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 output_chain_1
       (.D(D),
        .E(E),
        .SR(SR),
        .clk(clk),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0] ),
        .rx_io_bwidx(rx_io_bwidx[1]),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg_0(widx[2]),
        .sync_0_reg_1(output_chain_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 output_chain_2
       (.SR(SR),
        .\cdc_reg_reg[12] (widx[2]),
        .clk(clk),
        .rx_io_bwidx(rx_io_bwidx[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 output_chain_3
       (.SR(SR),
        .clk(clk),
        .rx_io_bwidx(rx_io_bwidx[3]),
        .widx(widx[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38
   (sync_0,
    widx,
    rx_io_a_widx,
    clk,
    SR);
  output sync_0;
  output [2:0]widx;
  input [3:0]rx_io_a_widx;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire clk;
  wire [3:0]rx_io_a_widx;
  wire sync_0;
  wire [2:0]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 output_chain
       (.SR(SR),
        .clk(clk),
        .rx_io_a_widx(rx_io_a_widx[0]),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 output_chain_1
       (.SR(SR),
        .clk(clk),
        .rx_io_a_widx(rx_io_a_widx[1]),
        .widx(widx[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 output_chain_2
       (.SR(SR),
        .clk(clk),
        .rx_io_a_widx(rx_io_a_widx[2]),
        .widx(widx[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 output_chain_3
       (.SR(SR),
        .clk(clk),
        .rx_io_a_widx(rx_io_a_widx[3]),
        .widx(widx[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70
   (ready_reg0,
    rx_io_e_ridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_gray_reg[3] ,
    \widx_widx_bin_reg[2] ,
    sync_0_reg,
    \widx_widx_bin_reg[1] );
  output ready_reg0;
  input [3:0]rx_io_e_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_gray_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input sync_0_reg;
  input \widx_widx_bin_reg[1] ;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire output_chain_2_n_0;
  wire output_chain_3_n_0;
  wire ready_reg0;
  wire [3:0]rx_io_e_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg;
  wire \widx_gray_reg[3] ;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .rx_io_e_ridx(rx_io_e_ridx[0]),
        .rx_reset(rx_reset),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72 output_chain_1
       (.Q(Q),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_e_ridx(rx_io_e_ridx[1]),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0(sync_0),
        .sync_0_reg_0(output_chain_2_n_0),
        .sync_0_reg_1(output_chain_3_n_0),
        .sync_0_reg_2(sync_0_reg),
        .\widx_gray_reg[3] (\widx_gray_reg[3] ),
        .\widx_widx_bin_reg[0] (\widx_widx_bin_reg[0] ),
        .\widx_widx_bin_reg[1] (\widx_widx_bin_reg[1] ),
        .\widx_widx_bin_reg[2] (\widx_widx_bin_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73 output_chain_2
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_2_n_0),
        .rx_io_e_ridx(rx_io_e_ridx[2]),
        .rx_reset(rx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74 output_chain_3
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_3_n_0),
        .rx_io_e_ridx(rx_io_e_ridx[3]),
        .rx_reset(rx_reset));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75
   (ready_reg0,
    rx_io_d_ridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_gray_reg[3] ,
    \widx_widx_bin_reg[2] ,
    \widx_widx_bin_reg[1] ,
    sync_0_reg);
  output ready_reg0;
  input [3:0]rx_io_d_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_gray_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input \widx_widx_bin_reg[1] ;
  input sync_0_reg;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire output_chain_2_n_0;
  wire output_chain_3_n_0;
  wire ready_reg0;
  wire [3:0]rx_io_d_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg;
  wire \widx_gray_reg[3] ;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .rx_io_d_ridx(rx_io_d_ridx[0]),
        .rx_reset(rx_reset),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77 output_chain_1
       (.Q(Q),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_d_ridx(rx_io_d_ridx[1]),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0(sync_0),
        .sync_0_reg_0(output_chain_2_n_0),
        .sync_0_reg_1(output_chain_3_n_0),
        .sync_0_reg_2(sync_0_reg),
        .\widx_gray_reg[3] (\widx_gray_reg[3] ),
        .\widx_widx_bin_reg[0] (\widx_widx_bin_reg[0] ),
        .\widx_widx_bin_reg[1] (\widx_widx_bin_reg[1] ),
        .\widx_widx_bin_reg[2] (\widx_widx_bin_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78 output_chain_2
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_2_n_0),
        .rx_io_d_ridx(rx_io_d_ridx[2]),
        .rx_reset(rx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79 output_chain_3
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_3_n_0),
        .rx_io_d_ridx(rx_io_d_ridx[3]),
        .rx_reset(rx_reset));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80
   (ready_reg0,
    rx_io_c_ridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_gray_reg[3] ,
    \widx_widx_bin_reg[2] ,
    \widx_widx_bin_reg[1] ,
    sync_0_reg);
  output ready_reg0;
  input [3:0]rx_io_c_ridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_gray_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input \widx_widx_bin_reg[1] ;
  input sync_0_reg;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire output_chain_2_n_0;
  wire output_chain_3_n_0;
  wire ready_reg0;
  wire [3:0]rx_io_c_ridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg;
  wire \widx_gray_reg[3] ;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .rx_io_c_ridx(rx_io_c_ridx[0]),
        .rx_reset(rx_reset),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82 output_chain_1
       (.Q(Q),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_c_ridx(rx_io_c_ridx[1]),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0(sync_0),
        .sync_0_reg_0(output_chain_2_n_0),
        .sync_0_reg_1(output_chain_3_n_0),
        .sync_0_reg_2(sync_0_reg),
        .\widx_gray_reg[3] (\widx_gray_reg[3] ),
        .\widx_widx_bin_reg[0] (\widx_widx_bin_reg[0] ),
        .\widx_widx_bin_reg[1] (\widx_widx_bin_reg[1] ),
        .\widx_widx_bin_reg[2] (\widx_widx_bin_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83 output_chain_2
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_2_n_0),
        .rx_io_c_ridx(rx_io_c_ridx[2]),
        .rx_reset(rx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84 output_chain_3
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_3_n_0),
        .rx_io_c_ridx(rx_io_c_ridx[3]),
        .rx_reset(rx_reset));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85
   (ready_reg0,
    rx_io_bridx,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    \widx_widx_bin_reg[0] ,
    Q,
    \widx_widx_bin_reg[3] ,
    \widx_widx_bin_reg[2] ,
    \widx_widx_bin_reg[1] ,
    sync_0_reg);
  output ready_reg0;
  input [3:0]rx_io_bridx;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input \widx_widx_bin_reg[0] ;
  input [0:0]Q;
  input \widx_widx_bin_reg[3] ;
  input \widx_widx_bin_reg[2] ;
  input \widx_widx_bin_reg[1] ;
  input sync_0_reg;

  wire [0:0]Q;
  wire chiplink_rx_clk;
  wire output_chain_2_n_0;
  wire output_chain_3_n_0;
  wire ready_reg0;
  wire [3:0]rx_io_bridx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0;
  wire sync_0_reg;
  wire \widx_widx_bin_reg[0] ;
  wire \widx_widx_bin_reg[1] ;
  wire \widx_widx_bin_reg[2] ;
  wire \widx_widx_bin_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .rx_io_bridx(rx_io_bridx[0]),
        .rx_reset(rx_reset),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87 output_chain_1
       (.Q(Q),
        .chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg0(ready_reg0),
        .rx_io_bridx(rx_io_bridx[1]),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0(sync_0),
        .sync_0_reg_0(output_chain_2_n_0),
        .sync_0_reg_1(output_chain_3_n_0),
        .sync_0_reg_2(sync_0_reg),
        .\widx_widx_bin_reg[0] (\widx_widx_bin_reg[0] ),
        .\widx_widx_bin_reg[1] (\widx_widx_bin_reg[1] ),
        .\widx_widx_bin_reg[2] (\widx_widx_bin_reg[2] ),
        .\widx_widx_bin_reg[3] (\widx_widx_bin_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88 output_chain_2
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_2_n_0),
        .rx_io_bridx(rx_io_bridx[2]),
        .rx_reset(rx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89 output_chain_3
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(output_chain_3_n_0),
        .rx_io_bridx(rx_io_bridx[3]),
        .rx_reset(rx_reset));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90
   (sync_0,
    ready_reg_reg,
    ready_reg_reg_0,
    ready_reg_reg_1,
    rx_io_a_ridx,
    chiplink_rx_clk,
    rx_reset);
  output sync_0;
  output ready_reg_reg;
  output ready_reg_reg_0;
  output ready_reg_reg_1;
  input [3:0]rx_io_a_ridx;
  input chiplink_rx_clk;
  input rx_reset;

  wire chiplink_rx_clk;
  wire ready_reg_reg;
  wire ready_reg_reg_0;
  wire ready_reg_reg_1;
  wire [3:0]rx_io_a_ridx;
  wire rx_reset;
  wire sync_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 output_chain
       (.chiplink_rx_clk(chiplink_rx_clk),
        .rx_io_a_ridx(rx_io_a_ridx[0]),
        .rx_reset(rx_reset),
        .sync_0(sync_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 output_chain_1
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(ready_reg_reg),
        .rx_io_a_ridx(rx_io_a_ridx[1]),
        .rx_reset(rx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 output_chain_2
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(ready_reg_reg_0),
        .rx_io_a_ridx(rx_io_a_ridx[2]),
        .rx_reset(rx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 output_chain_3
       (.chiplink_rx_clk(chiplink_rx_clk),
        .ready_reg_reg(ready_reg_reg_1),
        .rx_io_a_ridx(rx_io_a_ridx[3]),
        .rx_reset(rx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync
   (sync_2_reg_c,
    clk,
    reg__reg);
  output sync_2_reg_c;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire sync_2_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48 io_out_source_valid_0
       (.clk(clk),
        .reg__reg(reg__reg),
        .sync_2_reg_c(sync_2_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_35
   (rx_io_a_safe_ridx_valid,
    sync_0_reg_c,
    clk,
    reg__reg);
  output rx_io_a_safe_ridx_valid;
  input sync_0_reg_c;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire rx_io_a_safe_ridx_valid;
  wire sync_0_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46 io_out_source_valid_0
       (.clk(clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .sync_0_reg_c(sync_0_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_36
   (sync_2_reg,
    rx_io_a_safe_widx_valid,
    clk,
    reg__reg);
  output sync_2_reg;
  input rx_io_a_safe_widx_valid;
  input clk;
  input reg__reg;

  wire clk;
  wire reg__reg;
  wire rx_io_a_safe_widx_valid;
  wire sync_2_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44 io_out_source_valid_0
       (.clk(clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .sync_2_reg(sync_2_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_37
   (\ridx_ridx_bin_reg[1] ,
    D,
    \ridx_gray_reg[2] ,
    \ridx_gray_reg[1] ,
    \ridx_gray_reg[0] ,
    E,
    \ridx_gray_reg[3] ,
    \ridx_ridx_bin_reg[0] ,
    \state_reg[1] ,
    \ridx_ridx_bin_reg[0]_0 ,
    \free_reg[5] ,
    \ridx_ridx_bin_reg[0]_1 ,
    \tx_d_reg[7] ,
    \rx_e_reg[19] ,
    sync_0_reg,
    clk,
    SR,
    Q,
    valid_reg_reg,
    rx_io_a_ridx,
    widx,
    sync_0,
    \state_reg[1]_0 ,
    \ridx_ridx_bin_reg[0]_2 ,
    valid_reg_0,
    valid_reg_reg_0,
    \ridx_ridx_bin_reg[0]_3 ,
    valid_reg_1,
    valid_reg_reg_1,
    \ridx_ridx_bin_reg[0]_4 ,
    valid_reg_2,
    valid_reg_3);
  output \ridx_ridx_bin_reg[1] ;
  output [2:0]D;
  output [2:0]\ridx_gray_reg[2] ;
  output \ridx_gray_reg[1] ;
  output \ridx_gray_reg[0] ;
  output [0:0]E;
  output \ridx_gray_reg[3] ;
  output [0:0]\ridx_ridx_bin_reg[0] ;
  output \state_reg[1] ;
  output [0:0]\ridx_ridx_bin_reg[0]_0 ;
  output \free_reg[5] ;
  output [0:0]\ridx_ridx_bin_reg[0]_1 ;
  output \tx_d_reg[7] ;
  output \rx_e_reg[19] ;
  input sync_0_reg;
  input clk;
  input [0:0]SR;
  input [2:0]Q;
  input valid_reg_reg;
  input [0:0]rx_io_a_ridx;
  input [2:0]widx;
  input sync_0;
  input \state_reg[1]_0 ;
  input [0:0]\ridx_ridx_bin_reg[0]_2 ;
  input valid_reg_0;
  input valid_reg_reg_0;
  input [0:0]\ridx_ridx_bin_reg[0]_3 ;
  input valid_reg_1;
  input valid_reg_reg_1;
  input [0:0]\ridx_ridx_bin_reg[0]_4 ;
  input valid_reg_2;
  input valid_reg_3;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \free_reg[5] ;
  wire \ridx_gray_reg[0] ;
  wire \ridx_gray_reg[1] ;
  wire [2:0]\ridx_gray_reg[2] ;
  wire \ridx_gray_reg[3] ;
  wire [0:0]\ridx_ridx_bin_reg[0] ;
  wire [0:0]\ridx_ridx_bin_reg[0]_0 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_1 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_2 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_3 ;
  wire [0:0]\ridx_ridx_bin_reg[0]_4 ;
  wire \ridx_ridx_bin_reg[1] ;
  wire \rx_e_reg[19] ;
  wire [0:0]rx_io_a_ridx;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire sync_0;
  wire sync_0_reg;
  wire \tx_d_reg[7] ;
  wire valid_reg_0;
  wire valid_reg_1;
  wire valid_reg_2;
  wire valid_reg_3;
  wire valid_reg_reg;
  wire valid_reg_reg_0;
  wire valid_reg_reg_1;
  wire [2:0]widx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0 io_out_source_valid_0
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .\free_reg[5] (\free_reg[5] ),
        .\ridx_gray_reg[0] (\ridx_gray_reg[0] ),
        .\ridx_gray_reg[1] (\ridx_gray_reg[1] ),
        .\ridx_gray_reg[2] (\ridx_gray_reg[2] ),
        .\ridx_gray_reg[3] (\ridx_gray_reg[3] ),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0] ),
        .\ridx_ridx_bin_reg[0]_0 (\ridx_ridx_bin_reg[0]_0 ),
        .\ridx_ridx_bin_reg[0]_1 (\ridx_ridx_bin_reg[0]_1 ),
        .\ridx_ridx_bin_reg[0]_2 (\ridx_ridx_bin_reg[0]_2 ),
        .\ridx_ridx_bin_reg[0]_3 (\ridx_ridx_bin_reg[0]_3 ),
        .\ridx_ridx_bin_reg[0]_4 (\ridx_ridx_bin_reg[0]_4 ),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1] ),
        .\rx_e_reg[19] (\rx_e_reg[19] ),
        .rx_io_a_ridx(rx_io_a_ridx),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .sync_0(sync_0),
        .sync_0_reg(sync_0_reg),
        .\tx_d_reg[7] (\tx_d_reg[7] ),
        .valid_reg_0(valid_reg_0),
        .valid_reg_1(valid_reg_1),
        .valid_reg_2(valid_reg_2),
        .valid_reg_3(valid_reg_3),
        .valid_reg_reg(valid_reg_reg),
        .valid_reg_reg_0(valid_reg_reg_0),
        .valid_reg_reg_1(valid_reg_reg_1),
        .widx(widx));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_91
   (sync_2_reg,
    rx_io_a_safe_ridx_valid,
    chiplink_rx_clk,
    reg__reg);
  output sync_2_reg;
  input rx_io_a_safe_ridx_valid;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire rx_io_a_safe_ridx_valid;
  wire sync_2_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101 io_out_source_valid_0
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .sync_2_reg(sync_2_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_92
   (\rx_e_reg[1] ,
    ram_out_valid_reg,
    \rx_e_reg[1]_0 ,
    \tx_d_reg[19] ,
    E,
    \widx_widx_bin_reg[2] ,
    ready_reg0,
    \widx_gray_reg[3] ,
    \widx_gray_reg[2] ,
    \mem_5_reg[0] ,
    \mem_4_reg[0] ,
    \mem_1_reg[0] ,
    \mem_0_reg[0] ,
    \mem_7_reg[0] ,
    \mem_6_reg[0] ,
    \mem_3_reg[0] ,
    \mem_2_reg[0] ,
    rx_a,
    \rx_a_reg[5] ,
    \rx_a_reg[5]_0 ,
    \mem_0_a_reg[19] ,
    sync_0_reg,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full,
    D,
    ready_reg_0,
    \b2c_data_concat_reg[25] ,
    ready_reg_1,
    tx_z_3,
    \b2c_data_concat_reg[25]_0 ,
    \b2c_data_concat_reg[25]_1 ,
    \b2c_data_concat_reg[25]_2 ,
    \b2c_data_concat_reg[25]_3 ,
    \b2c_data_concat_reg[25]_4 ,
    tx_d,
    \b2c_data_concat_reg[26] ,
    Q,
    \widx_widx_bin_reg[2]_0 ,
    sync_0_reg_0,
    \widx_gray_reg[3]_0 ,
    sync_0_reg_1,
    sync_0,
    sync_0_reg_2,
    \widx_gray_reg[2]_0 ,
    S,
    \rx_a_reg[7] ,
    \rx_a_reg[11] ,
    \rx_a_reg[15] ,
    \rx_a_reg[19] );
  output \rx_e_reg[1] ;
  output ram_out_valid_reg;
  output \rx_e_reg[1]_0 ;
  output [19:0]\tx_d_reg[19] ;
  output [0:0]E;
  output [2:0]\widx_widx_bin_reg[2] ;
  output ready_reg0;
  output \widx_gray_reg[3] ;
  output [2:0]\widx_gray_reg[2] ;
  output [0:0]\mem_5_reg[0] ;
  output [0:0]\mem_4_reg[0] ;
  output [0:0]\mem_1_reg[0] ;
  output [0:0]\mem_0_reg[0] ;
  output [0:0]\mem_7_reg[0] ;
  output [0:0]\mem_6_reg[0] ;
  output [0:0]\mem_3_reg[0] ;
  output [0:0]\mem_2_reg[0] ;
  output [0:0]rx_a;
  output [18:0]\rx_a_reg[5] ;
  output \rx_a_reg[5]_0 ;
  output [0:0]\mem_0_a_reg[19] ;
  input sync_0_reg;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full;
  input [0:0]D;
  input ready_reg_0;
  input \b2c_data_concat_reg[25] ;
  input ready_reg_1;
  input [20:0]tx_z_3;
  input \b2c_data_concat_reg[25]_0 ;
  input \b2c_data_concat_reg[25]_1 ;
  input \b2c_data_concat_reg[25]_2 ;
  input \b2c_data_concat_reg[25]_3 ;
  input \b2c_data_concat_reg[25]_4 ;
  input [12:0]tx_d;
  input \b2c_data_concat_reg[26] ;
  input [1:0]Q;
  input [2:0]\widx_widx_bin_reg[2]_0 ;
  input sync_0_reg_0;
  input \widx_gray_reg[3]_0 ;
  input sync_0_reg_1;
  input sync_0;
  input sync_0_reg_2;
  input [2:0]\widx_gray_reg[2]_0 ;
  input [2:0]S;
  input [3:0]\rx_a_reg[7] ;
  input [3:0]\rx_a_reg[11] ;
  input [3:0]\rx_a_reg[15] ;
  input [3:0]\rx_a_reg[19] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire \b2c_data_concat_reg[25] ;
  wire \b2c_data_concat_reg[25]_0 ;
  wire \b2c_data_concat_reg[25]_1 ;
  wire \b2c_data_concat_reg[25]_2 ;
  wire \b2c_data_concat_reg[25]_3 ;
  wire \b2c_data_concat_reg[25]_4 ;
  wire \b2c_data_concat_reg[26] ;
  wire chiplink_rx_clk;
  wire maybe_full;
  wire [0:0]\mem_0_a_reg[19] ;
  wire [0:0]\mem_0_reg[0] ;
  wire [0:0]\mem_1_reg[0] ;
  wire [0:0]\mem_2_reg[0] ;
  wire [0:0]\mem_3_reg[0] ;
  wire [0:0]\mem_4_reg[0] ;
  wire [0:0]\mem_5_reg[0] ;
  wire [0:0]\mem_6_reg[0] ;
  wire [0:0]\mem_7_reg[0] ;
  wire ram_out_valid_reg;
  wire ready_reg0;
  wire ready_reg_0;
  wire ready_reg_1;
  wire ready_reg_reg;
  wire [0:0]rx_a;
  wire [3:0]\rx_a_reg[11] ;
  wire [3:0]\rx_a_reg[15] ;
  wire [3:0]\rx_a_reg[19] ;
  wire [18:0]\rx_a_reg[5] ;
  wire \rx_a_reg[5]_0 ;
  wire [3:0]\rx_a_reg[7] ;
  wire \rx_e_reg[1] ;
  wire \rx_e_reg[1]_0 ;
  wire rx_reset;
  wire sync_0;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire [12:0]tx_d;
  wire [19:0]\tx_d_reg[19] ;
  wire [20:0]tx_z_3;
  wire [2:0]\widx_gray_reg[2] ;
  wire [2:0]\widx_gray_reg[2]_0 ;
  wire \widx_gray_reg[3] ;
  wire \widx_gray_reg[3]_0 ;
  wire [2:0]\widx_widx_bin_reg[2] ;
  wire [2:0]\widx_widx_bin_reg[2]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99 io_out_source_valid_0
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\b2c_data_concat_reg[25] (\b2c_data_concat_reg[25] ),
        .\b2c_data_concat_reg[25]_0 (\b2c_data_concat_reg[25]_0 ),
        .\b2c_data_concat_reg[25]_1 (\b2c_data_concat_reg[25]_1 ),
        .\b2c_data_concat_reg[25]_2 (\b2c_data_concat_reg[25]_2 ),
        .\b2c_data_concat_reg[25]_3 (\b2c_data_concat_reg[25]_3 ),
        .\b2c_data_concat_reg[25]_4 (\b2c_data_concat_reg[25]_4 ),
        .\b2c_data_concat_reg[26] (\b2c_data_concat_reg[26] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full(maybe_full),
        .\mem_0_a_reg[19] (\mem_0_a_reg[19] ),
        .\mem_0_reg[0] (\mem_0_reg[0] ),
        .\mem_1_reg[0] (\mem_1_reg[0] ),
        .\mem_2_reg[0] (\mem_2_reg[0] ),
        .\mem_3_reg[0] (\mem_3_reg[0] ),
        .\mem_4_reg[0] (\mem_4_reg[0] ),
        .\mem_5_reg[0] (\mem_5_reg[0] ),
        .\mem_6_reg[0] (\mem_6_reg[0] ),
        .\mem_7_reg[0] (\mem_7_reg[0] ),
        .ram_out_valid_reg(ram_out_valid_reg),
        .ready_reg0(ready_reg0),
        .ready_reg_0(ready_reg_0),
        .ready_reg_1(ready_reg_1),
        .ready_reg_reg(ready_reg_reg),
        .rx_a(rx_a),
        .\rx_a_reg[11] (\rx_a_reg[11] ),
        .\rx_a_reg[15] (\rx_a_reg[15] ),
        .\rx_a_reg[19] (\rx_a_reg[19] ),
        .\rx_a_reg[5] (\rx_a_reg[5] ),
        .\rx_a_reg[5]_0 (\rx_a_reg[5]_0 ),
        .\rx_a_reg[7] (\rx_a_reg[7] ),
        .\rx_e_reg[1] (\rx_e_reg[1] ),
        .\rx_e_reg[1]_0 (\rx_e_reg[1]_0 ),
        .rx_reset(rx_reset),
        .sync_0(sync_0),
        .sync_0_reg(sync_0_reg),
        .sync_0_reg_0(sync_0_reg_0),
        .sync_0_reg_1(sync_0_reg_1),
        .sync_0_reg_2(sync_0_reg_2),
        .tx_d(tx_d),
        .\tx_d_reg[19] (\tx_d_reg[19] ),
        .tx_z_3(tx_z_3),
        .\widx_gray_reg[2] (\widx_gray_reg[2] ),
        .\widx_gray_reg[2]_0 (\widx_gray_reg[2]_0 ),
        .\widx_gray_reg[3] (\widx_gray_reg[3] ),
        .\widx_gray_reg[3]_0 (\widx_gray_reg[3]_0 ),
        .\widx_widx_bin_reg[2] (\widx_widx_bin_reg[2] ),
        .\widx_widx_bin_reg[2]_0 (\widx_widx_bin_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_93
   (sync_2_reg_c,
    chiplink_rx_clk,
    reg__reg);
  output sync_2_reg_c;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire sync_2_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97 io_out_source_valid_0
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .sync_2_reg_c(sync_2_reg_c));
endmodule

(* ORIG_REF_NAME = "FPGA_AsyncValidSync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncValidSync_94
   (rx_io_a_safe_widx_valid,
    sync_0_reg_c,
    chiplink_rx_clk,
    reg__reg);
  output rx_io_a_safe_widx_valid;
  input sync_0_reg_c;
  input chiplink_rx_clk;
  input reg__reg;

  wire chiplink_rx_clk;
  wire reg__reg;
  wire rx_io_a_safe_widx_valid;
  wire sync_0_reg_c;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95 io_out_source_valid_0
       (.chiplink_rx_clk(chiplink_rx_clk),
        .reg__reg(reg__reg),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .sync_0_reg_c(sync_0_reg_c));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM
   (cams_0_io_alloc_ready,
    divertprobes_reg,
    \bundleOut_0_a_bits_data_rdata_0_reg[0] ,
    \counter_reg[3] ,
    repeat_sel_sel_sources_59_reg,
    repeat_sel_sel_sources_3_reg,
    _GEN_4,
    _GEN_6,
    repeat_sel_sel_sources_1_reg,
    repeat_sel_sel_sources_3_reg_0,
    repeat_sel_sel_sources_5_reg,
    repeat_sel_sel_sources_7_reg,
    repeat_sel_sel_sources_9_reg,
    repeat_sel_sel_sources_11_reg,
    repeat_sel_sel_sources_13_reg,
    repeat_sel_sel_sources_15_reg,
    repeat_sel_sel_sources_17_reg,
    repeat_sel_sel_sources_19_reg,
    repeat_sel_sel_sources_21_reg,
    repeat_sel_sel_sources_23_reg,
    repeat_sel_sel_sources_25_reg,
    repeat_sel_sel_sources_27_reg,
    repeat_sel_sel_sources_29_reg,
    repeat_sel_sel_sources_31_reg,
    repeat_sel_sel_sources_33_reg,
    repeat_sel_sel_sources_35_reg,
    repeat_sel_sel_sources_37_reg,
    repeat_sel_sel_sources_39_reg,
    repeat_sel_sel_sources_41_reg,
    repeat_sel_sel_sources_43_reg,
    repeat_sel_sel_sources_45_reg,
    repeat_sel_sel_sources_47_reg,
    repeat_sel_sel_sources_49_reg,
    repeat_sel_sel_sources_51_reg,
    repeat_sel_sel_sources_53_reg,
    repeat_sel_sel_sources_55_reg,
    repeat_sel_sel_sources_57_reg,
    repeat_sel_sel_sources_59_reg_0,
    repeat_sel_sel_sources_61_reg,
    repeat_sel_sel_sources_63_reg,
    count_reg,
    repeat_sel_sel_sources_62_reg,
    repeat_sel_sel_sources_60_reg,
    repeat_sel_sel_sources_58_reg,
    repeat_sel_sel_sources_56_reg,
    repeat_sel_sel_sources_54_reg,
    repeat_sel_sel_sources_52_reg,
    repeat_sel_sel_sources_50_reg,
    repeat_sel_sel_sources_48_reg,
    repeat_sel_sel_sources_46_reg,
    repeat_sel_sel_sources_44_reg,
    repeat_sel_sel_sources_42_reg,
    repeat_sel_sel_sources_40_reg,
    repeat_sel_sel_sources_38_reg,
    repeat_sel_sel_sources_36_reg,
    repeat_sel_sel_sources_34_reg,
    repeat_sel_sel_sources_32_reg,
    repeat_sel_sel_sources_30_reg,
    repeat_sel_sel_sources_28_reg,
    repeat_sel_sel_sources_26_reg,
    repeat_sel_sel_sources_24_reg,
    repeat_sel_sel_sources_22_reg,
    repeat_sel_sel_sources_20_reg,
    repeat_sel_sel_sources_18_reg,
    repeat_sel_sel_sources_16_reg,
    repeat_sel_sel_sources_14_reg,
    repeat_sel_sel_sources_12_reg,
    repeat_sel_sel_sources_10_reg,
    repeat_sel_sel_sources_8_reg,
    repeat_sel_sel_sources_6_reg,
    repeat_sel_sel_sources_4_reg,
    repeat_sel_sel_sources_2_reg,
    repeat_sel_sel_sources_0_reg,
    divertprobes_reg_0,
    \shift_reg[31] ,
    \saved_opcode_reg[2] ,
    full_reg,
    state,
    \elts_1_data_reg[16] ,
    \free_reg[2]_0 ,
    ADDRD,
    \source_r_reg[1] ,
    \q_last_count_reg[4] ,
    mbypass_auto_in_1_a_bits_source,
    data_io_data_MPORT_data,
    full_reg_0,
    Q,
    \r_4_reg[2] ,
    \r_4_reg[0] ,
    last,
    fixer_1_auto_in_a_ready,
    full_reg_1,
    bypass_reg_rep,
    \state_reg[0] ,
    \state_reg[1] ,
    chiplink_auto_mbypass_out_a_bits_source,
    a_first_reg,
    \r_4_reg[2]_0 ,
    \free_reg[6]_0 ,
    a_first,
    source_r,
    bundleOut_0_a_bits_data_rdata_written_once,
    bundleOut_0_a_bits_mask_rdata_written_once,
    \r_4_reg[1] ,
    bypass_reg_rep_0,
    a_first_reg_0,
    \q_address0_r_reg[2] ,
    repeat_sel_sel_sources_1__0,
    repeat_sel_sel_sources_1,
    repeat_sel_sel_sources_3,
    bypass_reg_rep_1,
    repeat_sel_sel_sources_5,
    repeat_sel_sel_sources_7,
    repeat_sel_sel_sources_9__0,
    repeat_sel_sel_sources_9,
    repeat_sel_sel_sources_11,
    bypass_reg_rep_2,
    repeat_sel_sel_sources_13,
    repeat_sel_sel_sources_15,
    bypass_reg_rep_3,
    bypass_reg_rep_4,
    repeat_sel_sel_sources_17,
    \cdc_reg_reg[13] ,
    repeat_sel_sel_sources_19,
    repeat_sel_sel_sources_21,
    \cdc_reg_reg[13]_0 ,
    repeat_sel_sel_sources_23,
    bypass_reg_rep_5,
    bypass_reg_rep_6,
    repeat_sel_sel_sources_25,
    \r_4_reg[1]_0 ,
    repeat_sel_sel_sources_27,
    repeat_sel_sel_sources_29,
    \cdc_reg_reg[15] ,
    \cdc_reg_reg[14] ,
    repeat_sel_sel_sources_31,
    bypass_reg_rep_7,
    bypass_reg_rep_8,
    repeat_sel_sel_sources_33,
    \cdc_reg_reg[13]_1 ,
    repeat_sel_sel_sources_35,
    repeat_sel_sel_sources_37,
    \r_4_reg[0]_0 ,
    repeat_sel_sel_sources_39,
    bypass_reg_rep_9,
    repeat_sel_sel_sources_41,
    \r_4_reg[2]_1 ,
    repeat_sel_sel_sources_43,
    repeat_sel_sel_sources_45,
    repeat_sel_sel_sources_47,
    repeat_sel_sel_sources_49,
    \r_4_reg[1]_1 ,
    repeat_sel_sel_sources_51,
    repeat_sel_sel_sources_53,
    repeat_sel_sel_sources_55,
    repeat_sel_sel_sources_57,
    \cdc_reg_reg[15]_0 ,
    repeat_sel_sel_sources_59,
    repeat_sel_sel_sources_61,
    repeat_sel_sel_sources_63,
    count_reg_0,
    resetn,
    bypass_reg_rep_10,
    bypass_reg_rep_11,
    repeat_sel_sel_sources_62,
    \cdc_reg_reg[13]_2 ,
    a_first_reg_1,
    repeat_sel_sel_sources_60,
    repeat_sel_sel_sources_58,
    repeat_sel_sel_sources_56,
    repeat_sel_sel_sources_54,
    repeat_sel_sel_sources_52,
    repeat_sel_sel_sources_50,
    repeat_sel_sel_sources_48,
    bypass_reg_rep_12,
    bypass_reg_rep_13,
    repeat_sel_sel_sources_46,
    bypass_reg_rep_14,
    repeat_sel_sel_sources_44,
    repeat_sel_sel_sources_42,
    bypass_reg_rep_15,
    repeat_sel_sel_sources_40,
    a_first_reg_2,
    repeat_sel_sel_sources_38,
    repeat_sel_sel_sources_36,
    repeat_sel_sel_sources_34,
    repeat_sel_sel_sources_32,
    bypass_reg_rep_16,
    repeat_sel_sel_sources_30,
    repeat_sel_sel_sources_28,
    repeat_sel_sel_sources_26,
    repeat_sel_sel_sources_24,
    repeat_sel_sel_sources_22,
    repeat_sel_sel_sources_20,
    repeat_sel_sel_sources_18,
    repeat_sel_sel_sources_16,
    repeat_sel_sel_sources_14__0,
    repeat_sel_sel_sources_14,
    repeat_sel_sel_sources_12,
    bypass_reg_rep_17,
    repeat_sel_sel_sources_10,
    repeat_sel_sel_sources_8,
    repeat_sel_sel_sources_6,
    repeat_sel_sel_sources_4__0,
    repeat_sel_sel_sources_4,
    repeat_sel_sel_sources_2__0,
    repeat_sel_sel_sources_2,
    repeat_sel_sel_sources_0,
    divertprobes,
    D,
    \r_1_reg[1] ,
    sync_0_reg,
    \stall_counter_reg[1] ,
    \cdc_reg_reg[3] ,
    \state_reg[3] ,
    CO,
    \stalls_id_6_reg[1] ,
    \saved_address_reg[31] ,
    \stalls_id_5_reg[0] ,
    bypass_reg_rep_18,
    \state_reg[2] ,
    full_reg_2,
    sync_0_reg_0,
    \r_4_reg[2]_2 ,
    \ram_source_reg[2] ,
    \ram_source_reg[3] ,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    sinkD_io_a_tlSource_bits,
    cams_1_io_key,
    \cdc_reg_reg[13]_3 ,
    \r_4_reg[1]_2 ,
    cams_2_io_key,
    cams_3_io_key,
    \state_reg[0]_0 ,
    \free_reg[6]_1 ,
    \free_reg[6]_2 ,
    cams_1_io_alloc_ready,
    cams_3_io_alloc_ready,
    clk,
    cams_0_io_alloc_bits,
    SR,
    \free_reg[0]_0 );
  output cams_0_io_alloc_ready;
  output divertprobes_reg;
  output [0:0]\bundleOut_0_a_bits_data_rdata_0_reg[0] ;
  output \counter_reg[3] ;
  output repeat_sel_sel_sources_59_reg;
  output repeat_sel_sel_sources_3_reg;
  output _GEN_4;
  output _GEN_6;
  output repeat_sel_sel_sources_1_reg;
  output repeat_sel_sel_sources_3_reg_0;
  output repeat_sel_sel_sources_5_reg;
  output repeat_sel_sel_sources_7_reg;
  output repeat_sel_sel_sources_9_reg;
  output repeat_sel_sel_sources_11_reg;
  output repeat_sel_sel_sources_13_reg;
  output repeat_sel_sel_sources_15_reg;
  output repeat_sel_sel_sources_17_reg;
  output repeat_sel_sel_sources_19_reg;
  output repeat_sel_sel_sources_21_reg;
  output repeat_sel_sel_sources_23_reg;
  output repeat_sel_sel_sources_25_reg;
  output repeat_sel_sel_sources_27_reg;
  output repeat_sel_sel_sources_29_reg;
  output repeat_sel_sel_sources_31_reg;
  output repeat_sel_sel_sources_33_reg;
  output repeat_sel_sel_sources_35_reg;
  output repeat_sel_sel_sources_37_reg;
  output repeat_sel_sel_sources_39_reg;
  output repeat_sel_sel_sources_41_reg;
  output repeat_sel_sel_sources_43_reg;
  output repeat_sel_sel_sources_45_reg;
  output repeat_sel_sel_sources_47_reg;
  output repeat_sel_sel_sources_49_reg;
  output repeat_sel_sel_sources_51_reg;
  output repeat_sel_sel_sources_53_reg;
  output repeat_sel_sel_sources_55_reg;
  output repeat_sel_sel_sources_57_reg;
  output repeat_sel_sel_sources_59_reg_0;
  output repeat_sel_sel_sources_61_reg;
  output repeat_sel_sel_sources_63_reg;
  output count_reg;
  output repeat_sel_sel_sources_62_reg;
  output repeat_sel_sel_sources_60_reg;
  output repeat_sel_sel_sources_58_reg;
  output repeat_sel_sel_sources_56_reg;
  output repeat_sel_sel_sources_54_reg;
  output repeat_sel_sel_sources_52_reg;
  output repeat_sel_sel_sources_50_reg;
  output repeat_sel_sel_sources_48_reg;
  output repeat_sel_sel_sources_46_reg;
  output repeat_sel_sel_sources_44_reg;
  output repeat_sel_sel_sources_42_reg;
  output repeat_sel_sel_sources_40_reg;
  output repeat_sel_sel_sources_38_reg;
  output repeat_sel_sel_sources_36_reg;
  output repeat_sel_sel_sources_34_reg;
  output repeat_sel_sel_sources_32_reg;
  output repeat_sel_sel_sources_30_reg;
  output repeat_sel_sel_sources_28_reg;
  output repeat_sel_sel_sources_26_reg;
  output repeat_sel_sel_sources_24_reg;
  output repeat_sel_sel_sources_22_reg;
  output repeat_sel_sel_sources_20_reg;
  output repeat_sel_sel_sources_18_reg;
  output repeat_sel_sel_sources_16_reg;
  output repeat_sel_sel_sources_14_reg;
  output repeat_sel_sel_sources_12_reg;
  output repeat_sel_sel_sources_10_reg;
  output repeat_sel_sel_sources_8_reg;
  output repeat_sel_sel_sources_6_reg;
  output repeat_sel_sel_sources_4_reg;
  output repeat_sel_sel_sources_2_reg;
  output repeat_sel_sel_sources_0_reg;
  output divertprobes_reg_0;
  output \shift_reg[31] ;
  output \saved_opcode_reg[2] ;
  output full_reg;
  output state;
  output \elts_1_data_reg[16] ;
  output [0:0]\free_reg[2]_0 ;
  output [0:0]ADDRD;
  output \source_r_reg[1] ;
  output \q_last_count_reg[4] ;
  output [0:0]mbypass_auto_in_1_a_bits_source;
  output [15:0]data_io_data_MPORT_data;
  input full_reg_0;
  input [3:0]Q;
  input [2:0]\r_4_reg[2] ;
  input \r_4_reg[0] ;
  input last;
  input fixer_1_auto_in_a_ready;
  input full_reg_1;
  input bypass_reg_rep;
  input \state_reg[0] ;
  input \state_reg[1] ;
  input [0:0]chiplink_auto_mbypass_out_a_bits_source;
  input a_first_reg;
  input \r_4_reg[2]_0 ;
  input \free_reg[6]_0 ;
  input a_first;
  input [0:0]source_r;
  input bundleOut_0_a_bits_data_rdata_written_once;
  input bundleOut_0_a_bits_mask_rdata_written_once;
  input \r_4_reg[1] ;
  input bypass_reg_rep_0;
  input a_first_reg_0;
  input \q_address0_r_reg[2] ;
  input repeat_sel_sel_sources_1__0;
  input repeat_sel_sel_sources_1;
  input repeat_sel_sel_sources_3;
  input bypass_reg_rep_1;
  input repeat_sel_sel_sources_5;
  input repeat_sel_sel_sources_7;
  input repeat_sel_sel_sources_9__0;
  input repeat_sel_sel_sources_9;
  input repeat_sel_sel_sources_11;
  input bypass_reg_rep_2;
  input repeat_sel_sel_sources_13;
  input repeat_sel_sel_sources_15;
  input bypass_reg_rep_3;
  input bypass_reg_rep_4;
  input repeat_sel_sel_sources_17;
  input \cdc_reg_reg[13] ;
  input repeat_sel_sel_sources_19;
  input repeat_sel_sel_sources_21;
  input \cdc_reg_reg[13]_0 ;
  input repeat_sel_sel_sources_23;
  input bypass_reg_rep_5;
  input bypass_reg_rep_6;
  input repeat_sel_sel_sources_25;
  input \r_4_reg[1]_0 ;
  input repeat_sel_sel_sources_27;
  input repeat_sel_sel_sources_29;
  input \cdc_reg_reg[15] ;
  input \cdc_reg_reg[14] ;
  input repeat_sel_sel_sources_31;
  input bypass_reg_rep_7;
  input bypass_reg_rep_8;
  input repeat_sel_sel_sources_33;
  input \cdc_reg_reg[13]_1 ;
  input repeat_sel_sel_sources_35;
  input repeat_sel_sel_sources_37;
  input \r_4_reg[0]_0 ;
  input repeat_sel_sel_sources_39;
  input bypass_reg_rep_9;
  input repeat_sel_sel_sources_41;
  input \r_4_reg[2]_1 ;
  input repeat_sel_sel_sources_43;
  input repeat_sel_sel_sources_45;
  input repeat_sel_sel_sources_47;
  input repeat_sel_sel_sources_49;
  input \r_4_reg[1]_1 ;
  input repeat_sel_sel_sources_51;
  input repeat_sel_sel_sources_53;
  input repeat_sel_sel_sources_55;
  input repeat_sel_sel_sources_57;
  input \cdc_reg_reg[15]_0 ;
  input repeat_sel_sel_sources_59;
  input repeat_sel_sel_sources_61;
  input repeat_sel_sel_sources_63;
  input count_reg_0;
  input resetn;
  input bypass_reg_rep_10;
  input bypass_reg_rep_11;
  input repeat_sel_sel_sources_62;
  input \cdc_reg_reg[13]_2 ;
  input a_first_reg_1;
  input repeat_sel_sel_sources_60;
  input repeat_sel_sel_sources_58;
  input repeat_sel_sel_sources_56;
  input repeat_sel_sel_sources_54;
  input repeat_sel_sel_sources_52;
  input repeat_sel_sel_sources_50;
  input repeat_sel_sel_sources_48;
  input bypass_reg_rep_12;
  input bypass_reg_rep_13;
  input repeat_sel_sel_sources_46;
  input bypass_reg_rep_14;
  input repeat_sel_sel_sources_44;
  input repeat_sel_sel_sources_42;
  input bypass_reg_rep_15;
  input repeat_sel_sel_sources_40;
  input a_first_reg_2;
  input repeat_sel_sel_sources_38;
  input repeat_sel_sel_sources_36;
  input repeat_sel_sel_sources_34;
  input repeat_sel_sel_sources_32;
  input bypass_reg_rep_16;
  input repeat_sel_sel_sources_30;
  input repeat_sel_sel_sources_28;
  input repeat_sel_sel_sources_26;
  input repeat_sel_sel_sources_24;
  input repeat_sel_sel_sources_22;
  input repeat_sel_sel_sources_20;
  input repeat_sel_sel_sources_18;
  input repeat_sel_sel_sources_16;
  input repeat_sel_sel_sources_14__0;
  input repeat_sel_sel_sources_14;
  input repeat_sel_sel_sources_12;
  input bypass_reg_rep_17;
  input repeat_sel_sel_sources_10;
  input repeat_sel_sel_sources_8;
  input repeat_sel_sel_sources_6;
  input repeat_sel_sel_sources_4__0;
  input repeat_sel_sel_sources_4;
  input repeat_sel_sel_sources_2__0;
  input repeat_sel_sel_sources_2;
  input repeat_sel_sel_sources_0;
  input divertprobes;
  input [0:0]D;
  input [0:0]\r_1_reg[1] ;
  input sync_0_reg;
  input \stall_counter_reg[1] ;
  input \cdc_reg_reg[3] ;
  input \state_reg[3] ;
  input [0:0]CO;
  input \stalls_id_6_reg[1] ;
  input \saved_address_reg[31] ;
  input \stalls_id_5_reg[0] ;
  input bypass_reg_rep_18;
  input \state_reg[2] ;
  input full_reg_2;
  input sync_0_reg_0;
  input \r_4_reg[2]_2 ;
  input \ram_source_reg[2] ;
  input \ram_source_reg[3] ;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input [2:0]sinkD_io_a_tlSource_bits;
  input [0:0]cams_1_io_key;
  input \cdc_reg_reg[13]_3 ;
  input \r_4_reg[1]_2 ;
  input [0:0]cams_2_io_key;
  input [0:0]cams_3_io_key;
  input \state_reg[0]_0 ;
  input \free_reg[6]_1 ;
  input \free_reg[6]_2 ;
  input cams_1_io_alloc_ready;
  input cams_3_io_alloc_ready;
  input clk;
  input [15:0]cams_0_io_alloc_bits;
  input [0:0]SR;
  input [0:0]\free_reg[0]_0 ;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire _GEN_4;
  wire _GEN_6;
  wire [7:1]_free_T_2;
  wire a_first;
  wire a_first_reg;
  wire a_first_reg_0;
  wire a_first_reg_1;
  wire a_first_reg_2;
  wire [0:0]\bundleOut_0_a_bits_data_rdata_0_reg[0] ;
  wire bundleOut_0_a_bits_data_rdata_written_once;
  wire bundleOut_0_a_bits_mask_rdata_written_once;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire bypass_reg_rep_1;
  wire bypass_reg_rep_10;
  wire bypass_reg_rep_11;
  wire bypass_reg_rep_12;
  wire bypass_reg_rep_13;
  wire bypass_reg_rep_14;
  wire bypass_reg_rep_15;
  wire bypass_reg_rep_16;
  wire bypass_reg_rep_17;
  wire bypass_reg_rep_18;
  wire bypass_reg_rep_2;
  wire bypass_reg_rep_3;
  wire bypass_reg_rep_4;
  wire bypass_reg_rep_5;
  wire bypass_reg_rep_6;
  wire bypass_reg_rep_7;
  wire bypass_reg_rep_8;
  wire bypass_reg_rep_9;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_0_io_alloc_ready;
  wire [2:1]cams_0_io_key;
  wire cams_1_io_alloc_ready;
  wire [0:0]cams_1_io_key;
  wire [0:0]cams_2_io_key;
  wire cams_3_io_alloc_ready;
  wire [0:0]cams_3_io_key;
  wire \cdc_reg_reg[13] ;
  wire \cdc_reg_reg[13]_0 ;
  wire \cdc_reg_reg[13]_1 ;
  wire \cdc_reg_reg[13]_2 ;
  wire \cdc_reg_reg[13]_3 ;
  wire \cdc_reg_reg[14] ;
  wire \cdc_reg_reg[15] ;
  wire \cdc_reg_reg[15]_0 ;
  wire \cdc_reg_reg[3] ;
  wire [0:0]chiplink_auto_mbypass_out_a_bits_source;
  wire clk;
  wire count_reg;
  wire count_reg_0;
  wire \counter[3]_i_5_n_0 ;
  wire \counter_reg[3] ;
  wire [15:0]data_io_data_MPORT_data;
  wire data_reg_0_7_0_5_i_17_n_0;
  wire data_reg_0_7_0_5_i_19_n_0;
  wire data_reg_0_7_0_5_i_1__2_n_0;
  wire divertprobes;
  wire divertprobes_reg;
  wire divertprobes_reg_0;
  wire \elts_1_data[31]_i_26_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire fixer_1_auto_in_a_ready;
  wire \free[3]_i_2__1_n_0 ;
  wire \free[4]_i_2__0_n_0 ;
  wire \free[6]_i_2_n_0 ;
  wire \free[7]_i_2_n_0 ;
  wire [0:0]\free_reg[0]_0 ;
  wire [0:0]\free_reg[2]_0 ;
  wire \free_reg[6]_0 ;
  wire \free_reg[6]_1 ;
  wire \free_reg[6]_2 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire last;
  wire [0:0]mbypass_auto_in_1_a_bits_source;
  wire \q_address0_r_reg[2] ;
  wire \q_last_count_reg[4] ;
  wire [0:0]\r_1_reg[1] ;
  wire \r_4_reg[0] ;
  wire \r_4_reg[0]_0 ;
  wire \r_4_reg[1] ;
  wire \r_4_reg[1]_0 ;
  wire \r_4_reg[1]_1 ;
  wire \r_4_reg[1]_2 ;
  wire [2:0]\r_4_reg[2] ;
  wire \r_4_reg[2]_0 ;
  wire \r_4_reg[2]_1 ;
  wire \r_4_reg[2]_2 ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[3] ;
  wire repeat_sel_sel_sources_0;
  wire repeat_sel_sel_sources_0_reg;
  wire repeat_sel_sel_sources_1;
  wire repeat_sel_sel_sources_10;
  wire repeat_sel_sel_sources_10_reg;
  wire repeat_sel_sel_sources_11;
  wire repeat_sel_sel_sources_11_i_2_n_0;
  wire repeat_sel_sel_sources_11_reg;
  wire repeat_sel_sel_sources_12;
  wire repeat_sel_sel_sources_12_reg;
  wire repeat_sel_sel_sources_13;
  wire repeat_sel_sel_sources_13_reg;
  wire repeat_sel_sel_sources_14;
  wire repeat_sel_sel_sources_14__0;
  wire repeat_sel_sel_sources_14_reg;
  wire repeat_sel_sel_sources_15;
  wire repeat_sel_sel_sources_15_reg;
  wire repeat_sel_sel_sources_16;
  wire repeat_sel_sel_sources_16_reg;
  wire repeat_sel_sel_sources_17;
  wire repeat_sel_sel_sources_17_reg;
  wire repeat_sel_sel_sources_18;
  wire repeat_sel_sel_sources_18_i_2_n_0;
  wire repeat_sel_sel_sources_18_reg;
  wire repeat_sel_sel_sources_19;
  wire repeat_sel_sel_sources_19_reg;
  wire repeat_sel_sel_sources_1__0;
  wire repeat_sel_sel_sources_1_reg;
  wire repeat_sel_sel_sources_2;
  wire repeat_sel_sel_sources_20;
  wire repeat_sel_sel_sources_20_reg;
  wire repeat_sel_sel_sources_21;
  wire repeat_sel_sel_sources_21_reg;
  wire repeat_sel_sel_sources_22;
  wire repeat_sel_sel_sources_22_reg;
  wire repeat_sel_sel_sources_23;
  wire repeat_sel_sel_sources_23_reg;
  wire repeat_sel_sel_sources_24;
  wire repeat_sel_sel_sources_24_reg;
  wire repeat_sel_sel_sources_25;
  wire repeat_sel_sel_sources_25_reg;
  wire repeat_sel_sel_sources_26;
  wire repeat_sel_sel_sources_26_reg;
  wire repeat_sel_sel_sources_27;
  wire repeat_sel_sel_sources_27_i_2_n_0;
  wire repeat_sel_sel_sources_27_reg;
  wire repeat_sel_sel_sources_28;
  wire repeat_sel_sel_sources_28_reg;
  wire repeat_sel_sel_sources_29;
  wire repeat_sel_sel_sources_29_reg;
  wire repeat_sel_sel_sources_2__0;
  wire repeat_sel_sel_sources_2_reg;
  wire repeat_sel_sel_sources_3;
  wire repeat_sel_sel_sources_30;
  wire repeat_sel_sel_sources_30_reg;
  wire repeat_sel_sel_sources_31;
  wire repeat_sel_sel_sources_31_reg;
  wire repeat_sel_sel_sources_32;
  wire repeat_sel_sel_sources_32_reg;
  wire repeat_sel_sel_sources_33;
  wire repeat_sel_sel_sources_33_reg;
  wire repeat_sel_sel_sources_34;
  wire repeat_sel_sel_sources_34_i_2_n_0;
  wire repeat_sel_sel_sources_34_reg;
  wire repeat_sel_sel_sources_35;
  wire repeat_sel_sel_sources_35_reg;
  wire repeat_sel_sel_sources_36;
  wire repeat_sel_sel_sources_36_reg;
  wire repeat_sel_sel_sources_37;
  wire repeat_sel_sel_sources_37_i_2_n_0;
  wire repeat_sel_sel_sources_37_reg;
  wire repeat_sel_sel_sources_38;
  wire repeat_sel_sel_sources_38_reg;
  wire repeat_sel_sel_sources_39;
  wire repeat_sel_sel_sources_39_i_2_n_0;
  wire repeat_sel_sel_sources_39_reg;
  wire repeat_sel_sel_sources_3_reg;
  wire repeat_sel_sel_sources_3_reg_0;
  wire repeat_sel_sel_sources_4;
  wire repeat_sel_sel_sources_40;
  wire repeat_sel_sel_sources_40_reg;
  wire repeat_sel_sel_sources_41;
  wire repeat_sel_sel_sources_41_reg;
  wire repeat_sel_sel_sources_42;
  wire repeat_sel_sel_sources_42_reg;
  wire repeat_sel_sel_sources_43;
  wire repeat_sel_sel_sources_43_i_3_n_0;
  wire repeat_sel_sel_sources_43_reg;
  wire repeat_sel_sel_sources_44;
  wire repeat_sel_sel_sources_44_i_3_n_0;
  wire repeat_sel_sel_sources_44_reg;
  wire repeat_sel_sel_sources_45;
  wire repeat_sel_sel_sources_45_reg;
  wire repeat_sel_sel_sources_46;
  wire repeat_sel_sel_sources_46_reg;
  wire repeat_sel_sel_sources_47;
  wire repeat_sel_sel_sources_47_reg;
  wire repeat_sel_sel_sources_48;
  wire repeat_sel_sel_sources_48_reg;
  wire repeat_sel_sel_sources_49;
  wire repeat_sel_sel_sources_49_reg;
  wire repeat_sel_sel_sources_4__0;
  wire repeat_sel_sel_sources_4_reg;
  wire repeat_sel_sel_sources_5;
  wire repeat_sel_sel_sources_50;
  wire repeat_sel_sel_sources_50_reg;
  wire repeat_sel_sel_sources_51;
  wire repeat_sel_sel_sources_51_reg;
  wire repeat_sel_sel_sources_52;
  wire repeat_sel_sel_sources_52_i_2_n_0;
  wire repeat_sel_sel_sources_52_reg;
  wire repeat_sel_sel_sources_53;
  wire repeat_sel_sel_sources_53_reg;
  wire repeat_sel_sel_sources_54;
  wire repeat_sel_sel_sources_54_reg;
  wire repeat_sel_sel_sources_55;
  wire repeat_sel_sel_sources_55_i_2_n_0;
  wire repeat_sel_sel_sources_55_reg;
  wire repeat_sel_sel_sources_56;
  wire repeat_sel_sel_sources_56_reg;
  wire repeat_sel_sel_sources_57;
  wire repeat_sel_sel_sources_57_i_2_n_0;
  wire repeat_sel_sel_sources_57_reg;
  wire repeat_sel_sel_sources_58;
  wire repeat_sel_sel_sources_58_i_3_n_0;
  wire repeat_sel_sel_sources_58_reg;
  wire repeat_sel_sel_sources_59;
  wire repeat_sel_sel_sources_59_reg;
  wire repeat_sel_sel_sources_59_reg_0;
  wire repeat_sel_sel_sources_5_reg;
  wire repeat_sel_sel_sources_6;
  wire repeat_sel_sel_sources_60;
  wire repeat_sel_sel_sources_60_i_2_n_0;
  wire repeat_sel_sel_sources_60_reg;
  wire repeat_sel_sel_sources_61;
  wire repeat_sel_sel_sources_61_reg;
  wire repeat_sel_sel_sources_62;
  wire repeat_sel_sel_sources_62_i_2_n_0;
  wire repeat_sel_sel_sources_62_reg;
  wire repeat_sel_sel_sources_63;
  wire repeat_sel_sel_sources_63_i_2_n_0;
  wire repeat_sel_sel_sources_63_reg;
  wire repeat_sel_sel_sources_6_reg;
  wire repeat_sel_sel_sources_7;
  wire repeat_sel_sel_sources_7_i_2_n_0;
  wire repeat_sel_sel_sources_7_reg;
  wire repeat_sel_sel_sources_8;
  wire repeat_sel_sel_sources_8_reg;
  wire repeat_sel_sel_sources_9;
  wire repeat_sel_sel_sources_9__0;
  wire repeat_sel_sel_sources_9_reg;
  wire resetn;
  wire \saved_address_reg[31] ;
  wire \saved_opcode_reg[2] ;
  wire \shift[31]_i_4_n_0 ;
  wire \shift_reg[31] ;
  wire [2:0]sinkD_io_a_tlSource_bits;
  wire [0:0]source_r;
  wire \source_r[2]_i_2_n_0 ;
  wire \source_r_reg[1] ;
  wire \stall_counter_reg[1] ;
  wire \stalls_id_5_reg[0] ;
  wire \stalls_id_6_reg[1] ;
  wire state;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[2] ;
  wire \state_reg[3] ;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire \widget_1/repeat_sel_sel_sources_6__0 ;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    bundleOut_0_a_bits_data_rdata_written_once_i_1
       (.I0(\counter_reg[3] ),
        .I1(last),
        .I2(bundleOut_0_a_bits_data_rdata_written_once),
        .O(_GEN_4));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bundleOut_0_a_bits_mask_rdata_0[3]_i_1 
       (.I0(\counter_reg[3] ),
        .I1(last),
        .O(\bundleOut_0_a_bits_data_rdata_0_reg[0] ));
  LUT3 #(
    .INIT(8'hF2)) 
    bundleOut_0_a_bits_mask_rdata_written_once_i_1
       (.I0(\counter_reg[3] ),
        .I1(last),
        .I2(bundleOut_0_a_bits_mask_rdata_written_once),
        .O(_GEN_6));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0848)) 
    count_i_1
       (.I0(count_reg_0),
        .I1(resetn),
        .I2(\counter_reg[3] ),
        .I3(last),
        .O(count_reg));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \counter[3]_i_12 
       (.I0(\state_reg[0]_0 ),
        .I1(\q_last_count_reg[4] ),
        .I2(\r_4_reg[2]_0 ),
        .I3(\free_reg[6]_1 ),
        .I4(a_first),
        .O(\shift_reg[31] ));
  LUT4 #(
    .INIT(16'h005D)) 
    \counter[3]_i_1__0 
       (.I0(last),
        .I1(fixer_1_auto_in_a_ready),
        .I2(full_reg_1),
        .I3(\counter[3]_i_5_n_0 ),
        .O(\counter_reg[3] ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \counter[3]_i_5 
       (.I0(sync_0_reg),
        .I1(\stall_counter_reg[1] ),
        .I2(bypass_reg_rep),
        .I3(\shift_reg[31] ),
        .I4(\cdc_reg_reg[3] ),
        .I5(\state_reg[3] ),
        .O(\counter[3]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cams_0_io_key,ADDRD}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[1:0]),
        .DOB(data_io_data_MPORT_data[3:2]),
        .DOC(data_io_data_MPORT_data[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    data_reg_0_7_0_5_i_11
       (.I0(data_reg_0_7_0_5_i_17_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_0_io_key[2]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_12
       (.I0(\source_r_reg[1] ),
        .O(cams_0_io_key[1]));
  LUT6 #(
    .INIT(64'h2222F222FFFFFFFF)) 
    data_reg_0_7_0_5_i_13__0
       (.I0(\free_reg_n_0_[1] ),
        .I1(\free_reg[2]_0 ),
        .I2(data_reg_0_7_0_5_i_17_n_0),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .I5(data_reg_0_7_0_5_i_19_n_0),
        .O(ADDRD));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    data_reg_0_7_0_5_i_14
       (.I0(data_reg_0_7_0_5_i_17_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_0_io_alloc_ready));
  LUT4 #(
    .INIT(16'h0001)) 
    data_reg_0_7_0_5_i_17
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    data_reg_0_7_0_5_i_18
       (.I0(data_reg_0_7_0_5_i_19_n_0),
        .I1(\free_reg_n_0_[2] ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg[2]_0 ),
        .I4(\free[6]_i_2_n_0 ),
        .O(\source_r_reg[1] ));
  LUT6 #(
    .INIT(64'h0000FFFFFEFFFFFF)) 
    data_reg_0_7_0_5_i_19
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(\free[3]_i_2__1_n_0 ),
        .I5(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    data_reg_0_7_0_5_i_1__2
       (.I0(cams_0_io_alloc_ready),
        .I1(full_reg_0),
        .I2(Q[3]),
        .I3(divertprobes_reg),
        .I4(\r_4_reg[2] [2]),
        .I5(\r_4_reg[0] ),
        .O(data_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cams_0_io_key,ADDRD}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[13:12]),
        .DOB(data_io_data_MPORT_data[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cams_0_io_key,ADDRD}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[7:6]),
        .DOB(data_io_data_MPORT_data[9:8]),
        .DOC(data_io_data_MPORT_data[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h222AAA2AAAAAAAAA)) 
    divertprobes_i_1
       (.I0(divertprobes),
        .I1(D),
        .I2(Q[0]),
        .I3(divertprobes_reg),
        .I4(\r_1_reg[1] ),
        .I5(\counter_reg[3] ),
        .O(divertprobes_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    divertprobes_i_2
       (.I0(\state_reg[0] ),
        .I1(\state_reg[1] ),
        .O(divertprobes_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \elts_1_data[31]_i_18 
       (.I0(full_reg_2),
        .I1(sync_0_reg_0),
        .I2(\r_4_reg[2]_0 ),
        .I3(\r_4_reg[0] ),
        .I4(cams_0_io_alloc_ready),
        .I5(\elts_1_data[31]_i_26_n_0 ),
        .O(\elts_1_data_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFF6FF66FF6FFFF)) 
    \elts_1_data[31]_i_26 
       (.I0(ADDRD),
        .I1(sinkD_io_a_tlSource_bits[0]),
        .I2(sinkD_io_a_tlSource_bits[2]),
        .I3(cams_0_io_key[2]),
        .I4(sinkD_io_a_tlSource_bits[1]),
        .I5(\source_r_reg[1] ),
        .O(\elts_1_data[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \free[1]_i_1__1 
       (.I0(\free_reg[2]_0 ),
        .I1(\r_4_reg[2]_2 ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\ram_source_reg[2] ),
        .I4(\ram_source_reg[3] ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hFFFFFE00FE00FE00)) 
    \free[2]_i_1__1 
       (.I0(\free_reg_n_0_[1] ),
        .I1(\free_reg[2]_0 ),
        .I2(\r_4_reg[2]_2 ),
        .I3(\free_reg_n_0_[2] ),
        .I4(\ram_source_reg[2]_0 ),
        .I5(\ram_source_reg[3] ),
        .O(_free_T_2[2]));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \free[3]_i_1__1 
       (.I0(\free[3]_i_2__1_n_0 ),
        .I1(\r_4_reg[2]_2 ),
        .I2(\free_reg_n_0_[3] ),
        .I3(\ram_source_reg[2]_1 ),
        .I4(\ram_source_reg[3] ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \free[3]_i_2__1 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[2]_0 ),
        .O(\free[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \free[4]_i_1__1 
       (.I0(\free[4]_i_2__0_n_0 ),
        .I1(\r_4_reg[2]_0 ),
        .I2(full_reg_0),
        .I3(\free_reg_n_0_[4] ),
        .I4(\ram_source_reg[2]_5 ),
        .I5(\ram_source_reg[3] ),
        .O(_free_T_2[4]));
  LUT6 #(
    .INIT(64'h0000000A2020202A)) 
    \free[4]_i_2__0 
       (.I0(cams_0_io_key[2]),
        .I1(\r_4_reg[2] [1]),
        .I2(divertprobes_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\r_4_reg[2] [0]),
        .O(\free[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCC8CCC8CCC8C)) 
    \free[5]_i_1__1 
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(data_reg_0_7_0_5_i_17_n_0),
        .I3(\r_4_reg[2]_2 ),
        .I4(\ram_source_reg[2]_2 ),
        .I5(\ram_source_reg[3] ),
        .O(_free_T_2[5]));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \free[6]_i_1__1 
       (.I0(\free[6]_i_2_n_0 ),
        .I1(\r_4_reg[2]_2 ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\ram_source_reg[2]_3 ),
        .I4(\ram_source_reg[3] ),
        .O(_free_T_2[6]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \free[6]_i_2 
       (.I0(\free[3]_i_2__1_n_0 ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \free[7]_i_1__1 
       (.I0(\free[7]_i_2_n_0 ),
        .I1(\r_4_reg[2]_2 ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\ram_source_reg[3] ),
        .I4(\ram_source_reg[2]_4 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \free[7]_i_2 
       (.I0(data_reg_0_7_0_5_i_17_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[7]_i_2_n_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[0]_0 ),
        .Q(\free_reg[2]_0 ),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT6 #(
    .INIT(64'h5454555455555555)) 
    \io_axi4_0_arid[0]_INST_0_i_13 
       (.I0(full_reg_1),
        .I1(bypass_reg_rep_18),
        .I2(\shift_reg[31] ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\state_reg[3] ),
        .I5(last),
        .O(full_reg));
  LUT5 #(
    .INIT(32'h00F80008)) 
    \io_axi4_0_arid[0]_INST_0_i_14 
       (.I0(CO),
        .I1(\stalls_id_6_reg[1] ),
        .I2(\saved_address_reg[31] ),
        .I3(full_reg),
        .I4(\stalls_id_5_reg[0] ),
        .O(\saved_opcode_reg[2] ));
  LUT6 #(
    .INIT(64'hFFF033AA00F033AA)) 
    \q_last_count[4]_i_11 
       (.I0(cams_0_io_alloc_ready),
        .I1(\free_reg[6]_2 ),
        .I2(cams_1_io_alloc_ready),
        .I3(\r_4_reg[1]_2 ),
        .I4(\cdc_reg_reg[13]_3 ),
        .I5(cams_3_io_alloc_ready),
        .O(\q_last_count_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \ram_echo_tl_state_source[3]_i_2 
       (.I0(\source_r[2]_i_2_n_0 ),
        .I1(\r_4_reg[2]_0 ),
        .I2(\free_reg[6]_0 ),
        .I3(a_first),
        .I4(source_r),
        .I5(bypass_reg_rep),
        .O(repeat_sel_sel_sources_59_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_0_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(a_first_reg_1),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_0),
        .O(repeat_sel_sel_sources_0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_10_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_15),
        .I3(bypass_reg_rep_17),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_10),
        .O(repeat_sel_sel_sources_10_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_11_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_11_i_2_n_0),
        .I3(a_first_reg_0),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_11),
        .O(repeat_sel_sel_sources_11_reg));
  LUT6 #(
    .INIT(64'hEEEEEEEFFFFFFFEF)) 
    repeat_sel_sel_sources_11_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(bypass_reg_rep),
        .I2(Q[1]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(\r_4_reg[2] [0]),
        .O(repeat_sel_sel_sources_11_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_12_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(a_first_reg_1),
        .I3(repeat_sel_sel_sources_62_i_2_n_0),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_12),
        .O(repeat_sel_sel_sources_12_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_13_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_2),
        .I3(repeat_sel_sel_sources_37_i_2_n_0),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_13),
        .O(repeat_sel_sel_sources_13_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    repeat_sel_sel_sources_14_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_14__0),
        .I3(repeat_sel_sel_sources_14),
        .O(repeat_sel_sel_sources_14_reg));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    repeat_sel_sel_sources_15_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_63_i_2_n_0),
        .I3(\r_4_reg[1] ),
        .I4(repeat_sel_sel_sources_15),
        .O(repeat_sel_sel_sources_15_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_16_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(bypass_reg_rep_5),
        .I4(bypass_reg_rep_16),
        .I5(repeat_sel_sel_sources_16),
        .O(repeat_sel_sel_sources_16_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_17_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(bypass_reg_rep_3),
        .I4(bypass_reg_rep_4),
        .I5(repeat_sel_sel_sources_17),
        .O(repeat_sel_sel_sources_17_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_18_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_18_i_2_n_0),
        .I3(chiplink_auto_mbypass_out_a_bits_source),
        .I4(\cdc_reg_reg[15] ),
        .I5(repeat_sel_sel_sources_18),
        .O(repeat_sel_sel_sources_18_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBFFFBF)) 
    repeat_sel_sel_sources_18_i_2
       (.I0(repeat_sel_sel_sources_3_reg),
        .I1(a_first_reg),
        .I2(Q[2]),
        .I3(divertprobes_reg),
        .I4(\r_4_reg[2] [1]),
        .I5(bypass_reg_rep),
        .O(repeat_sel_sel_sources_18_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_19_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13] ),
        .I3(a_first_reg_0),
        .I4(repeat_sel_sel_sources_27_i_2_n_0),
        .I5(repeat_sel_sel_sources_19),
        .O(repeat_sel_sel_sources_19_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    repeat_sel_sel_sources_1_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_1__0),
        .I3(repeat_sel_sel_sources_1),
        .O(repeat_sel_sel_sources_1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_20_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_0),
        .I3(repeat_sel_sel_sources_60_i_2_n_0),
        .I4(bypass_reg_rep_4),
        .I5(repeat_sel_sel_sources_20),
        .O(repeat_sel_sel_sources_20_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_21_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13] ),
        .I3(repeat_sel_sel_sources_37_i_2_n_0),
        .I4(bypass_reg_rep_4),
        .I5(repeat_sel_sel_sources_21),
        .O(repeat_sel_sel_sources_21_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_22_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13] ),
        .I3(a_first_reg_2),
        .I4(bypass_reg_rep_16),
        .I5(repeat_sel_sel_sources_22),
        .O(repeat_sel_sel_sources_22_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_23_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_60_i_2_n_0),
        .I3(a_first_reg_0),
        .I4(\cdc_reg_reg[13]_0 ),
        .I5(repeat_sel_sel_sources_23),
        .O(repeat_sel_sel_sources_23_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_24_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_15),
        .I3(\r_4_reg[1]_0 ),
        .I4(bypass_reg_rep_4),
        .I5(repeat_sel_sel_sources_24),
        .O(repeat_sel_sel_sources_24_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_25_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_5),
        .I3(bypass_reg_rep_6),
        .I4(repeat_sel_sel_sources_27_i_2_n_0),
        .I5(repeat_sel_sel_sources_25),
        .O(repeat_sel_sel_sources_25_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_26_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_11),
        .I3(bypass_reg_rep_12),
        .I4(repeat_sel_sel_sources_27_i_2_n_0),
        .I5(repeat_sel_sel_sources_26),
        .O(repeat_sel_sel_sources_26_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_27_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\r_4_reg[1]_0 ),
        .I3(a_first_reg_0),
        .I4(repeat_sel_sel_sources_27_i_2_n_0),
        .I5(repeat_sel_sel_sources_27),
        .O(repeat_sel_sel_sources_27_reg));
  LUT6 #(
    .INIT(64'hBABABABBBABABAAA)) 
    repeat_sel_sel_sources_27_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(bypass_reg_rep),
        .I2(\r_4_reg[2] [2]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(Q[3]),
        .O(repeat_sel_sel_sources_27_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_28_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_11),
        .I3(repeat_sel_sel_sources_44_i_3_n_0),
        .I4(bypass_reg_rep_4),
        .I5(repeat_sel_sel_sources_28),
        .O(repeat_sel_sel_sources_28_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_29_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_60_i_2_n_0),
        .I3(bypass_reg_rep_6),
        .I4(bypass_reg_rep_4),
        .I5(repeat_sel_sel_sources_29),
        .O(repeat_sel_sel_sources_29_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    repeat_sel_sel_sources_2_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_2__0),
        .I3(repeat_sel_sel_sources_2),
        .O(repeat_sel_sel_sources_2_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_30_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_60_i_2_n_0),
        .I3(bypass_reg_rep_12),
        .I4(bypass_reg_rep_16),
        .I5(repeat_sel_sel_sources_30),
        .O(repeat_sel_sel_sources_30_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    repeat_sel_sel_sources_31_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_63_i_2_n_0),
        .I3(\cdc_reg_reg[15] ),
        .I4(\cdc_reg_reg[14] ),
        .I5(repeat_sel_sel_sources_31),
        .O(repeat_sel_sel_sources_31_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_32_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(bypass_reg_rep_9),
        .I4(bypass_reg_rep_13),
        .I5(repeat_sel_sel_sources_32),
        .O(repeat_sel_sel_sources_32_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_33_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(bypass_reg_rep_7),
        .I4(bypass_reg_rep_8),
        .I5(repeat_sel_sel_sources_33),
        .O(repeat_sel_sel_sources_33_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_34_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_34_i_2_n_0),
        .I3(\cdc_reg_reg[14] ),
        .I4(chiplink_auto_mbypass_out_a_bits_source),
        .I5(repeat_sel_sel_sources_34),
        .O(repeat_sel_sel_sources_34_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBFFFBF)) 
    repeat_sel_sel_sources_34_i_2
       (.I0(repeat_sel_sel_sources_3_reg),
        .I1(a_first_reg),
        .I2(Q[3]),
        .I3(divertprobes_reg),
        .I4(\r_4_reg[2] [2]),
        .I5(bypass_reg_rep),
        .O(repeat_sel_sel_sources_34_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_35_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13]_1 ),
        .I3(a_first_reg_0),
        .I4(repeat_sel_sel_sources_43_i_3_n_0),
        .I5(repeat_sel_sel_sources_35),
        .O(repeat_sel_sel_sources_35_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_36_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_0),
        .I3(repeat_sel_sel_sources_55_i_2_n_0),
        .I4(bypass_reg_rep_8),
        .I5(repeat_sel_sel_sources_36),
        .O(repeat_sel_sel_sources_36_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_37_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13]_1 ),
        .I3(repeat_sel_sel_sources_37_i_2_n_0),
        .I4(bypass_reg_rep_8),
        .I5(repeat_sel_sel_sources_37),
        .O(repeat_sel_sel_sources_37_reg));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h7)) 
    repeat_sel_sel_sources_37_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_37_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_38_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13]_1 ),
        .I3(a_first_reg_2),
        .I4(bypass_reg_rep_13),
        .I5(repeat_sel_sel_sources_38),
        .O(repeat_sel_sel_sources_38_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_39_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_39_i_2_n_0),
        .I3(\cdc_reg_reg[14] ),
        .I4(\r_4_reg[0]_0 ),
        .I5(repeat_sel_sel_sources_39),
        .O(repeat_sel_sel_sources_39_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF57F7)) 
    repeat_sel_sel_sources_39_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(Q[3]),
        .I2(divertprobes_reg),
        .I3(\r_4_reg[2] [2]),
        .I4(bypass_reg_rep),
        .I5(a_first_reg_0),
        .O(repeat_sel_sel_sources_39_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_3_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(a_first_reg_0),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_3),
        .O(repeat_sel_sel_sources_3_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_40_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_15),
        .I3(\r_4_reg[2]_1 ),
        .I4(bypass_reg_rep_8),
        .I5(repeat_sel_sel_sources_40),
        .O(repeat_sel_sel_sources_40_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_41_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_9),
        .I3(bypass_reg_rep_6),
        .I4(repeat_sel_sel_sources_43_i_3_n_0),
        .I5(repeat_sel_sel_sources_41),
        .O(repeat_sel_sel_sources_41_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_42_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_14),
        .I3(bypass_reg_rep_12),
        .I4(repeat_sel_sel_sources_43_i_3_n_0),
        .I5(repeat_sel_sel_sources_42),
        .O(repeat_sel_sel_sources_42_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_43_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\r_4_reg[2]_1 ),
        .I3(a_first_reg_0),
        .I4(repeat_sel_sel_sources_43_i_3_n_0),
        .I5(repeat_sel_sel_sources_43),
        .O(repeat_sel_sel_sources_43_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF44454440)) 
    repeat_sel_sel_sources_43_i_3
       (.I0(bypass_reg_rep),
        .I1(\r_4_reg[2] [1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(Q[2]),
        .I5(repeat_sel_sel_sources_59_reg),
        .O(repeat_sel_sel_sources_43_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_44_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_14),
        .I3(repeat_sel_sel_sources_44_i_3_n_0),
        .I4(bypass_reg_rep_8),
        .I5(repeat_sel_sel_sources_44),
        .O(repeat_sel_sel_sources_44_reg));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFFFFFDF)) 
    repeat_sel_sel_sources_44_i_3
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(bypass_reg_rep),
        .I2(Q[1]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(\r_4_reg[2] [0]),
        .O(repeat_sel_sel_sources_44_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_45_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_55_i_2_n_0),
        .I3(bypass_reg_rep_6),
        .I4(bypass_reg_rep_8),
        .I5(repeat_sel_sel_sources_45),
        .O(repeat_sel_sel_sources_45_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_46_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_55_i_2_n_0),
        .I3(bypass_reg_rep_12),
        .I4(bypass_reg_rep_13),
        .I5(repeat_sel_sel_sources_46),
        .O(repeat_sel_sel_sources_46_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    repeat_sel_sel_sources_47_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_63_i_2_n_0),
        .I3(\cdc_reg_reg[14] ),
        .I4(\cdc_reg_reg[15] ),
        .I5(repeat_sel_sel_sources_47),
        .O(repeat_sel_sel_sources_47_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_48_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_3_reg),
        .I3(\r_4_reg[1]_1 ),
        .I4(a_first_reg_1),
        .I5(repeat_sel_sel_sources_48),
        .O(repeat_sel_sel_sources_48_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_49_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13] ),
        .I3(bypass_reg_rep_7),
        .I4(repeat_sel_sel_sources_57_i_2_n_0),
        .I5(repeat_sel_sel_sources_49),
        .O(repeat_sel_sel_sources_49_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    repeat_sel_sel_sources_4_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_4__0),
        .I3(repeat_sel_sel_sources_4),
        .O(repeat_sel_sel_sources_4_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_50_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13] ),
        .I3(bypass_reg_rep_10),
        .I4(repeat_sel_sel_sources_58_i_3_n_0),
        .I5(repeat_sel_sel_sources_50),
        .O(repeat_sel_sel_sources_50_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_51_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\r_4_reg[1]_1 ),
        .I3(a_first_reg_0),
        .I4(repeat_sel_sel_sources_3_reg),
        .I5(repeat_sel_sel_sources_51),
        .O(repeat_sel_sel_sources_51_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540004)) 
    repeat_sel_sel_sources_51_i_3
       (.I0(bypass_reg_rep),
        .I1(Q[1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(\r_4_reg[2] [0]),
        .I5(repeat_sel_sel_sources_59_reg),
        .O(repeat_sel_sel_sources_3_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_52_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[13] ),
        .I3(repeat_sel_sel_sources_52_i_2_n_0),
        .I4(a_first_reg_1),
        .I5(repeat_sel_sel_sources_52),
        .O(repeat_sel_sel_sources_52_reg));
  LUT6 #(
    .INIT(64'hDFDFDFDDDFDFDFFF)) 
    repeat_sel_sel_sources_52_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(bypass_reg_rep),
        .I2(\r_4_reg[2] [2]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(Q[3]),
        .O(repeat_sel_sel_sources_52_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_53_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_60_i_2_n_0),
        .I3(bypass_reg_rep_7),
        .I4(bypass_reg_rep_1),
        .I5(repeat_sel_sel_sources_53),
        .O(repeat_sel_sel_sources_53_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_54_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_60_i_2_n_0),
        .I3(bypass_reg_rep_10),
        .I4(bypass_reg_rep_0),
        .I5(repeat_sel_sel_sources_54),
        .O(repeat_sel_sel_sources_54_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_55_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_55_i_2_n_0),
        .I3(a_first_reg_0),
        .I4(\cdc_reg_reg[13] ),
        .I5(repeat_sel_sel_sources_55),
        .O(repeat_sel_sel_sources_55_reg));
  LUT6 #(
    .INIT(64'hBBBABBBFFFFFFFFF)) 
    repeat_sel_sel_sources_55_i_2
       (.I0(bypass_reg_rep),
        .I1(\r_4_reg[2] [2]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(Q[3]),
        .I5(repeat_sel_sel_sources_59_reg),
        .O(repeat_sel_sel_sources_55_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_56_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_5),
        .I3(\cdc_reg_reg[13]_2 ),
        .I4(repeat_sel_sel_sources_58_i_3_n_0),
        .I5(repeat_sel_sel_sources_56),
        .O(repeat_sel_sel_sources_56_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_57_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\r_4_reg[1]_0 ),
        .I3(bypass_reg_rep_7),
        .I4(repeat_sel_sel_sources_57_i_2_n_0),
        .I5(repeat_sel_sel_sources_57),
        .O(repeat_sel_sel_sources_57_reg));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hE)) 
    repeat_sel_sel_sources_57_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(a_first_reg),
        .O(repeat_sel_sel_sources_57_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_58_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\r_4_reg[1]_0 ),
        .I3(bypass_reg_rep_10),
        .I4(repeat_sel_sel_sources_58_i_3_n_0),
        .I5(repeat_sel_sel_sources_58),
        .O(repeat_sel_sel_sources_58_reg));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    repeat_sel_sel_sources_58_i_3
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_58_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    repeat_sel_sel_sources_59_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\cdc_reg_reg[15]_0 ),
        .I3(repeat_sel_sel_sources_59_reg),
        .I4(\cdc_reg_reg[14] ),
        .I5(repeat_sel_sel_sources_59),
        .O(repeat_sel_sel_sources_59_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_5_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_1),
        .I3(repeat_sel_sel_sources_37_i_2_n_0),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_5),
        .O(repeat_sel_sel_sources_5_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_60_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_60_i_2_n_0),
        .I3(\cdc_reg_reg[13]_2 ),
        .I4(a_first_reg_1),
        .I5(repeat_sel_sel_sources_60),
        .O(repeat_sel_sel_sources_60_reg));
  LUT6 #(
    .INIT(64'hBBBABBBFFFFFFFFF)) 
    repeat_sel_sel_sources_60_i_2
       (.I0(bypass_reg_rep),
        .I1(\r_4_reg[2] [1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(Q[2]),
        .I5(repeat_sel_sel_sources_59_reg),
        .O(repeat_sel_sel_sources_60_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_61_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_62_i_2_n_0),
        .I3(bypass_reg_rep_7),
        .I4(bypass_reg_rep_5),
        .I5(repeat_sel_sel_sources_61),
        .O(repeat_sel_sel_sources_61_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_62_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_62_i_2_n_0),
        .I3(bypass_reg_rep_10),
        .I4(bypass_reg_rep_11),
        .I5(repeat_sel_sel_sources_62),
        .O(repeat_sel_sel_sources_62_reg));
  LUT6 #(
    .INIT(64'hAAABFFFBFFFFFFFF)) 
    repeat_sel_sel_sources_62_i_2
       (.I0(bypass_reg_rep),
        .I1(Q[1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(\r_4_reg[2] [0]),
        .I5(repeat_sel_sel_sources_59_reg),
        .O(repeat_sel_sel_sources_62_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    repeat_sel_sel_sources_63_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_63_i_2_n_0),
        .I3(\cdc_reg_reg[14] ),
        .I4(\cdc_reg_reg[15] ),
        .I5(repeat_sel_sel_sources_63),
        .O(repeat_sel_sel_sources_63_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF757F)) 
    repeat_sel_sel_sources_63_i_2
       (.I0(repeat_sel_sel_sources_59_reg),
        .I1(\r_4_reg[2] [0]),
        .I2(divertprobes_reg),
        .I3(Q[1]),
        .I4(bypass_reg_rep),
        .I5(a_first_reg_0),
        .O(repeat_sel_sel_sources_63_i_2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    repeat_sel_sel_sources_6_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(\widget_1/repeat_sel_sel_sources_6__0 ),
        .I3(repeat_sel_sel_sources_6),
        .O(repeat_sel_sel_sources_6_reg));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    repeat_sel_sel_sources_6_i_2
       (.I0(\r_4_reg[1] ),
        .I1(repeat_sel_sel_sources_59_reg),
        .I2(a_first_reg),
        .I3(bypass_reg_rep_0),
        .O(\widget_1/repeat_sel_sel_sources_6__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_7_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_7_i_2_n_0),
        .I3(a_first_reg_0),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_7),
        .O(repeat_sel_sel_sources_7_reg));
  LUT6 #(
    .INIT(64'h55540004FFFFFFFF)) 
    repeat_sel_sel_sources_7_i_2
       (.I0(bypass_reg_rep),
        .I1(Q[1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(\r_4_reg[2] [0]),
        .I5(repeat_sel_sel_sources_59_reg),
        .O(repeat_sel_sel_sources_7_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    repeat_sel_sel_sources_8_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(bypass_reg_rep_15),
        .I3(bypass_reg_rep_2),
        .I4(\r_4_reg[1] ),
        .I5(repeat_sel_sel_sources_8),
        .O(repeat_sel_sel_sources_8_reg));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    repeat_sel_sel_sources_9_i_1
       (.I0(\q_address0_r_reg[2] ),
        .I1(\counter_reg[3] ),
        .I2(repeat_sel_sel_sources_9__0),
        .I3(repeat_sel_sel_sources_9),
        .O(repeat_sel_sel_sources_9_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \shift[31]_i_1 
       (.I0(\cdc_reg_reg[3] ),
        .I1(\shift[31]_i_4_n_0 ),
        .O(state));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABAAABA)) 
    \shift[31]_i_4 
       (.I0(\shift_reg[31] ),
        .I1(\state_reg[2] ),
        .I2(last),
        .I3(fixer_1_auto_in_a_ready),
        .I4(full_reg_1),
        .I5(bypass_reg_rep_18),
        .O(\shift[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \source_r[2]_i_1 
       (.I0(\source_r[2]_i_2_n_0 ),
        .I1(\r_4_reg[2]_0 ),
        .I2(\free_reg[6]_0 ),
        .I3(a_first),
        .I4(source_r),
        .O(mbypass_auto_in_1_a_bits_source));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \source_r[2]_i_2 
       (.I0(cams_0_io_key[2]),
        .I1(cams_1_io_key),
        .I2(\cdc_reg_reg[13]_3 ),
        .I3(\r_4_reg[1]_2 ),
        .I4(cams_2_io_key),
        .I5(cams_3_io_key),
        .O(\source_r[2]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_50
   (\elts_1_data_reg[16] ,
    \elts_1_data_reg[17] ,
    \elts_1_data_reg[18] ,
    \elts_1_data_reg[19] ,
    \elts_1_data_reg[20] ,
    \elts_1_data_reg[21] ,
    \elts_1_data_reg[22] ,
    \elts_1_data_reg[23] ,
    \elts_1_data_reg[24] ,
    \elts_1_data_reg[25] ,
    \elts_1_data_reg[26] ,
    \elts_1_data_reg[27] ,
    \elts_1_data_reg[28] ,
    \elts_1_data_reg[29] ,
    \elts_1_data_reg[30] ,
    \elts_1_data_reg[31] ,
    cams_1_io_key,
    \free_reg[7]_0 ,
    Q,
    \free_reg[4]_0 ,
    cams_1_io_alloc_ready,
    \r_4_reg[2] ,
    sinkD_io_a_tlSource_bits,
    \ram_source_reg[3] ,
    data_io_data_MPORT_data,
    full_reg,
    cams_0_io_alloc_bits,
    \ram_source_reg[3]_0 ,
    \ram_source_reg[3]_1 ,
    \ram_source_reg[3]_2 ,
    \ram_source_reg[3]_3 ,
    \ram_source_reg[3]_4 ,
    \ram_source_reg[3]_5 ,
    \ram_source_reg[3]_6 ,
    \ram_source_reg[3]_7 ,
    \ram_source_reg[3]_8 ,
    \ram_source_reg[3]_9 ,
    \ram_source_reg[3]_10 ,
    \ram_source_reg[3]_11 ,
    \ram_source_reg[3]_12 ,
    \ram_source_reg[3]_13 ,
    \ram_source_reg[3]_14 ,
    \state_reg[1] ,
    \ram_source_reg[2] ,
    full_reg_0,
    \state_reg[0] ,
    a_first,
    \r_4_reg[2]_0 ,
    a_first_reg,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    \cdc_reg_reg[14] ,
    \r_4_reg[1] ,
    \state_reg[1]_0 ,
    \state_reg[0]_0 ,
    clk,
    SR,
    \free_reg[0]_0 );
  output \elts_1_data_reg[16] ;
  output \elts_1_data_reg[17] ;
  output \elts_1_data_reg[18] ;
  output \elts_1_data_reg[19] ;
  output \elts_1_data_reg[20] ;
  output \elts_1_data_reg[21] ;
  output \elts_1_data_reg[22] ;
  output \elts_1_data_reg[23] ;
  output \elts_1_data_reg[24] ;
  output \elts_1_data_reg[25] ;
  output \elts_1_data_reg[26] ;
  output \elts_1_data_reg[27] ;
  output \elts_1_data_reg[28] ;
  output \elts_1_data_reg[29] ;
  output \elts_1_data_reg[30] ;
  output \elts_1_data_reg[31] ;
  output [2:0]cams_1_io_key;
  output \free_reg[7]_0 ;
  output [0:0]Q;
  output \free_reg[4]_0 ;
  output cams_1_io_alloc_ready;
  input \r_4_reg[2] ;
  input [4:0]sinkD_io_a_tlSource_bits;
  input \ram_source_reg[3] ;
  input [15:0]data_io_data_MPORT_data;
  input full_reg;
  input [15:0]cams_0_io_alloc_bits;
  input \ram_source_reg[3]_0 ;
  input \ram_source_reg[3]_1 ;
  input \ram_source_reg[3]_2 ;
  input \ram_source_reg[3]_3 ;
  input \ram_source_reg[3]_4 ;
  input \ram_source_reg[3]_5 ;
  input \ram_source_reg[3]_6 ;
  input \ram_source_reg[3]_7 ;
  input \ram_source_reg[3]_8 ;
  input \ram_source_reg[3]_9 ;
  input \ram_source_reg[3]_10 ;
  input \ram_source_reg[3]_11 ;
  input \ram_source_reg[3]_12 ;
  input \ram_source_reg[3]_13 ;
  input \ram_source_reg[3]_14 ;
  input \state_reg[1] ;
  input \ram_source_reg[2] ;
  input full_reg_0;
  input \state_reg[0] ;
  input a_first;
  input \r_4_reg[2]_0 ;
  input a_first_reg;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input [1:0]\cdc_reg_reg[14] ;
  input [1:0]\r_4_reg[1] ;
  input \state_reg[1]_0 ;
  input \state_reg[0]_0 ;
  input clk;
  input [0:0]SR;
  input [0:0]\free_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first;
  wire a_first_reg;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_1_io_alloc_ready;
  wire [2:0]cams_1_io_key;
  wire [1:0]\cdc_reg_reg[14] ;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire [15:0]data_io_data_MPORT_data_0;
  wire data_reg_0_7_0_5_i_1__1_n_0;
  wire data_reg_0_7_0_5_i_5__1_n_0;
  wire data_reg_0_7_0_5_i_7__0_n_0;
  wire data_reg_0_7_0_5_i_8__0_n_0;
  wire data_reg_0_7_0_5_i_9__0_n_0;
  wire \elts_1_data[16]_i_8_n_0 ;
  wire \elts_1_data[17]_i_8_n_0 ;
  wire \elts_1_data[18]_i_8_n_0 ;
  wire \elts_1_data[19]_i_8_n_0 ;
  wire \elts_1_data[20]_i_8_n_0 ;
  wire \elts_1_data[21]_i_8_n_0 ;
  wire \elts_1_data[22]_i_8_n_0 ;
  wire \elts_1_data[23]_i_8_n_0 ;
  wire \elts_1_data[24]_i_8_n_0 ;
  wire \elts_1_data[25]_i_8_n_0 ;
  wire \elts_1_data[26]_i_8_n_0 ;
  wire \elts_1_data[27]_i_8_n_0 ;
  wire \elts_1_data[28]_i_8_n_0 ;
  wire \elts_1_data[29]_i_8_n_0 ;
  wire \elts_1_data[30]_i_8_n_0 ;
  wire \elts_1_data[31]_i_10_n_0 ;
  wire \elts_1_data[31]_i_17_n_0 ;
  wire \elts_1_data[31]_i_25_n_0 ;
  wire \elts_1_data[31]_i_33_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire \elts_1_data_reg[17] ;
  wire \elts_1_data_reg[18] ;
  wire \elts_1_data_reg[19] ;
  wire \elts_1_data_reg[20] ;
  wire \elts_1_data_reg[21] ;
  wire \elts_1_data_reg[22] ;
  wire \elts_1_data_reg[23] ;
  wire \elts_1_data_reg[24] ;
  wire \elts_1_data_reg[25] ;
  wire \elts_1_data_reg[26] ;
  wire \elts_1_data_reg[27] ;
  wire \elts_1_data_reg[28] ;
  wire \elts_1_data_reg[29] ;
  wire \elts_1_data_reg[30] ;
  wire \elts_1_data_reg[31] ;
  wire \free[3]_i_2__2_n_0 ;
  wire \free[6]_i_2__0_n_0 ;
  wire \free[7]_i_2__0_n_0 ;
  wire [0:0]\free_reg[0]_0 ;
  wire \free_reg[4]_0 ;
  wire \free_reg[7]_0 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire full_reg_0;
  wire [1:0]\r_4_reg[1] ;
  wire \r_4_reg[2] ;
  wire \r_4_reg[2]_0 ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[3] ;
  wire \ram_source_reg[3]_0 ;
  wire \ram_source_reg[3]_1 ;
  wire \ram_source_reg[3]_10 ;
  wire \ram_source_reg[3]_11 ;
  wire \ram_source_reg[3]_12 ;
  wire \ram_source_reg[3]_13 ;
  wire \ram_source_reg[3]_14 ;
  wire \ram_source_reg[3]_2 ;
  wire \ram_source_reg[3]_3 ;
  wire \ram_source_reg[3]_4 ;
  wire \ram_source_reg[3]_5 ;
  wire \ram_source_reg[3]_6 ;
  wire \ram_source_reg[3]_7 ;
  wire \ram_source_reg[3]_8 ;
  wire \ram_source_reg[3]_9 ;
  wire [4:0]sinkD_io_a_tlSource_bits;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,cams_1_io_key}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[1:0]),
        .DOB(data_io_data_MPORT_data_0[3:2]),
        .DOC(data_io_data_MPORT_data_0[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hCFCFCFAACFCFCFFF)) 
    data_reg_0_7_0_5_i_10__0
       (.I0(\cdc_reg_reg[14] [1]),
        .I1(\r_4_reg[1] [1]),
        .I2(\r_4_reg[1] [0]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg[0]_0 ),
        .I5(\cdc_reg_reg[14] [0]),
        .O(\free_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    data_reg_0_7_0_5_i_1__1
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[6] ),
        .I4(data_reg_0_7_0_5_i_5__1_n_0),
        .I5(\r_4_reg[2] ),
        .O(data_reg_0_7_0_5_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    data_reg_0_7_0_5_i_2__0
       (.I0(data_reg_0_7_0_5_i_5__1_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_1_io_key[2]));
  LUT6 #(
    .INIT(64'h00FF00F500FF00F4)) 
    data_reg_0_7_0_5_i_3__0
       (.I0(data_reg_0_7_0_5_i_7__0_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[3] ),
        .I3(data_reg_0_7_0_5_i_8__0_n_0),
        .I4(\free_reg_n_0_[2] ),
        .I5(\free_reg_n_0_[7] ),
        .O(cams_1_io_key[1]));
  LUT6 #(
    .INIT(64'h2222F222FFFFFFFF)) 
    data_reg_0_7_0_5_i_4__0
       (.I0(\free_reg_n_0_[1] ),
        .I1(Q),
        .I2(data_reg_0_7_0_5_i_5__1_n_0),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .I5(data_reg_0_7_0_5_i_9__0_n_0),
        .O(cams_1_io_key[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    data_reg_0_7_0_5_i_5__1
       (.I0(\free_reg_n_0_[3] ),
        .I1(Q),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[2] ),
        .O(data_reg_0_7_0_5_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_7__0
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .O(data_reg_0_7_0_5_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_8__0
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .O(data_reg_0_7_0_5_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFEFF)) 
    data_reg_0_7_0_5_i_9__0
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(\free[3]_i_2__2_n_0 ),
        .I5(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,cams_1_io_key}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[13:12]),
        .DOB(data_io_data_MPORT_data_0[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,cams_1_io_key}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[7:6]),
        .DOB(data_io_data_MPORT_data_0[9:8]),
        .DOC(data_io_data_MPORT_data_0[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[16]_i_8 
       (.I0(data_io_data_MPORT_data_0[0]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[0]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[0]),
        .O(\elts_1_data[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[17]_i_8 
       (.I0(data_io_data_MPORT_data_0[1]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[1]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[1]),
        .O(\elts_1_data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[18]_i_8 
       (.I0(data_io_data_MPORT_data_0[2]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[2]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[2]),
        .O(\elts_1_data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[19]_i_8 
       (.I0(data_io_data_MPORT_data_0[3]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[3]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[3]),
        .O(\elts_1_data[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[20]_i_8 
       (.I0(data_io_data_MPORT_data_0[4]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[4]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[4]),
        .O(\elts_1_data[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[21]_i_8 
       (.I0(data_io_data_MPORT_data_0[5]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[5]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[5]),
        .O(\elts_1_data[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[22]_i_8 
       (.I0(data_io_data_MPORT_data_0[6]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[6]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[6]),
        .O(\elts_1_data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[23]_i_8 
       (.I0(data_io_data_MPORT_data_0[7]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[7]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[7]),
        .O(\elts_1_data[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[24]_i_8 
       (.I0(data_io_data_MPORT_data_0[8]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[8]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[8]),
        .O(\elts_1_data[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[25]_i_8 
       (.I0(data_io_data_MPORT_data_0[9]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[9]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[9]),
        .O(\elts_1_data[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[26]_i_8 
       (.I0(data_io_data_MPORT_data_0[10]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[10]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[10]),
        .O(\elts_1_data[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[27]_i_8 
       (.I0(data_io_data_MPORT_data_0[11]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[11]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[11]),
        .O(\elts_1_data[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[28]_i_8 
       (.I0(data_io_data_MPORT_data_0[12]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[12]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[12]),
        .O(\elts_1_data[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[29]_i_8 
       (.I0(data_io_data_MPORT_data_0[13]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[13]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[13]),
        .O(\elts_1_data[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[30]_i_8 
       (.I0(data_io_data_MPORT_data_0[14]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[14]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[14]),
        .O(\elts_1_data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[31]_i_10 
       (.I0(data_io_data_MPORT_data_0[15]),
        .I1(\elts_1_data[31]_i_17_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[15]),
        .I4(full_reg),
        .I5(cams_0_io_alloc_bits[15]),
        .O(\elts_1_data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \elts_1_data[31]_i_17 
       (.I0(\free_reg[7]_0 ),
        .I1(full_reg_0),
        .I2(\state_reg[0] ),
        .I3(a_first),
        .I4(\r_4_reg[2]_0 ),
        .I5(\elts_1_data[31]_i_25_n_0 ),
        .O(\elts_1_data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    \elts_1_data[31]_i_25 
       (.I0(cams_1_io_key[0]),
        .I1(sinkD_io_a_tlSource_bits[0]),
        .I2(sinkD_io_a_tlSource_bits[1]),
        .I3(\elts_1_data[31]_i_33_n_0 ),
        .I4(sinkD_io_a_tlSource_bits[2]),
        .I5(cams_1_io_key[2]),
        .O(\elts_1_data[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0F3F0F3F0F0F0F1)) 
    \elts_1_data[31]_i_33 
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(data_reg_0_7_0_5_i_8__0_n_0),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_7__0_n_0),
        .O(\elts_1_data[31]_i_33_n_0 ));
  MUXF7 \elts_1_data_reg[16]_i_5 
       (.I0(\elts_1_data[16]_i_8_n_0 ),
        .I1(\ram_source_reg[3] ),
        .O(\elts_1_data_reg[16] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[17]_i_5 
       (.I0(\elts_1_data[17]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_0 ),
        .O(\elts_1_data_reg[17] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[18]_i_5 
       (.I0(\elts_1_data[18]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_1 ),
        .O(\elts_1_data_reg[18] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[19]_i_5 
       (.I0(\elts_1_data[19]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_2 ),
        .O(\elts_1_data_reg[19] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[20]_i_5 
       (.I0(\elts_1_data[20]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_3 ),
        .O(\elts_1_data_reg[20] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[21]_i_5 
       (.I0(\elts_1_data[21]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_4 ),
        .O(\elts_1_data_reg[21] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[22]_i_5 
       (.I0(\elts_1_data[22]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_5 ),
        .O(\elts_1_data_reg[22] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[23]_i_5 
       (.I0(\elts_1_data[23]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_6 ),
        .O(\elts_1_data_reg[23] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[24]_i_5 
       (.I0(\elts_1_data[24]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_7 ),
        .O(\elts_1_data_reg[24] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[25]_i_5 
       (.I0(\elts_1_data[25]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_8 ),
        .O(\elts_1_data_reg[25] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[26]_i_5 
       (.I0(\elts_1_data[26]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_9 ),
        .O(\elts_1_data_reg[26] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[27]_i_5 
       (.I0(\elts_1_data[27]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_10 ),
        .O(\elts_1_data_reg[27] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[28]_i_5 
       (.I0(\elts_1_data[28]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_11 ),
        .O(\elts_1_data_reg[28] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[29]_i_5 
       (.I0(\elts_1_data[29]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_12 ),
        .O(\elts_1_data_reg[29] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[30]_i_5 
       (.I0(\elts_1_data[30]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_13 ),
        .O(\elts_1_data_reg[30] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[31]_i_6 
       (.I0(\elts_1_data[31]_i_10_n_0 ),
        .I1(\ram_source_reg[3]_14 ),
        .O(\elts_1_data_reg[31] ),
        .S(sinkD_io_a_tlSource_bits[4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[1]_i_1__2 
       (.I0(Q),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[1] ),
        .I3(\state_reg[1] ),
        .I4(\ram_source_reg[2]_0 ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \free[2]_i_1__2 
       (.I0(\free_reg_n_0_[1] ),
        .I1(Q),
        .I2(a_first_reg),
        .I3(\free_reg_n_0_[2] ),
        .I4(\state_reg[1] ),
        .I5(\ram_source_reg[2]_1 ),
        .O(_free_T_2[2]));
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[3]_i_1__2 
       (.I0(\free[3]_i_2__2_n_0 ),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[3] ),
        .I3(\state_reg[1] ),
        .I4(\ram_source_reg[2]_2 ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[3]_i_2__2 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(Q),
        .O(\free[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \free[4]_i_1__0 
       (.I0(\r_4_reg[2] ),
        .I1(cams_1_io_key[2]),
        .I2(\free_reg_n_0_[4] ),
        .I3(\state_reg[1] ),
        .I4(\ram_source_reg[2] ),
        .O(_free_T_2[4]));
  LUT6 #(
    .INIT(64'hCC8CFFFFCC8CCC8C)) 
    \free[5]_i_1__2 
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(data_reg_0_7_0_5_i_5__1_n_0),
        .I3(a_first_reg),
        .I4(\state_reg[1] ),
        .I5(\ram_source_reg[2]_3 ),
        .O(_free_T_2[5]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1__2 
       (.I0(\free[6]_i_2__0_n_0 ),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[6] ),
        .I3(\state_reg[1] ),
        .I4(\ram_source_reg[2]_4 ),
        .O(_free_T_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \free[6]_i_2__0 
       (.I0(data_reg_0_7_0_5_i_5__1_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[5] ),
        .O(\free[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[7]_i_1__2 
       (.I0(\free[7]_i_2__0_n_0 ),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[7] ),
        .I3(\state_reg[1] ),
        .I4(\ram_source_reg[2]_5 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \free[7]_i_2__0 
       (.I0(data_reg_0_7_0_5_i_5__1_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \free[7]_i_6__0 
       (.I0(\free_reg[4]_0 ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_5__1_n_0),
        .O(\free_reg[7]_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[0]_0 ),
        .Q(Q),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \q_last_count[4]_i_14 
       (.I0(data_reg_0_7_0_5_i_5__1_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_1_io_alloc_ready));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_51
   (\free_reg[1]_0 ,
    \free_reg[1]_1 ,
    \free_reg[3]_0 ,
    repeat_sel_sel_sources_25_reg,
    \cam_a_0_bits_source_reg[2] ,
    repeat_sel_sel_sources_33_reg,
    repeat_sel_sel_sources_13_reg,
    repeat_sel_sel_sources_10_reg,
    repeat_sel_sel_sources_5_reg,
    repeat_sel_sel_sources_41_reg,
    repeat_sel_sel_sources_3_reg,
    repeat_sel_sel_sources_60_reg,
    repeat_sel_sel_sources_17_reg,
    repeat_sel_sel_sources_14__0,
    repeat_sel_sel_sources_4__0,
    repeat_sel_sel_sources_1__0,
    repeat_sel_sel_sources_46_reg,
    repeat_sel_sel_sources_59_reg,
    repeat_sel_sel_sources_38_reg,
    repeat_sel_sel_sources_62_reg,
    \free_reg[3]_1 ,
    \free_reg[5]_0 ,
    \elts_1_data_reg[16] ,
    \free_reg[4]_0 ,
    mbypass_auto_in_1_a_bits_source,
    data_io_data_MPORT_data,
    \r_4_reg[2] ,
    a_first,
    \state_reg[0] ,
    full_reg,
    bypass_reg_rep,
    Q,
    \state_reg[0]_0 ,
    \state_reg[1] ,
    \cdc_reg_reg[15] ,
    chiplink_auto_mbypass_out_a_bits_source,
    \free_reg[2]_0 ,
    ADDRD,
    \r_4_reg[1] ,
    cams_1_io_key,
    \cdc_reg_reg[13] ,
    \free_reg[3]_2 ,
    source_r,
    \r_4_reg[1]_0 ,
    a_first_reg,
    \r_4_reg[0] ,
    bypass_reg_rep_0,
    bypass_reg_rep_1,
    \state_reg[0]_1 ,
    full_reg_0,
    \state_reg[1]_0 ,
    \ram_source_reg[2] ,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    sync_0_reg,
    sinkD_io_a_tlSource_bits,
    clk,
    cams_0_io_alloc_bits,
    SR,
    \free_reg[4]_1 );
  output \free_reg[1]_0 ;
  output \free_reg[1]_1 ;
  output \free_reg[3]_0 ;
  output repeat_sel_sel_sources_25_reg;
  output \cam_a_0_bits_source_reg[2] ;
  output repeat_sel_sel_sources_33_reg;
  output repeat_sel_sel_sources_13_reg;
  output repeat_sel_sel_sources_10_reg;
  output repeat_sel_sel_sources_5_reg;
  output repeat_sel_sel_sources_41_reg;
  output repeat_sel_sel_sources_3_reg;
  output repeat_sel_sel_sources_60_reg;
  output repeat_sel_sel_sources_17_reg;
  output repeat_sel_sel_sources_14__0;
  output repeat_sel_sel_sources_4__0;
  output repeat_sel_sel_sources_1__0;
  output repeat_sel_sel_sources_46_reg;
  output repeat_sel_sel_sources_59_reg;
  output repeat_sel_sel_sources_38_reg;
  output repeat_sel_sel_sources_62_reg;
  output \free_reg[3]_1 ;
  output [2:0]\free_reg[5]_0 ;
  output \elts_1_data_reg[16] ;
  output [1:0]\free_reg[4]_0 ;
  output [0:0]mbypass_auto_in_1_a_bits_source;
  output [15:0]data_io_data_MPORT_data;
  input \r_4_reg[2] ;
  input a_first;
  input \state_reg[0] ;
  input full_reg;
  input bypass_reg_rep;
  input [2:0]Q;
  input \state_reg[0]_0 ;
  input \state_reg[1] ;
  input [2:0]\cdc_reg_reg[15] ;
  input [0:0]chiplink_auto_mbypass_out_a_bits_source;
  input \free_reg[2]_0 ;
  input [0:0]ADDRD;
  input \r_4_reg[1] ;
  input [0:0]cams_1_io_key;
  input \cdc_reg_reg[13] ;
  input \free_reg[3]_2 ;
  input [0:0]source_r;
  input \r_4_reg[1]_0 ;
  input a_first_reg;
  input \r_4_reg[0] ;
  input bypass_reg_rep_0;
  input bypass_reg_rep_1;
  input \state_reg[0]_1 ;
  input full_reg_0;
  input \state_reg[1]_0 ;
  input \ram_source_reg[2] ;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input sync_0_reg;
  input [2:0]sinkD_io_a_tlSource_bits;
  input clk;
  input [15:0]cams_0_io_alloc_bits;
  input [0:0]SR;
  input [2:0]\free_reg[4]_1 ;

  wire [0:0]ADDRD;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first;
  wire a_first_reg;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire bypass_reg_rep_1;
  wire \cam_a_0_bits_source_reg[2] ;
  wire [15:0]cams_0_io_alloc_bits;
  wire [0:0]cams_1_io_key;
  wire [1:1]cams_2_io_key;
  wire \cdc_reg_reg[13] ;
  wire [2:0]\cdc_reg_reg[15] ;
  wire [0:0]chiplink_auto_mbypass_out_a_bits_source;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire data_reg_0_7_0_5_i_11__0_n_0;
  wire data_reg_0_7_0_5_i_1__0_n_0;
  wire data_reg_0_7_0_5_i_6__1_n_0;
  wire data_reg_0_7_0_5_i_7__1_n_0;
  wire data_reg_0_7_0_5_i_8__1_n_0;
  wire \elts_1_data[31]_i_28_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire \free[6]_i_2__1_n_0 ;
  wire \free[7]_i_2__1_n_0 ;
  wire \free_reg[1]_0 ;
  wire \free_reg[1]_1 ;
  wire \free_reg[2]_0 ;
  wire \free_reg[3]_0 ;
  wire \free_reg[3]_1 ;
  wire \free_reg[3]_2 ;
  wire [1:0]\free_reg[4]_0 ;
  wire [2:0]\free_reg[4]_1 ;
  wire [2:0]\free_reg[5]_0 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire full_reg_0;
  wire [0:0]mbypass_auto_in_1_a_bits_source;
  wire \r_4_reg[0] ;
  wire \r_4_reg[1] ;
  wire \r_4_reg[1]_0 ;
  wire \r_4_reg[2] ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire repeat_sel_sel_sources_10_reg;
  wire repeat_sel_sel_sources_13_reg;
  wire repeat_sel_sel_sources_14__0;
  wire repeat_sel_sel_sources_17_reg;
  wire repeat_sel_sel_sources_1__0;
  wire repeat_sel_sel_sources_25_reg;
  wire repeat_sel_sel_sources_33_reg;
  wire repeat_sel_sel_sources_38_reg;
  wire repeat_sel_sel_sources_3_reg;
  wire repeat_sel_sel_sources_41_reg;
  wire repeat_sel_sel_sources_46_reg;
  wire repeat_sel_sel_sources_4__0;
  wire repeat_sel_sel_sources_59_reg;
  wire repeat_sel_sel_sources_5_reg;
  wire repeat_sel_sel_sources_60_reg;
  wire repeat_sel_sel_sources_62_reg;
  wire [2:0]sinkD_io_a_tlSource_bits;
  wire [0:0]source_r;
  wire \source_r[1]_i_2_n_0 ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire sync_0_reg;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 [1],cams_2_io_key,\free_reg[4]_0 [0]}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[1:0]),
        .DOB(data_io_data_MPORT_data[3:2]),
        .DOC(data_io_data_MPORT_data[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAACFFFFFFFCF)) 
    data_reg_0_7_0_5_i_10__1
       (.I0(Q[0]),
        .I1(\cdc_reg_reg[15] [0]),
        .I2(\cdc_reg_reg[15] [1]),
        .I3(\state_reg[1] ),
        .I4(\state_reg[0]_0 ),
        .I5(Q[1]),
        .O(\free_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    data_reg_0_7_0_5_i_11__0
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[5]_0 [0]),
        .O(data_reg_0_7_0_5_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_1__0
       (.I0(\free_reg[1]_0 ),
        .O(data_reg_0_7_0_5_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h55555554)) 
    data_reg_0_7_0_5_i_2__1
       (.I0(data_reg_0_7_0_5_i_6__1_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg[5]_0 [2]),
        .I4(\free_reg_n_0_[7] ),
        .O(\free_reg[4]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_3__1
       (.I0(data_reg_0_7_0_5_i_7__1_n_0),
        .O(cams_2_io_key));
  LUT6 #(
    .INIT(64'h22222F22FFFFFFFF)) 
    data_reg_0_7_0_5_i_4__1
       (.I0(\free_reg_n_0_[1] ),
        .I1(\free_reg[5]_0 [0]),
        .I2(data_reg_0_7_0_5_i_6__1_n_0),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg[5]_0 [2]),
        .I5(data_reg_0_7_0_5_i_8__1_n_0),
        .O(\free_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    data_reg_0_7_0_5_i_5__7
       (.I0(\free_reg[1]_1 ),
        .I1(\free_reg[3]_0 ),
        .I2(\r_4_reg[2] ),
        .I3(a_first),
        .I4(\state_reg[0] ),
        .I5(full_reg),
        .O(\free_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_reg_0_7_0_5_i_6__1
       (.I0(\free_reg[5]_0 [1]),
        .I1(\free_reg[5]_0 [0]),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[2] ),
        .O(data_reg_0_7_0_5_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    data_reg_0_7_0_5_i_7__1
       (.I0(data_reg_0_7_0_5_i_8__1_n_0),
        .I1(\free_reg_n_0_[2] ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg[5]_0 [0]),
        .I4(\free[6]_i_2__1_n_0 ),
        .O(data_reg_0_7_0_5_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFEFF)) 
    data_reg_0_7_0_5_i_8__1
       (.I0(\free_reg[5]_0 [2]),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(data_reg_0_7_0_5_i_11__0_n_0),
        .I5(\free_reg[5]_0 [1]),
        .O(data_reg_0_7_0_5_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    data_reg_0_7_0_5_i_9__1
       (.I0(\free_reg_n_0_[6] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg[5]_0 [2]),
        .I3(\free_reg_n_0_[7] ),
        .I4(data_reg_0_7_0_5_i_6__1_n_0),
        .O(\free_reg[1]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 [1],cams_2_io_key,\free_reg[4]_0 [0]}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[13:12]),
        .DOB(data_io_data_MPORT_data[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 [1],cams_2_io_key,\free_reg[4]_0 [0]}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[7:6]),
        .DOB(data_io_data_MPORT_data[9:8]),
        .DOC(data_io_data_MPORT_data[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \elts_1_data[31]_i_20 
       (.I0(full_reg),
        .I1(sync_0_reg),
        .I2(\r_4_reg[2] ),
        .I3(\free_reg[3]_0 ),
        .I4(\free_reg[1]_1 ),
        .I5(\elts_1_data[31]_i_28_n_0 ),
        .O(\elts_1_data_reg[16] ));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    \elts_1_data[31]_i_28 
       (.I0(\free_reg[4]_0 [0]),
        .I1(sinkD_io_a_tlSource_bits[0]),
        .I2(sinkD_io_a_tlSource_bits[1]),
        .I3(data_reg_0_7_0_5_i_7__1_n_0),
        .I4(sinkD_io_a_tlSource_bits[2]),
        .I5(\free_reg[4]_0 [1]),
        .O(\elts_1_data[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[1]_i_1__0 
       (.I0(\free_reg[5]_0 [0]),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2]_3 ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \free[2]_i_1__0 
       (.I0(\free_reg_n_0_[1] ),
        .I1(\free_reg[5]_0 [0]),
        .I2(\free_reg[1]_0 ),
        .I3(\free_reg_n_0_[2] ),
        .I4(\state_reg[1]_0 ),
        .I5(\ram_source_reg[2]_2 ),
        .O(_free_T_2[2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \free[3]_i_2__0 
       (.I0(\free_reg[3]_0 ),
        .I1(\r_4_reg[2] ),
        .I2(full_reg_0),
        .I3(\free_reg[5]_0 [0]),
        .I4(\free_reg_n_0_[1] ),
        .I5(\free_reg_n_0_[2] ),
        .O(\free_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hCCC8FFFFCCC8CCC8)) 
    \free[5]_i_1__0 
       (.I0(\free_reg[5]_0 [2]),
        .I1(\free_reg_n_0_[5] ),
        .I2(data_reg_0_7_0_5_i_6__1_n_0),
        .I3(\free_reg[1]_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(\ram_source_reg[2]_1 ),
        .O(_free_T_2[5]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1__0 
       (.I0(\free[6]_i_2__1_n_0 ),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2]_0 ),
        .O(_free_T_2[6]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \free[6]_i_2__1 
       (.I0(\free_reg_n_0_[5] ),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg[5]_0 [1]),
        .I3(\free_reg[5]_0 [2]),
        .I4(data_reg_0_7_0_5_i_11__0_n_0),
        .O(\free[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[7]_i_1__0 
       (.I0(\free[7]_i_2__1_n_0 ),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2] ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \free[7]_i_2__1 
       (.I0(data_reg_0_7_0_5_i_6__1_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg[5]_0 [2]),
        .O(\free[7]_i_2__1_n_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[4]_1 [0]),
        .Q(\free_reg[5]_0 [0]),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[4]_1 [1]),
        .Q(\free_reg[5]_0 [1]),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[4]_1 [2]),
        .Q(\free_reg[5]_0 [2]),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \ram_echo_tl_state_source[2]_i_2 
       (.I0(\source_r[1]_i_2_n_0 ),
        .I1(\r_4_reg[2] ),
        .I2(\free_reg[3]_2 ),
        .I3(a_first),
        .I4(source_r),
        .I5(bypass_reg_rep),
        .O(\cam_a_0_bits_source_reg[2] ));
  LUT6 #(
    .INIT(64'hAAABFFFBFFFFFFFF)) 
    repeat_sel_sel_sources_10_i_2
       (.I0(bypass_reg_rep),
        .I1(\cdc_reg_reg[15] [0]),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1] ),
        .I4(Q[0]),
        .I5(\cam_a_0_bits_source_reg[2] ),
        .O(repeat_sel_sel_sources_10_reg));
  LUT6 #(
    .INIT(64'hEEEEEEEFFFFFFFEF)) 
    repeat_sel_sel_sources_13_i_2
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(bypass_reg_rep),
        .I2(\cdc_reg_reg[15] [0]),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1] ),
        .I5(Q[0]),
        .O(repeat_sel_sel_sources_13_reg));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    repeat_sel_sel_sources_14_i_2
       (.I0(\r_4_reg[1]_0 ),
        .I1(\cam_a_0_bits_source_reg[2] ),
        .I2(a_first_reg),
        .I3(chiplink_auto_mbypass_out_a_bits_source),
        .I4(\r_4_reg[0] ),
        .O(repeat_sel_sel_sources_14__0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    repeat_sel_sel_sources_1_i_2
       (.I0(\r_4_reg[1]_0 ),
        .I1(\cam_a_0_bits_source_reg[2] ),
        .I2(chiplink_auto_mbypass_out_a_bits_source),
        .I3(bypass_reg_rep_1),
        .O(repeat_sel_sel_sources_1__0));
  LUT6 #(
    .INIT(64'hBABABABBBABABAAA)) 
    repeat_sel_sel_sources_29_i_2
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(bypass_reg_rep),
        .I2(Q[2]),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [2]),
        .O(repeat_sel_sel_sources_17_reg));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h7)) 
    repeat_sel_sel_sources_38_i_3
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(a_first_reg),
        .O(repeat_sel_sel_sources_38_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEFEFFF)) 
    repeat_sel_sel_sources_41_i_2
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(bypass_reg_rep),
        .I2(Q[2]),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [2]),
        .O(repeat_sel_sel_sources_41_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF44454440)) 
    repeat_sel_sel_sources_45_i_3
       (.I0(bypass_reg_rep),
        .I1(Q[1]),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1] ),
        .I4(\cdc_reg_reg[15] [1]),
        .I5(\cam_a_0_bits_source_reg[2] ),
        .O(repeat_sel_sel_sources_33_reg));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFFFFFDF)) 
    repeat_sel_sel_sources_46_i_2
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(bypass_reg_rep),
        .I2(\cdc_reg_reg[15] [0]),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1] ),
        .I5(Q[0]),
        .O(repeat_sel_sel_sources_46_reg));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    repeat_sel_sel_sources_4_i_2
       (.I0(\r_4_reg[1]_0 ),
        .I1(\cam_a_0_bits_source_reg[2] ),
        .I2(a_first_reg),
        .I3(bypass_reg_rep_0),
        .O(repeat_sel_sel_sources_4__0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540004)) 
    repeat_sel_sel_sources_53_i_2
       (.I0(bypass_reg_rep),
        .I1(\cdc_reg_reg[15] [0]),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1] ),
        .I4(Q[0]),
        .I5(\cam_a_0_bits_source_reg[2] ),
        .O(repeat_sel_sel_sources_5_reg));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h7)) 
    repeat_sel_sel_sources_55_i_3
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_3_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1DFFFF)) 
    repeat_sel_sel_sources_59_i_2
       (.I0(\cdc_reg_reg[15] [2]),
        .I1(\state_reg[0]_1 ),
        .I2(Q[2]),
        .I3(bypass_reg_rep),
        .I4(\r_4_reg[0] ),
        .I5(repeat_sel_sel_sources_3_reg),
        .O(repeat_sel_sel_sources_59_reg));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    repeat_sel_sel_sources_60_i_4
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_60_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEFEFFF)) 
    repeat_sel_sel_sources_61_i_3
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(bypass_reg_rep),
        .I2(Q[1]),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [1]),
        .O(repeat_sel_sel_sources_25_reg));
  LUT6 #(
    .INIT(64'hDFDFDFDDDFDFDFFF)) 
    repeat_sel_sel_sources_62_i_3
       (.I0(\cam_a_0_bits_source_reg[2] ),
        .I1(bypass_reg_rep),
        .I2(Q[2]),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [2]),
        .O(repeat_sel_sel_sources_62_reg));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \source_r[1]_i_1 
       (.I0(\source_r[1]_i_2_n_0 ),
        .I1(\r_4_reg[2] ),
        .I2(\free_reg[3]_2 ),
        .I3(a_first),
        .I4(source_r),
        .O(mbypass_auto_in_1_a_bits_source));
  LUT6 #(
    .INIT(64'hF0FFF00055335533)) 
    \source_r[1]_i_2 
       (.I0(data_reg_0_7_0_5_i_7__1_n_0),
        .I1(\free_reg[2]_0 ),
        .I2(ADDRD),
        .I3(\r_4_reg[1] ),
        .I4(cams_1_io_key),
        .I5(\cdc_reg_reg[13] ),
        .O(\source_r[1]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_52
   (repeat_sel_sel_sources_17_reg,
    chiplink_auto_mbypass_out_a_bits_source,
    repeat_sel_sel_sources_62_reg,
    repeat_sel_sel_sources_46_reg,
    repeat_sel_sel_sources_25_reg,
    repeat_sel_sel_sources_54_reg,
    repeat_sel_sel_sources_33_reg,
    repeat_sel_sel_sources_44_reg,
    repeat_sel_sel_sources_30_reg,
    repeat_sel_sel_sources_2__0,
    repeat_sel_sel_sources_9__0,
    repeat_sel_sel_sources_40_reg,
    mbypass_auto_in_1_a_bits_source,
    flight_97_reg,
    flight_98_reg,
    flight_99_reg,
    flight_100_reg,
    \free_reg[3]_0 ,
    \free_reg[4]_0 ,
    \free_reg[3]_1 ,
    \elts_1_data_reg[16] ,
    \elts_1_data_reg[17] ,
    \elts_1_data_reg[18] ,
    \elts_1_data_reg[19] ,
    \elts_1_data_reg[20] ,
    \elts_1_data_reg[21] ,
    \elts_1_data_reg[22] ,
    \elts_1_data_reg[23] ,
    \elts_1_data_reg[24] ,
    \elts_1_data_reg[25] ,
    \elts_1_data_reg[26] ,
    \elts_1_data_reg[27] ,
    \elts_1_data_reg[28] ,
    \elts_1_data_reg[29] ,
    \elts_1_data_reg[30] ,
    \elts_1_data_reg[31] ,
    cams_3_io_alloc_ready,
    \free_reg[4]_1 ,
    bypass_reg_rep,
    Q,
    \state_reg[0] ,
    \state_reg[1] ,
    \cdc_reg_reg[15] ,
    \free_reg[1]_0 ,
    \r_4_reg[1] ,
    cams_1_io_key,
    \cdc_reg_reg[13] ,
    ADDRD,
    \r_4_reg[1]_0 ,
    a_first_reg,
    bypass_reg_rep_0,
    a_first_reg_0,
    full_reg,
    full_reg_0,
    saved_source,
    \r_4_reg[0] ,
    full_reg_1,
    sinkD_io_a_tlSource_bits,
    data_io_data_MPORT_data,
    full_reg_2,
    cams_0_io_alloc_bits,
    full_reg_3,
    sync_0_reg,
    a_first_reg_1,
    \state_reg[1]_0 ,
    \ram_source_reg[2] ,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \state_reg[0]_0 ,
    \free_reg[1]_1 ,
    a_first,
    source_r,
    clk,
    p_0_in,
    SR,
    \free_reg[3]_2 );
  output repeat_sel_sel_sources_17_reg;
  output [0:0]chiplink_auto_mbypass_out_a_bits_source;
  output repeat_sel_sel_sources_62_reg;
  output repeat_sel_sel_sources_46_reg;
  output repeat_sel_sel_sources_25_reg;
  output repeat_sel_sel_sources_54_reg;
  output repeat_sel_sel_sources_33_reg;
  output repeat_sel_sel_sources_44_reg;
  output repeat_sel_sel_sources_30_reg;
  output repeat_sel_sel_sources_2__0;
  output repeat_sel_sel_sources_9__0;
  output repeat_sel_sel_sources_40_reg;
  output [0:0]mbypass_auto_in_1_a_bits_source;
  output flight_97_reg;
  output flight_98_reg;
  output flight_99_reg;
  output flight_100_reg;
  output \free_reg[3]_0 ;
  output \free_reg[4]_0 ;
  output [1:0]\free_reg[3]_1 ;
  output \elts_1_data_reg[16] ;
  output \elts_1_data_reg[17] ;
  output \elts_1_data_reg[18] ;
  output \elts_1_data_reg[19] ;
  output \elts_1_data_reg[20] ;
  output \elts_1_data_reg[21] ;
  output \elts_1_data_reg[22] ;
  output \elts_1_data_reg[23] ;
  output \elts_1_data_reg[24] ;
  output \elts_1_data_reg[25] ;
  output \elts_1_data_reg[26] ;
  output \elts_1_data_reg[27] ;
  output \elts_1_data_reg[28] ;
  output \elts_1_data_reg[29] ;
  output \elts_1_data_reg[30] ;
  output \elts_1_data_reg[31] ;
  output cams_3_io_alloc_ready;
  output [1:0]\free_reg[4]_1 ;
  input bypass_reg_rep;
  input [2:0]Q;
  input \state_reg[0] ;
  input \state_reg[1] ;
  input [2:0]\cdc_reg_reg[15] ;
  input [0:0]\free_reg[1]_0 ;
  input \r_4_reg[1] ;
  input [0:0]cams_1_io_key;
  input \cdc_reg_reg[13] ;
  input [0:0]ADDRD;
  input \r_4_reg[1]_0 ;
  input a_first_reg;
  input bypass_reg_rep_0;
  input a_first_reg_0;
  input full_reg;
  input full_reg_0;
  input [0:0]saved_source;
  input \r_4_reg[0] ;
  input full_reg_1;
  input [3:0]sinkD_io_a_tlSource_bits;
  input [15:0]data_io_data_MPORT_data;
  input full_reg_2;
  input [15:0]cams_0_io_alloc_bits;
  input full_reg_3;
  input sync_0_reg;
  input a_first_reg_1;
  input \state_reg[1]_0 ;
  input \ram_source_reg[2] ;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \state_reg[0]_0 ;
  input \free_reg[1]_1 ;
  input a_first;
  input [0:0]source_r;
  input clk;
  input p_0_in;
  input [0:0]SR;
  input [1:0]\free_reg[3]_2 ;

  wire [0:0]ADDRD;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first;
  wire a_first_reg;
  wire a_first_reg_0;
  wire a_first_reg_1;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire [15:0]cams_0_io_alloc_bits;
  wire [0:0]cams_1_io_key;
  wire cams_3_io_alloc_ready;
  wire [0:0]cams_3_io_key;
  wire \cdc_reg_reg[13] ;
  wire [2:0]\cdc_reg_reg[15] ;
  wire [0:0]chiplink_auto_mbypass_out_a_bits_source;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire [15:0]data_io_data_MPORT_data_0;
  wire data_reg_0_7_0_5_i_11__1_n_0;
  wire data_reg_0_7_0_5_i_12__0_n_0;
  wire data_reg_0_7_0_5_i_6__2_n_0;
  wire data_reg_0_7_0_5_i_7__2_n_0;
  wire data_reg_0_7_0_5_i_8__2_n_0;
  wire data_reg_0_7_0_5_i_9__2_n_0;
  wire \elts_1_data[31]_i_19_n_0 ;
  wire \elts_1_data[31]_i_27_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire \elts_1_data_reg[17] ;
  wire \elts_1_data_reg[18] ;
  wire \elts_1_data_reg[19] ;
  wire \elts_1_data_reg[20] ;
  wire \elts_1_data_reg[21] ;
  wire \elts_1_data_reg[22] ;
  wire \elts_1_data_reg[23] ;
  wire \elts_1_data_reg[24] ;
  wire \elts_1_data_reg[25] ;
  wire \elts_1_data_reg[26] ;
  wire \elts_1_data_reg[27] ;
  wire \elts_1_data_reg[28] ;
  wire \elts_1_data_reg[29] ;
  wire \elts_1_data_reg[30] ;
  wire \elts_1_data_reg[31] ;
  wire flight_100_reg;
  wire flight_97_reg;
  wire flight_98_reg;
  wire flight_99_reg;
  wire \free[4]_i_2__1_n_0 ;
  wire \free[5]_i_2__0_n_0 ;
  wire \free[6]_i_2__2_n_0 ;
  wire \free[7]_i_2__2_n_0 ;
  wire [0:0]\free_reg[1]_0 ;
  wire \free_reg[1]_1 ;
  wire \free_reg[3]_0 ;
  wire [1:0]\free_reg[3]_1 ;
  wire [1:0]\free_reg[3]_2 ;
  wire \free_reg[4]_0 ;
  wire [1:0]\free_reg[4]_1 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire [0:0]mbypass_auto_in_1_a_bits_source;
  wire p_0_in;
  wire \r_4_reg[0] ;
  wire \r_4_reg[1] ;
  wire \r_4_reg[1]_0 ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire repeat_sel_sel_sources_17_reg;
  wire repeat_sel_sel_sources_25_reg;
  wire repeat_sel_sel_sources_2__0;
  wire repeat_sel_sel_sources_30_reg;
  wire repeat_sel_sel_sources_33_reg;
  wire repeat_sel_sel_sources_40_reg;
  wire repeat_sel_sel_sources_44_reg;
  wire repeat_sel_sel_sources_46_reg;
  wire repeat_sel_sel_sources_54_reg;
  wire repeat_sel_sel_sources_62_reg;
  wire repeat_sel_sel_sources_9__0;
  wire [0:0]saved_source;
  wire [3:0]sinkD_io_a_tlSource_bits;
  wire [0:0]source_r;
  wire \source_r[0]_i_2_n_0 ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire sync_0_reg;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_1 ,cams_3_io_key}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[1:0]),
        .DOB(data_io_data_MPORT_data_0[3:2]),
        .DOC(data_io_data_MPORT_data_0[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    data_reg_0_7_0_5_i_10__2
       (.I0(data_reg_0_7_0_5_i_6__2_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_3_io_alloc_ready));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFEFF)) 
    data_reg_0_7_0_5_i_11__1
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(data_reg_0_7_0_5_i_12__0_n_0),
        .I5(\free_reg[3]_1 [1]),
        .O(data_reg_0_7_0_5_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    data_reg_0_7_0_5_i_12__0
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[3]_1 [0]),
        .O(data_reg_0_7_0_5_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    data_reg_0_7_0_5_i_2__2
       (.I0(\free_reg_n_0_[6] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(data_reg_0_7_0_5_i_6__2_n_0),
        .O(\free_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'h0F0C0F0C0F0F0F0E)) 
    data_reg_0_7_0_5_i_3__2
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(data_reg_0_7_0_5_i_7__2_n_0),
        .I3(\free_reg[3]_1 [1]),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_8__2_n_0),
        .O(\free_reg[4]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_4__2
       (.I0(data_reg_0_7_0_5_i_9__2_n_0),
        .O(cams_3_io_key));
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_reg_0_7_0_5_i_6__2
       (.I0(\free_reg[3]_1 [1]),
        .I1(\free_reg[3]_1 [0]),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[2] ),
        .O(data_reg_0_7_0_5_i_6__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_7__2
       (.I0(\free_reg[3]_1 [0]),
        .I1(\free_reg_n_0_[1] ),
        .O(data_reg_0_7_0_5_i_7__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_8__2
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .O(data_reg_0_7_0_5_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    data_reg_0_7_0_5_i_9__2
       (.I0(data_reg_0_7_0_5_i_11__1_n_0),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[3]_1 [0]),
        .I3(\free[5]_i_2__0_n_0 ),
        .O(data_reg_0_7_0_5_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_1 ,cams_3_io_key}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[13:12]),
        .DOB(data_io_data_MPORT_data_0[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_1 ,cams_3_io_key}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[7:6]),
        .DOB(data_io_data_MPORT_data_0[9:8]),
        .DOC(data_io_data_MPORT_data_0[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[16]_i_9 
       (.I0(data_io_data_MPORT_data_0[0]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[0]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[0]),
        .O(\elts_1_data_reg[16] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[17]_i_9 
       (.I0(data_io_data_MPORT_data_0[1]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[1]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[1]),
        .O(\elts_1_data_reg[17] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[18]_i_9 
       (.I0(data_io_data_MPORT_data_0[2]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[2]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[2]),
        .O(\elts_1_data_reg[18] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[19]_i_9 
       (.I0(data_io_data_MPORT_data_0[3]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[3]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[3]),
        .O(\elts_1_data_reg[19] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[20]_i_9 
       (.I0(data_io_data_MPORT_data_0[4]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[4]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[4]),
        .O(\elts_1_data_reg[20] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[21]_i_9 
       (.I0(data_io_data_MPORT_data_0[5]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[5]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[5]),
        .O(\elts_1_data_reg[21] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[22]_i_9 
       (.I0(data_io_data_MPORT_data_0[6]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[6]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[6]),
        .O(\elts_1_data_reg[22] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[23]_i_9 
       (.I0(data_io_data_MPORT_data_0[7]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[7]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[7]),
        .O(\elts_1_data_reg[23] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[24]_i_9 
       (.I0(data_io_data_MPORT_data_0[8]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[8]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[8]),
        .O(\elts_1_data_reg[24] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[25]_i_9 
       (.I0(data_io_data_MPORT_data_0[9]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[9]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[9]),
        .O(\elts_1_data_reg[25] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[26]_i_9 
       (.I0(data_io_data_MPORT_data_0[10]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[10]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[10]),
        .O(\elts_1_data_reg[26] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[27]_i_9 
       (.I0(data_io_data_MPORT_data_0[11]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[11]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[11]),
        .O(\elts_1_data_reg[27] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[28]_i_9 
       (.I0(data_io_data_MPORT_data_0[12]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[12]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[12]),
        .O(\elts_1_data_reg[28] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[29]_i_9 
       (.I0(data_io_data_MPORT_data_0[13]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[13]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[13]),
        .O(\elts_1_data_reg[29] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[30]_i_9 
       (.I0(data_io_data_MPORT_data_0[14]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[14]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[14]),
        .O(\elts_1_data_reg[30] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[31]_i_11 
       (.I0(data_io_data_MPORT_data_0[15]),
        .I1(\elts_1_data[31]_i_19_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[15]),
        .I4(full_reg_2),
        .I5(cams_0_io_alloc_bits[15]),
        .O(\elts_1_data_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \elts_1_data[31]_i_19 
       (.I0(cams_3_io_alloc_ready),
        .I1(full_reg_3),
        .I2(sync_0_reg),
        .I3(\free_reg[4]_0 ),
        .I4(\r_4_reg[0] ),
        .I5(\elts_1_data[31]_i_27_n_0 ),
        .O(\elts_1_data[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    \elts_1_data[31]_i_27 
       (.I0(\free_reg[4]_1 [0]),
        .I1(sinkD_io_a_tlSource_bits[1]),
        .I2(sinkD_io_a_tlSource_bits[0]),
        .I3(data_reg_0_7_0_5_i_9__2_n_0),
        .I4(sinkD_io_a_tlSource_bits[2]),
        .I5(\free_reg[4]_1 [1]),
        .O(\elts_1_data[31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    flight_113_i_9
       (.I0(full_reg),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .I2(full_reg_0),
        .I3(saved_source),
        .O(flight_97_reg));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    flight_114_i_6
       (.I0(chiplink_auto_mbypass_out_a_bits_source),
        .I1(full_reg_0),
        .I2(saved_source),
        .I3(full_reg),
        .O(flight_98_reg));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    flight_115_i_4
       (.I0(full_reg),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .I2(full_reg_0),
        .I3(saved_source),
        .O(flight_99_reg));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    flight_116_i_4
       (.I0(full_reg),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .I2(full_reg_0),
        .I3(saved_source),
        .O(flight_100_reg));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[1]_i_1 
       (.I0(\free_reg[3]_1 [0]),
        .I1(a_first_reg_1),
        .I2(\free_reg_n_0_[1] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2] ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \free[2]_i_1 
       (.I0(\free_reg_n_0_[1] ),
        .I1(\free_reg[3]_1 [0]),
        .I2(a_first_reg_1),
        .I3(\free_reg_n_0_[2] ),
        .I4(\state_reg[1]_0 ),
        .I5(\ram_source_reg[2]_0 ),
        .O(_free_T_2[2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \free[3]_i_2 
       (.I0(\r_4_reg[0] ),
        .I1(\free_reg[4]_0 ),
        .I2(full_reg_1),
        .I3(\free_reg[3]_1 [0]),
        .I4(\free_reg_n_0_[1] ),
        .I5(\free_reg_n_0_[2] ),
        .O(\free_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFF700F700)) 
    \free[4]_i_1__2 
       (.I0(\free[4]_i_2__1_n_0 ),
        .I1(\free_reg[4]_0 ),
        .I2(full_reg_1),
        .I3(\free_reg_n_0_[4] ),
        .I4(\state_reg[1]_0 ),
        .I5(\ram_source_reg[2]_4 ),
        .O(_free_T_2[4]));
  LUT6 #(
    .INIT(64'h8A8080800A000000)) 
    \free[4]_i_2__1 
       (.I0(\free_reg[4]_1 [1]),
        .I1(Q[1]),
        .I2(\state_reg[0]_0 ),
        .I3(\cdc_reg_reg[15] [1]),
        .I4(\cdc_reg_reg[15] [0]),
        .I5(Q[0]),
        .O(\free[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    \free[4]_i_3 
       (.I0(Q[2]),
        .I1(\state_reg[0] ),
        .I2(\state_reg[1] ),
        .I3(\cdc_reg_reg[15] [2]),
        .O(\free_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[5]_i_1 
       (.I0(\free[5]_i_2__0_n_0 ),
        .I1(a_first_reg_1),
        .I2(\free_reg_n_0_[5] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2]_1 ),
        .O(_free_T_2[5]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \free[5]_i_2__0 
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg[3]_1 [1]),
        .I3(\free_reg[3]_1 [0]),
        .I4(\free_reg_n_0_[1] ),
        .I5(\free_reg_n_0_[2] ),
        .O(\free[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1 
       (.I0(\free[6]_i_2__2_n_0 ),
        .I1(a_first_reg_1),
        .I2(\free_reg_n_0_[6] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2]_2 ),
        .O(_free_T_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \free[6]_i_2__2 
       (.I0(data_reg_0_7_0_5_i_6__2_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .O(\free[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[7]_i_1 
       (.I0(\free[7]_i_2__2_n_0 ),
        .I1(a_first_reg_1),
        .I2(\free_reg_n_0_[7] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ram_source_reg[2]_3 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \free[7]_i_2__2 
       (.I0(data_reg_0_7_0_5_i_6__2_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[7]_i_2__2_n_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[3]_2 [0]),
        .Q(\free_reg[3]_1 [0]),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[3]_2 [1]),
        .Q(\free_reg[3]_1 [1]),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT6 #(
    .INIT(64'hBBBABBBFFFFFFFFF)) 
    repeat_sel_sel_sources_17_i_2
       (.I0(bypass_reg_rep),
        .I1(Q[1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(\cdc_reg_reg[15] [1]),
        .I5(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_17_reg));
  LUT4 #(
    .INIT(16'h0010)) 
    repeat_sel_sel_sources_2_i_2
       (.I0(\r_4_reg[1]_0 ),
        .I1(chiplink_auto_mbypass_out_a_bits_source),
        .I2(a_first_reg),
        .I3(bypass_reg_rep_0),
        .O(repeat_sel_sel_sources_2__0));
  LUT6 #(
    .INIT(64'hBABABABBBABABAAA)) 
    repeat_sel_sel_sources_30_i_2
       (.I0(chiplink_auto_mbypass_out_a_bits_source),
        .I1(bypass_reg_rep),
        .I2(Q[2]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [2]),
        .O(repeat_sel_sel_sources_30_reg));
  LUT2 #(
    .INIT(4'h2)) 
    repeat_sel_sel_sources_34_i_3
       (.I0(mbypass_auto_in_1_a_bits_source),
        .I1(bypass_reg_rep),
        .O(chiplink_auto_mbypass_out_a_bits_source));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    repeat_sel_sel_sources_40_i_2
       (.I0(chiplink_auto_mbypass_out_a_bits_source),
        .I1(a_first_reg_0),
        .O(repeat_sel_sel_sources_40_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEFEFFF)) 
    repeat_sel_sel_sources_44_i_2
       (.I0(chiplink_auto_mbypass_out_a_bits_source),
        .I1(bypass_reg_rep),
        .I2(Q[2]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [2]),
        .O(repeat_sel_sel_sources_44_reg));
  LUT6 #(
    .INIT(64'hAAABFFFBFFFFFFFF)) 
    repeat_sel_sel_sources_45_i_2
       (.I0(bypass_reg_rep),
        .I1(\cdc_reg_reg[15] [0]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(Q[0]),
        .I5(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_25_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF44454440)) 
    repeat_sel_sel_sources_46_i_3
       (.I0(bypass_reg_rep),
        .I1(Q[1]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(\cdc_reg_reg[15] [1]),
        .I5(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_46_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540004)) 
    repeat_sel_sel_sources_54_i_2
       (.I0(bypass_reg_rep),
        .I1(\cdc_reg_reg[15] [0]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(Q[0]),
        .I5(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_54_reg));
  LUT6 #(
    .INIT(64'hBBBABBBFFFFFFFFF)) 
    repeat_sel_sel_sources_61_i_2
       (.I0(bypass_reg_rep),
        .I1(Q[2]),
        .I2(\state_reg[0] ),
        .I3(\state_reg[1] ),
        .I4(\cdc_reg_reg[15] [2]),
        .I5(chiplink_auto_mbypass_out_a_bits_source),
        .O(repeat_sel_sel_sources_33_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEFEFFF)) 
    repeat_sel_sel_sources_62_i_4
       (.I0(chiplink_auto_mbypass_out_a_bits_source),
        .I1(bypass_reg_rep),
        .I2(Q[1]),
        .I3(\state_reg[0] ),
        .I4(\state_reg[1] ),
        .I5(\cdc_reg_reg[15] [1]),
        .O(repeat_sel_sel_sources_62_reg));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    repeat_sel_sel_sources_9_i_2
       (.I0(\r_4_reg[1]_0 ),
        .I1(repeat_sel_sel_sources_25_reg),
        .I2(a_first_reg),
        .I3(a_first_reg_0),
        .O(repeat_sel_sel_sources_9__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \source_r[0]_i_1 
       (.I0(\source_r[0]_i_2_n_0 ),
        .I1(\free_reg[4]_0 ),
        .I2(\free_reg[1]_1 ),
        .I3(a_first),
        .I4(source_r),
        .O(mbypass_auto_in_1_a_bits_source));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \source_r[0]_i_2 
       (.I0(data_reg_0_7_0_5_i_9__2_n_0),
        .I1(\free_reg[1]_0 ),
        .I2(\r_4_reg[1] ),
        .I3(cams_1_io_key),
        .I4(\cdc_reg_reg[13] ),
        .I5(ADDRD),
        .O(\source_r[0]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_53
   (cams_4_io_alloc_ready,
    \free_reg[4]_0 ,
    ADDRD,
    \elts_1_data_reg[16] ,
    \free_reg[7]_0 ,
    \free_reg[2]_0 ,
    \source_r_reg[0] ,
    \source_r_reg[2] ,
    data_io_data_MPORT_data,
    a_first_reg,
    \cdc_reg_reg[13] ,
    Q,
    \state_reg[0] ,
    \r_4_reg[1] ,
    \ram_source_reg[5] ,
    \ram_source_reg[2] ,
    full_reg,
    \state_reg[0]_0 ,
    a_first,
    \r_4_reg[2] ,
    a_first_reg_0,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    sinkD_io_a_tlSource_bits,
    cams_5_io_key,
    \r_4_reg[1]_0 ,
    cams_6_io_key,
    cams_7_io_key,
    \state_reg[1] ,
    \state_reg[0]_1 ,
    clk,
    cams_0_io_alloc_bits,
    SR,
    \free_reg[0]_0 );
  output cams_4_io_alloc_ready;
  output \free_reg[4]_0 ;
  output [0:0]ADDRD;
  output \elts_1_data_reg[16] ;
  output \free_reg[7]_0 ;
  output [0:0]\free_reg[2]_0 ;
  output \source_r_reg[0] ;
  output \source_r_reg[2] ;
  output [15:0]data_io_data_MPORT_data;
  input a_first_reg;
  input \cdc_reg_reg[13] ;
  input [1:0]Q;
  input \state_reg[0] ;
  input [1:0]\r_4_reg[1] ;
  input \ram_source_reg[5] ;
  input \ram_source_reg[2] ;
  input full_reg;
  input \state_reg[0]_0 ;
  input a_first;
  input \r_4_reg[2] ;
  input a_first_reg_0;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input [2:0]sinkD_io_a_tlSource_bits;
  input [0:0]cams_5_io_key;
  input \r_4_reg[1]_0 ;
  input [0:0]cams_6_io_key;
  input [0:0]cams_7_io_key;
  input \state_reg[1] ;
  input \state_reg[0]_1 ;
  input clk;
  input [15:0]cams_0_io_alloc_bits;
  input [0:0]SR;
  input [0:0]\free_reg[0]_0 ;

  wire [0:0]ADDRD;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first;
  wire a_first_reg;
  wire a_first_reg_0;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_4_io_alloc_ready;
  wire [2:0]cams_4_io_key;
  wire [0:0]cams_5_io_key;
  wire [0:0]cams_6_io_key;
  wire [0:0]cams_7_io_key;
  wire \cdc_reg_reg[13] ;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire data_reg_0_7_0_5_i_1__5_n_0;
  wire data_reg_0_7_0_5_i_7__3_n_0;
  wire data_reg_0_7_0_5_i_8__3_n_0;
  wire data_reg_0_7_0_5_i_9__3_n_0;
  wire \elts_1_data[31]_i_22_n_0 ;
  wire \elts_1_data[31]_i_30_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire \free[3]_i_2__3_n_0 ;
  wire \free[5]_i_2__1_n_0 ;
  wire \free[6]_i_2__3_n_0 ;
  wire \free[7]_i_2__3_n_0 ;
  wire [0:0]\free_reg[0]_0 ;
  wire [0:0]\free_reg[2]_0 ;
  wire \free_reg[4]_0 ;
  wire \free_reg[7]_0 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire [1:0]\r_4_reg[1] ;
  wire \r_4_reg[1]_0 ;
  wire \r_4_reg[2] ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[5] ;
  wire [2:0]sinkD_io_a_tlSource_bits;
  wire \source_r_reg[0] ;
  wire \source_r_reg[2] ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1] ;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cams_4_io_key[2],ADDRD,cams_4_io_key[0]}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[1:0]),
        .DOB(data_io_data_MPORT_data[3:2]),
        .DOC(data_io_data_MPORT_data[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h000000000F0F000D)) 
    data_reg_0_7_0_5_i_10__3
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(\free[7]_i_2__3_n_0 ),
        .I3(\free_reg_n_0_[1] ),
        .I4(\free_reg[2]_0 ),
        .I5(\free[5]_i_2__1_n_0 ),
        .O(\source_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAFC)) 
    data_reg_0_7_0_5_i_16
       (.I0(\r_4_reg[1] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\state_reg[1] ),
        .I4(\state_reg[0]_1 ),
        .I5(\r_4_reg[1] [1]),
        .O(\free_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    data_reg_0_7_0_5_i_1__5
       (.I0(cams_4_io_alloc_ready),
        .I1(a_first_reg),
        .I2(\cdc_reg_reg[13] ),
        .I3(Q[1]),
        .I4(\state_reg[0] ),
        .I5(\r_4_reg[1] [1]),
        .O(data_reg_0_7_0_5_i_1__5_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    data_reg_0_7_0_5_i_2__3
       (.I0(data_reg_0_7_0_5_i_7__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_4_io_key[2]));
  LUT6 #(
    .INIT(64'h00FF00F500FF00F4)) 
    data_reg_0_7_0_5_i_3__3
       (.I0(data_reg_0_7_0_5_i_8__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[3] ),
        .I3(data_reg_0_7_0_5_i_9__3_n_0),
        .I4(\free_reg_n_0_[2] ),
        .I5(\free_reg_n_0_[7] ),
        .O(ADDRD));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_4__3
       (.I0(\source_r_reg[0] ),
        .O(cams_4_io_key[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    data_reg_0_7_0_5_i_5__2
       (.I0(data_reg_0_7_0_5_i_7__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_4_io_alloc_ready));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    data_reg_0_7_0_5_i_7__3
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_7__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_8__3
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .O(data_reg_0_7_0_5_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_9__3
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .O(data_reg_0_7_0_5_i_9__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cams_4_io_key[2],ADDRD,cams_4_io_key[0]}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[13:12]),
        .DOB(data_io_data_MPORT_data[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cams_4_io_key[2],ADDRD,cams_4_io_key[0]}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[7:6]),
        .DOB(data_io_data_MPORT_data[9:8]),
        .DOC(data_io_data_MPORT_data[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \elts_1_data[31]_i_14 
       (.I0(\free_reg[7]_0 ),
        .I1(full_reg),
        .I2(\state_reg[0]_0 ),
        .I3(a_first),
        .I4(\r_4_reg[2] ),
        .I5(\elts_1_data[31]_i_22_n_0 ),
        .O(\elts_1_data_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFF9FF99FF9FFFF)) 
    \elts_1_data[31]_i_22 
       (.I0(\elts_1_data[31]_i_30_n_0 ),
        .I1(sinkD_io_a_tlSource_bits[1]),
        .I2(sinkD_io_a_tlSource_bits[2]),
        .I3(cams_4_io_key[2]),
        .I4(sinkD_io_a_tlSource_bits[0]),
        .I5(\source_r_reg[0] ),
        .O(\elts_1_data[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0F3F0F3F0F0F0F1)) 
    \elts_1_data[31]_i_30 
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(data_reg_0_7_0_5_i_9__3_n_0),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_8__3_n_0),
        .O(\elts_1_data[31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[1]_i_1__6 
       (.I0(\free_reg[2]_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[1] ),
        .I3(\ram_source_reg[5] ),
        .I4(\ram_source_reg[2]_0 ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F0E0)) 
    \free[2]_i_1__6 
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(a_first_reg_0),
        .I4(\ram_source_reg[5] ),
        .I5(\ram_source_reg[2]_1 ),
        .O(_free_T_2[2]));
  LUT5 #(
    .INIT(32'hC4FFC4C4)) 
    \free[3]_i_1__6 
       (.I0(\free[3]_i_2__3_n_0 ),
        .I1(\free_reg_n_0_[3] ),
        .I2(a_first_reg_0),
        .I3(\ram_source_reg[5] ),
        .I4(\ram_source_reg[2]_2 ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \free[3]_i_2__3 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[2]_0 ),
        .O(\free[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \free[4]_i_1__6 
       (.I0(\free_reg[4]_0 ),
        .I1(cams_4_io_key[2]),
        .I2(a_first_reg),
        .I3(\free_reg_n_0_[4] ),
        .I4(\ram_source_reg[5] ),
        .I5(\ram_source_reg[2] ),
        .O(_free_T_2[4]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[5]_i_1__6 
       (.I0(\free[5]_i_2__1_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[5] ),
        .I3(\ram_source_reg[5] ),
        .I4(\ram_source_reg[2]_3 ),
        .O(_free_T_2[5]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \free[5]_i_2__1 
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[5] ),
        .I5(\free_reg_n_0_[3] ),
        .O(\free[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1__6 
       (.I0(\free[6]_i_2__3_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[6] ),
        .I3(\ram_source_reg[5] ),
        .I4(\ram_source_reg[2]_4 ),
        .O(_free_T_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \free[6]_i_2__3 
       (.I0(data_reg_0_7_0_5_i_7__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .O(\free[6]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[7]_i_1__6 
       (.I0(\free[7]_i_2__3_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[7] ),
        .I3(\ram_source_reg[5] ),
        .I4(\ram_source_reg[2]_5 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \free[7]_i_2__3 
       (.I0(data_reg_0_7_0_5_i_7__3_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \free[7]_i_5__0 
       (.I0(\free_reg[4]_0 ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_7__3_n_0),
        .O(\free_reg[7]_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[0]_0 ),
        .Q(\free_reg[2]_0 ),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \source_r[2]_i_3 
       (.I0(cams_4_io_key[2]),
        .I1(cams_5_io_key),
        .I2(\cdc_reg_reg[13] ),
        .I3(\r_4_reg[1]_0 ),
        .I4(cams_6_io_key),
        .I5(cams_7_io_key),
        .O(\source_r_reg[2] ));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_54
   (\free_reg[4]_0 ,
    \free_reg[7]_0 ,
    Q,
    \source_r_reg[0] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[4]_0 ,
    header,
    \cdc_reg_reg[13] ,
    sinkD_io_a_tlSource_bits,
    \ram_source_reg[3] ,
    \ram_source_reg[3]_0 ,
    \ram_source_reg[3]_1 ,
    \ram_source_reg[3]_2 ,
    \ram_source_reg[3]_3 ,
    \ram_source_reg[3]_4 ,
    \ram_source_reg[3]_5 ,
    \ram_source_reg[3]_6 ,
    \ram_source_reg[3]_7 ,
    \ram_source_reg[3]_8 ,
    \ram_source_reg[3]_9 ,
    \ram_source_reg[3]_10 ,
    \ram_source_reg[3]_11 ,
    \ram_source_reg[3]_12 ,
    \ram_source_reg[3]_13 ,
    \ram_source_reg[3]_14 ,
    \ram_source_reg[3]_15 ,
    \ram_source_reg[2] ,
    data_io_data_MPORT_data,
    a_first_reg,
    cams_0_io_alloc_bits,
    full_reg,
    \state_reg[0] ,
    a_first,
    \r_4_reg[2] ,
    a_first_reg_0,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    \cdc_reg_reg[15] ,
    \state_reg[0]_0 ,
    \r_4_reg[2]_0 ,
    \free_reg[6]_0 ,
    cams_6_io_alloc_ready,
    cams_7_io_alloc_ready,
    cams_4_io_alloc_ready,
    \cdc_reg_reg[13]_0 ,
    \r_4_reg[1] ,
    \cdc_reg_reg[14] ,
    sinkD_io_c_clSource,
    \ram_source_reg[4] ,
    relack,
    \ram_source_reg[4]_0 ,
    \ram_source_reg[4]_1 ,
    \ram_source_reg[4]_2 ,
    \ram_source_reg[4]_3 ,
    \ram_source_reg[4]_4 ,
    \ram_source_reg[4]_5 ,
    \ram_source_reg[4]_6 ,
    \ram_source_reg[4]_7 ,
    \ram_source_reg[4]_8 ,
    \ram_source_reg[4]_9 ,
    \ram_source_reg[4]_10 ,
    \ram_source_reg[4]_11 ,
    \ram_source_reg[4]_12 ,
    \ram_source_reg[4]_13 ,
    \ram_source_reg[4]_14 ,
    clk,
    SR,
    \free_reg[0]_0 );
  output [1:0]\free_reg[4]_0 ;
  output \free_reg[7]_0 ;
  output [0:0]Q;
  output \source_r_reg[0] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[4]_0 ;
  output [15:0]header;
  input \cdc_reg_reg[13] ;
  input [5:0]sinkD_io_a_tlSource_bits;
  input \ram_source_reg[3] ;
  input \ram_source_reg[3]_0 ;
  input \ram_source_reg[3]_1 ;
  input \ram_source_reg[3]_2 ;
  input \ram_source_reg[3]_3 ;
  input \ram_source_reg[3]_4 ;
  input \ram_source_reg[3]_5 ;
  input \ram_source_reg[3]_6 ;
  input \ram_source_reg[3]_7 ;
  input \ram_source_reg[3]_8 ;
  input \ram_source_reg[3]_9 ;
  input \ram_source_reg[3]_10 ;
  input \ram_source_reg[3]_11 ;
  input \ram_source_reg[3]_12 ;
  input \ram_source_reg[3]_13 ;
  input \ram_source_reg[3]_14 ;
  input \ram_source_reg[3]_15 ;
  input \ram_source_reg[2] ;
  input [15:0]data_io_data_MPORT_data;
  input a_first_reg;
  input [15:0]cams_0_io_alloc_bits;
  input full_reg;
  input \state_reg[0] ;
  input a_first;
  input \r_4_reg[2] ;
  input a_first_reg_0;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input [0:0]\cdc_reg_reg[15] ;
  input \state_reg[0]_0 ;
  input [0:0]\r_4_reg[2]_0 ;
  input \free_reg[6]_0 ;
  input cams_6_io_alloc_ready;
  input cams_7_io_alloc_ready;
  input cams_4_io_alloc_ready;
  input \cdc_reg_reg[13]_0 ;
  input \r_4_reg[1] ;
  input \cdc_reg_reg[14] ;
  input [15:0]sinkD_io_c_clSource;
  input \ram_source_reg[4] ;
  input relack;
  input \ram_source_reg[4]_0 ;
  input \ram_source_reg[4]_1 ;
  input \ram_source_reg[4]_2 ;
  input \ram_source_reg[4]_3 ;
  input \ram_source_reg[4]_4 ;
  input \ram_source_reg[4]_5 ;
  input \ram_source_reg[4]_6 ;
  input \ram_source_reg[4]_7 ;
  input \ram_source_reg[4]_8 ;
  input \ram_source_reg[4]_9 ;
  input \ram_source_reg[4]_10 ;
  input \ram_source_reg[4]_11 ;
  input \ram_source_reg[4]_12 ;
  input \ram_source_reg[4]_13 ;
  input \ram_source_reg[4]_14 ;
  input clk;
  input [0:0]SR;
  input [0:0]\free_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first;
  wire a_first_reg;
  wire a_first_reg_0;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_4_io_alloc_ready;
  wire cams_5_io_alloc_ready;
  wire [0:0]cams_5_io_key;
  wire cams_6_io_alloc_ready;
  wire cams_7_io_alloc_ready;
  wire \cdc_reg_reg[13] ;
  wire \cdc_reg_reg[13]_0 ;
  wire \cdc_reg_reg[14] ;
  wire [0:0]\cdc_reg_reg[15] ;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire [15:0]data_io_data_MPORT_data_0;
  wire data_reg_0_7_0_5_i_1__4_n_0;
  wire data_reg_0_7_0_5_i_5__3_n_0;
  wire data_reg_0_7_0_5_i_7__4_n_0;
  wire data_reg_0_7_0_5_i_8__4_n_0;
  wire \elts_1_data[16]_i_6_n_0 ;
  wire \elts_1_data[17]_i_6_n_0 ;
  wire \elts_1_data[18]_i_6_n_0 ;
  wire \elts_1_data[19]_i_6_n_0 ;
  wire \elts_1_data[20]_i_6_n_0 ;
  wire \elts_1_data[21]_i_6_n_0 ;
  wire \elts_1_data[22]_i_6_n_0 ;
  wire \elts_1_data[23]_i_6_n_0 ;
  wire \elts_1_data[24]_i_6_n_0 ;
  wire \elts_1_data[25]_i_6_n_0 ;
  wire \elts_1_data[26]_i_6_n_0 ;
  wire \elts_1_data[27]_i_6_n_0 ;
  wire \elts_1_data[28]_i_6_n_0 ;
  wire \elts_1_data[29]_i_6_n_0 ;
  wire \elts_1_data[30]_i_6_n_0 ;
  wire \elts_1_data[31]_i_13_n_0 ;
  wire \elts_1_data[31]_i_21_n_0 ;
  wire \elts_1_data[31]_i_29_n_0 ;
  wire \elts_1_data[31]_i_8_n_0 ;
  wire \elts_1_data_reg[16]_i_4_n_0 ;
  wire \elts_1_data_reg[17]_i_4_n_0 ;
  wire \elts_1_data_reg[18]_i_4_n_0 ;
  wire \elts_1_data_reg[19]_i_4_n_0 ;
  wire \elts_1_data_reg[20]_i_4_n_0 ;
  wire \elts_1_data_reg[21]_i_4_n_0 ;
  wire \elts_1_data_reg[22]_i_4_n_0 ;
  wire \elts_1_data_reg[23]_i_4_n_0 ;
  wire \elts_1_data_reg[24]_i_4_n_0 ;
  wire \elts_1_data_reg[25]_i_4_n_0 ;
  wire \elts_1_data_reg[26]_i_4_n_0 ;
  wire \elts_1_data_reg[27]_i_4_n_0 ;
  wire \elts_1_data_reg[28]_i_4_n_0 ;
  wire \elts_1_data_reg[29]_i_4_n_0 ;
  wire \elts_1_data_reg[30]_i_4_n_0 ;
  wire \elts_1_data_reg[31]_i_5_n_0 ;
  wire \free[3]_i_2__4_n_0 ;
  wire \free[5]_i_2__2_n_0 ;
  wire \free[6]_i_2__4_n_0 ;
  wire \free[7]_i_2__4_n_0 ;
  wire [0:0]\free_reg[0]_0 ;
  wire [1:0]\free_reg[4]_0 ;
  wire \free_reg[6]_0 ;
  wire \free_reg[7]_0 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire [15:0]header;
  wire \q_last_count_reg[4] ;
  wire \q_last_count_reg[4]_0 ;
  wire \r_4_reg[1] ;
  wire \r_4_reg[2] ;
  wire [0:0]\r_4_reg[2]_0 ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[3] ;
  wire \ram_source_reg[3]_0 ;
  wire \ram_source_reg[3]_1 ;
  wire \ram_source_reg[3]_10 ;
  wire \ram_source_reg[3]_11 ;
  wire \ram_source_reg[3]_12 ;
  wire \ram_source_reg[3]_13 ;
  wire \ram_source_reg[3]_14 ;
  wire \ram_source_reg[3]_15 ;
  wire \ram_source_reg[3]_2 ;
  wire \ram_source_reg[3]_3 ;
  wire \ram_source_reg[3]_4 ;
  wire \ram_source_reg[3]_5 ;
  wire \ram_source_reg[3]_6 ;
  wire \ram_source_reg[3]_7 ;
  wire \ram_source_reg[3]_8 ;
  wire \ram_source_reg[3]_9 ;
  wire \ram_source_reg[4] ;
  wire \ram_source_reg[4]_0 ;
  wire \ram_source_reg[4]_1 ;
  wire \ram_source_reg[4]_10 ;
  wire \ram_source_reg[4]_11 ;
  wire \ram_source_reg[4]_12 ;
  wire \ram_source_reg[4]_13 ;
  wire \ram_source_reg[4]_14 ;
  wire \ram_source_reg[4]_2 ;
  wire \ram_source_reg[4]_3 ;
  wire \ram_source_reg[4]_4 ;
  wire \ram_source_reg[4]_5 ;
  wire \ram_source_reg[4]_6 ;
  wire \ram_source_reg[4]_7 ;
  wire \ram_source_reg[4]_8 ;
  wire \ram_source_reg[4]_9 ;
  wire relack;
  wire [5:0]sinkD_io_a_tlSource_bits;
  wire [15:0]sinkD_io_c_clSource;
  wire \source_r_reg[0] ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 ,cams_5_io_key}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[1:0]),
        .DOB(data_io_data_MPORT_data_0[3:2]),
        .DOC(data_io_data_MPORT_data_0[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    data_reg_0_7_0_5_i_1__4
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[6] ),
        .I4(data_reg_0_7_0_5_i_5__3_n_0),
        .I5(\cdc_reg_reg[13] ),
        .O(data_reg_0_7_0_5_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    data_reg_0_7_0_5_i_2__4
       (.I0(data_reg_0_7_0_5_i_5__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(\free_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h00FF00F500FF00F4)) 
    data_reg_0_7_0_5_i_3__4
       (.I0(data_reg_0_7_0_5_i_7__4_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[3] ),
        .I3(data_reg_0_7_0_5_i_8__4_n_0),
        .I4(\free_reg_n_0_[2] ),
        .I5(\free_reg_n_0_[7] ),
        .O(\free_reg[4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_4__4
       (.I0(\source_r_reg[0] ),
        .O(cams_5_io_key));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    data_reg_0_7_0_5_i_5__3
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_5__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_7__4
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .O(data_reg_0_7_0_5_i_7__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_8__4
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .O(data_reg_0_7_0_5_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h000000000F0F000D)) 
    data_reg_0_7_0_5_i_9__4
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(\free[7]_i_2__4_n_0 ),
        .I3(\free_reg_n_0_[1] ),
        .I4(Q),
        .I5(\free[5]_i_2__2_n_0 ),
        .O(\source_r_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 ,cams_5_io_key}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[13:12]),
        .DOB(data_io_data_MPORT_data_0[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 ,cams_5_io_key}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[7:6]),
        .DOB(data_io_data_MPORT_data_0[9:8]),
        .DOC(data_io_data_MPORT_data_0[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[16]_i_2 
       (.I0(sinkD_io_c_clSource[0]),
        .I1(\elts_1_data_reg[16]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4] ),
        .I4(relack),
        .O(header[0]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[16]_i_6 
       (.I0(data_io_data_MPORT_data_0[0]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[0]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[0]),
        .O(\elts_1_data[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[17]_i_2 
       (.I0(sinkD_io_c_clSource[1]),
        .I1(\elts_1_data_reg[17]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_0 ),
        .I4(relack),
        .O(header[1]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[17]_i_6 
       (.I0(data_io_data_MPORT_data_0[1]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[1]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[1]),
        .O(\elts_1_data[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[18]_i_2 
       (.I0(sinkD_io_c_clSource[2]),
        .I1(\elts_1_data_reg[18]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_1 ),
        .I4(relack),
        .O(header[2]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[18]_i_6 
       (.I0(data_io_data_MPORT_data_0[2]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[2]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[2]),
        .O(\elts_1_data[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[19]_i_2 
       (.I0(sinkD_io_c_clSource[3]),
        .I1(\elts_1_data_reg[19]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_2 ),
        .I4(relack),
        .O(header[3]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[19]_i_6 
       (.I0(data_io_data_MPORT_data_0[3]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[3]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[3]),
        .O(\elts_1_data[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[20]_i_2 
       (.I0(sinkD_io_c_clSource[4]),
        .I1(\elts_1_data_reg[20]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_3 ),
        .I4(relack),
        .O(header[4]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[20]_i_6 
       (.I0(data_io_data_MPORT_data_0[4]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[4]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[4]),
        .O(\elts_1_data[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[21]_i_2 
       (.I0(sinkD_io_c_clSource[5]),
        .I1(\elts_1_data_reg[21]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_4 ),
        .I4(relack),
        .O(header[5]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[21]_i_6 
       (.I0(data_io_data_MPORT_data_0[5]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[5]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[5]),
        .O(\elts_1_data[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[22]_i_2 
       (.I0(sinkD_io_c_clSource[6]),
        .I1(\elts_1_data_reg[22]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_5 ),
        .I4(relack),
        .O(header[6]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[22]_i_6 
       (.I0(data_io_data_MPORT_data_0[6]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[6]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[6]),
        .O(\elts_1_data[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[23]_i_2 
       (.I0(sinkD_io_c_clSource[7]),
        .I1(\elts_1_data_reg[23]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_6 ),
        .I4(relack),
        .O(header[7]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[23]_i_6 
       (.I0(data_io_data_MPORT_data_0[7]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[7]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[7]),
        .O(\elts_1_data[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[24]_i_2 
       (.I0(sinkD_io_c_clSource[8]),
        .I1(\elts_1_data_reg[24]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_7 ),
        .I4(relack),
        .O(header[8]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[24]_i_6 
       (.I0(data_io_data_MPORT_data_0[8]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[8]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[8]),
        .O(\elts_1_data[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[25]_i_2 
       (.I0(sinkD_io_c_clSource[9]),
        .I1(\elts_1_data_reg[25]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_8 ),
        .I4(relack),
        .O(header[9]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[25]_i_6 
       (.I0(data_io_data_MPORT_data_0[9]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[9]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[9]),
        .O(\elts_1_data[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[26]_i_2 
       (.I0(sinkD_io_c_clSource[10]),
        .I1(\elts_1_data_reg[26]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_9 ),
        .I4(relack),
        .O(header[10]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[26]_i_6 
       (.I0(data_io_data_MPORT_data_0[10]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[10]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[10]),
        .O(\elts_1_data[26]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[27]_i_2 
       (.I0(sinkD_io_c_clSource[11]),
        .I1(\elts_1_data_reg[27]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_10 ),
        .I4(relack),
        .O(header[11]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[27]_i_6 
       (.I0(data_io_data_MPORT_data_0[11]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[11]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[11]),
        .O(\elts_1_data[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[28]_i_2 
       (.I0(sinkD_io_c_clSource[12]),
        .I1(\elts_1_data_reg[28]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_11 ),
        .I4(relack),
        .O(header[12]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[28]_i_6 
       (.I0(data_io_data_MPORT_data_0[12]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[12]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[12]),
        .O(\elts_1_data[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[29]_i_2 
       (.I0(sinkD_io_c_clSource[13]),
        .I1(\elts_1_data_reg[29]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_12 ),
        .I4(relack),
        .O(header[13]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[29]_i_6 
       (.I0(data_io_data_MPORT_data_0[13]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[13]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[13]),
        .O(\elts_1_data[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[30]_i_2 
       (.I0(sinkD_io_c_clSource[14]),
        .I1(\elts_1_data_reg[30]_i_4_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_13 ),
        .I4(relack),
        .O(header[14]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[30]_i_6 
       (.I0(data_io_data_MPORT_data_0[14]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[14]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[14]),
        .O(\elts_1_data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \elts_1_data[31]_i_13 
       (.I0(\free_reg[7]_0 ),
        .I1(full_reg),
        .I2(\state_reg[0] ),
        .I3(a_first),
        .I4(\r_4_reg[2] ),
        .I5(\elts_1_data[31]_i_21_n_0 ),
        .O(\elts_1_data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FF99FF9FFFF)) 
    \elts_1_data[31]_i_21 
       (.I0(\elts_1_data[31]_i_29_n_0 ),
        .I1(sinkD_io_a_tlSource_bits[1]),
        .I2(sinkD_io_a_tlSource_bits[2]),
        .I3(\free_reg[4]_0 [1]),
        .I4(sinkD_io_a_tlSource_bits[0]),
        .I5(\source_r_reg[0] ),
        .O(\elts_1_data[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF0F3F0F3F0F0F0F1)) 
    \elts_1_data[31]_i_29 
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(data_reg_0_7_0_5_i_8__4_n_0),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_7__4_n_0),
        .O(\elts_1_data[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \elts_1_data[31]_i_3 
       (.I0(sinkD_io_c_clSource[15]),
        .I1(\elts_1_data_reg[31]_i_5_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[5]),
        .I3(\ram_source_reg[4]_14 ),
        .I4(relack),
        .O(header[15]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[31]_i_8 
       (.I0(data_io_data_MPORT_data_0[15]),
        .I1(\elts_1_data[31]_i_13_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[15]),
        .I4(a_first_reg),
        .I5(cams_0_io_alloc_bits[15]),
        .O(\elts_1_data[31]_i_8_n_0 ));
  MUXF7 \elts_1_data_reg[16]_i_4 
       (.I0(\elts_1_data[16]_i_6_n_0 ),
        .I1(\ram_source_reg[3] ),
        .O(\elts_1_data_reg[16]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[17]_i_4 
       (.I0(\elts_1_data[17]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_0 ),
        .O(\elts_1_data_reg[17]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[18]_i_4 
       (.I0(\elts_1_data[18]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_1 ),
        .O(\elts_1_data_reg[18]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[19]_i_4 
       (.I0(\elts_1_data[19]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_2 ),
        .O(\elts_1_data_reg[19]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[20]_i_4 
       (.I0(\elts_1_data[20]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_3 ),
        .O(\elts_1_data_reg[20]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[21]_i_4 
       (.I0(\elts_1_data[21]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_4 ),
        .O(\elts_1_data_reg[21]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[22]_i_4 
       (.I0(\elts_1_data[22]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_5 ),
        .O(\elts_1_data_reg[22]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[23]_i_4 
       (.I0(\elts_1_data[23]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_6 ),
        .O(\elts_1_data_reg[23]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[24]_i_4 
       (.I0(\elts_1_data[24]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_7 ),
        .O(\elts_1_data_reg[24]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[25]_i_4 
       (.I0(\elts_1_data[25]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_8 ),
        .O(\elts_1_data_reg[25]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[26]_i_4 
       (.I0(\elts_1_data[26]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_9 ),
        .O(\elts_1_data_reg[26]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[27]_i_4 
       (.I0(\elts_1_data[27]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_10 ),
        .O(\elts_1_data_reg[27]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[28]_i_4 
       (.I0(\elts_1_data[28]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_11 ),
        .O(\elts_1_data_reg[28]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[29]_i_4 
       (.I0(\elts_1_data[29]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_12 ),
        .O(\elts_1_data_reg[29]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[30]_i_4 
       (.I0(\elts_1_data[30]_i_6_n_0 ),
        .I1(\ram_source_reg[3]_13 ),
        .O(\elts_1_data_reg[30]_i_4_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  MUXF7 \elts_1_data_reg[31]_i_5 
       (.I0(\elts_1_data[31]_i_8_n_0 ),
        .I1(\ram_source_reg[3]_14 ),
        .O(\elts_1_data_reg[31]_i_5_n_0 ),
        .S(sinkD_io_a_tlSource_bits[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \free[1]_i_1__5 
       (.I0(Q),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[1] ),
        .I3(\ram_source_reg[3]_15 ),
        .I4(\ram_source_reg[2]_0 ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F0E0)) 
    \free[2]_i_1__5 
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(a_first_reg_0),
        .I4(\ram_source_reg[3]_15 ),
        .I5(\ram_source_reg[2]_1 ),
        .O(_free_T_2[2]));
  LUT5 #(
    .INIT(32'hC4FFC4C4)) 
    \free[3]_i_1__5 
       (.I0(\free[3]_i_2__4_n_0 ),
        .I1(\free_reg_n_0_[3] ),
        .I2(a_first_reg_0),
        .I3(\ram_source_reg[3]_15 ),
        .I4(\ram_source_reg[2]_2 ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \free[3]_i_2__4 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(Q),
        .O(\free[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \free[4]_i_1__4 
       (.I0(\cdc_reg_reg[13] ),
        .I1(\free_reg[4]_0 [1]),
        .I2(\free_reg_n_0_[4] ),
        .I3(\ram_source_reg[3]_15 ),
        .I4(\ram_source_reg[2] ),
        .O(_free_T_2[4]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[5]_i_1__5 
       (.I0(\free[5]_i_2__2_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[5] ),
        .I3(\ram_source_reg[3]_15 ),
        .I4(\ram_source_reg[2]_3 ),
        .O(_free_T_2[5]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \free[5]_i_2__2 
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[5] ),
        .I5(\free_reg_n_0_[3] ),
        .O(\free[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1__5 
       (.I0(\free[6]_i_2__4_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[6] ),
        .I3(\ram_source_reg[3]_15 ),
        .I4(\ram_source_reg[2]_4 ),
        .O(_free_T_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \free[6]_i_2__4 
       (.I0(data_reg_0_7_0_5_i_5__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .O(\free[6]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[7]_i_1__5 
       (.I0(\free[7]_i_2__4_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[7] ),
        .I3(\ram_source_reg[3]_15 ),
        .I4(\ram_source_reg[2]_5 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \free[7]_i_2__4 
       (.I0(data_reg_0_7_0_5_i_5__3_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[7]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \free[7]_i_5__1 
       (.I0(\cdc_reg_reg[14] ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_5__3_n_0),
        .O(\free_reg[7]_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[0]_0 ),
        .Q(Q),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT6 #(
    .INIT(64'hF0F0CCCCAAAAFF00)) 
    \q_last_count[4]_i_10 
       (.I0(cams_5_io_alloc_ready),
        .I1(cams_6_io_alloc_ready),
        .I2(cams_7_io_alloc_ready),
        .I3(cams_4_io_alloc_ready),
        .I4(\cdc_reg_reg[13]_0 ),
        .I5(\r_4_reg[1] ),
        .O(\q_last_count_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \q_last_count[4]_i_13 
       (.I0(data_reg_0_7_0_5_i_5__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_5_io_alloc_ready));
  LUT6 #(
    .INIT(64'h22200020222AAA2A)) 
    \q_last_count[4]_i_4 
       (.I0(a_first),
        .I1(\q_last_count_reg[4]_0 ),
        .I2(\cdc_reg_reg[15] ),
        .I3(\state_reg[0]_0 ),
        .I4(\r_4_reg[2]_0 ),
        .I5(\free_reg[6]_0 ),
        .O(\q_last_count_reg[4] ));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_55
   (\source_r_reg[0] ,
    \elts_1_data_reg[16] ,
    cams_6_io_alloc_ready,
    Q,
    \free_reg[4]_0 ,
    data_io_data_MPORT_data,
    \r_4_reg[1] ,
    \free_reg[3]_0 ,
    \free_reg[3]_1 ,
    ADDRD,
    \r_4_reg[1]_0 ,
    \cdc_reg_reg[13] ,
    full_reg,
    sync_0_reg,
    \r_4_reg[0] ,
    \r_4_reg[2] ,
    a_first_reg,
    \ram_source_reg[4] ,
    \ram_source_reg[2] ,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    sinkD_io_a_tlSource_bits,
    clk,
    cams_0_io_alloc_bits,
    SR,
    \free_reg[0]_0 );
  output \source_r_reg[0] ;
  output \elts_1_data_reg[16] ;
  output cams_6_io_alloc_ready;
  output [0:0]Q;
  output [1:0]\free_reg[4]_0 ;
  output [15:0]data_io_data_MPORT_data;
  input \r_4_reg[1] ;
  input \free_reg[3]_0 ;
  input \free_reg[3]_1 ;
  input [0:0]ADDRD;
  input \r_4_reg[1]_0 ;
  input \cdc_reg_reg[13] ;
  input full_reg;
  input sync_0_reg;
  input \r_4_reg[0] ;
  input \r_4_reg[2] ;
  input a_first_reg;
  input \ram_source_reg[4] ;
  input \ram_source_reg[2] ;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input [2:0]sinkD_io_a_tlSource_bits;
  input clk;
  input [15:0]cams_0_io_alloc_bits;
  input [0:0]SR;
  input [0:0]\free_reg[0]_0 ;

  wire [0:0]ADDRD;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first_reg;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_6_io_alloc_ready;
  wire [0:0]cams_6_io_key;
  wire \cdc_reg_reg[13] ;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire data_reg_0_7_0_5_i_10__4_n_0;
  wire data_reg_0_7_0_5_i_1__3_n_0;
  wire data_reg_0_7_0_5_i_5__4_n_0;
  wire data_reg_0_7_0_5_i_7__5_n_0;
  wire data_reg_0_7_0_5_i_8__5_n_0;
  wire data_reg_0_7_0_5_i_9__5_n_0;
  wire \elts_1_data[31]_i_24_n_0 ;
  wire \elts_1_data[31]_i_32_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire \free[3]_i_2__5_n_0 ;
  wire \free[5]_i_2__3_n_0 ;
  wire \free[6]_i_2__5_n_0 ;
  wire \free[7]_i_2__5_n_0 ;
  wire [0:0]\free_reg[0]_0 ;
  wire \free_reg[3]_0 ;
  wire \free_reg[3]_1 ;
  wire [1:0]\free_reg[4]_0 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire \r_4_reg[0] ;
  wire \r_4_reg[1] ;
  wire \r_4_reg[1]_0 ;
  wire \r_4_reg[2] ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[4] ;
  wire [2:0]sinkD_io_a_tlSource_bits;
  wire \source_r_reg[0] ;
  wire sync_0_reg;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 ,cams_6_io_key}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[1:0]),
        .DOB(data_io_data_MPORT_data[3:2]),
        .DOC(data_io_data_MPORT_data[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFFEFFFFFF)) 
    data_reg_0_7_0_5_i_10__4
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(\free[3]_i_2__5_n_0 ),
        .I5(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_10__4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    data_reg_0_7_0_5_i_1__3
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[6] ),
        .I4(data_reg_0_7_0_5_i_5__4_n_0),
        .I5(\r_4_reg[1] ),
        .O(data_reg_0_7_0_5_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    data_reg_0_7_0_5_i_2__5
       (.I0(data_reg_0_7_0_5_i_5__4_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(\free_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h00FF00F500FF00F4)) 
    data_reg_0_7_0_5_i_3__5
       (.I0(data_reg_0_7_0_5_i_7__5_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[3] ),
        .I3(data_reg_0_7_0_5_i_8__5_n_0),
        .I4(\free_reg_n_0_[2] ),
        .I5(\free_reg_n_0_[7] ),
        .O(\free_reg[4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_4__5
       (.I0(data_reg_0_7_0_5_i_9__5_n_0),
        .O(cams_6_io_key));
  LUT4 #(
    .INIT(16'h0001)) 
    data_reg_0_7_0_5_i_5__4
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_5__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_7__5
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .O(data_reg_0_7_0_5_i_7__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_8__5
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .O(data_reg_0_7_0_5_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    data_reg_0_7_0_5_i_9__5
       (.I0(data_reg_0_7_0_5_i_10__4_n_0),
        .I1(\free_reg_n_0_[1] ),
        .I2(Q),
        .I3(\free[5]_i_2__3_n_0 ),
        .O(data_reg_0_7_0_5_i_9__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 ,cams_6_io_key}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[13:12]),
        .DOB(data_io_data_MPORT_data[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_0 ,cams_6_io_key}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[7:6]),
        .DOB(data_io_data_MPORT_data[9:8]),
        .DOC(data_io_data_MPORT_data[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \elts_1_data[31]_i_16 
       (.I0(cams_6_io_alloc_ready),
        .I1(full_reg),
        .I2(sync_0_reg),
        .I3(\r_4_reg[0] ),
        .I4(\r_4_reg[2] ),
        .I5(\elts_1_data[31]_i_24_n_0 ),
        .O(\elts_1_data_reg[16] ));
  LUT6 #(
    .INIT(64'hF99FFFFFFFFFF99F)) 
    \elts_1_data[31]_i_24 
       (.I0(\elts_1_data[31]_i_32_n_0 ),
        .I1(sinkD_io_a_tlSource_bits[1]),
        .I2(sinkD_io_a_tlSource_bits[0]),
        .I3(data_reg_0_7_0_5_i_9__5_n_0),
        .I4(sinkD_io_a_tlSource_bits[2]),
        .I5(\free_reg[4]_0 [1]),
        .O(\elts_1_data[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF0F3F0F3F0F0F0F1)) 
    \elts_1_data[31]_i_32 
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(data_reg_0_7_0_5_i_8__5_n_0),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[6] ),
        .I5(data_reg_0_7_0_5_i_7__5_n_0),
        .O(\elts_1_data[31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hC8FFC8C8)) 
    \free[1]_i_1__4 
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(a_first_reg),
        .I3(\ram_source_reg[4] ),
        .I4(\ram_source_reg[2] ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F0E0)) 
    \free[2]_i_1__4 
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(a_first_reg),
        .I4(\ram_source_reg[4] ),
        .I5(\ram_source_reg[2]_0 ),
        .O(_free_T_2[2]));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \free[3]_i_1__4 
       (.I0(\ram_source_reg[4] ),
        .I1(\ram_source_reg[2]_4 ),
        .I2(\r_4_reg[1] ),
        .I3(\free[3]_i_2__5_n_0 ),
        .I4(\free_reg_n_0_[3] ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \free[3]_i_2__5 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(Q),
        .O(\free[3]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \free[4]_i_1__3 
       (.I0(\r_4_reg[1] ),
        .I1(\free_reg[4]_0 [1]),
        .I2(\free_reg_n_0_[4] ),
        .I3(\ram_source_reg[4] ),
        .I4(\ram_source_reg[2]_5 ),
        .O(_free_T_2[4]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[5]_i_1__4 
       (.I0(\free[5]_i_2__3_n_0 ),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[5] ),
        .I3(\ram_source_reg[4] ),
        .I4(\ram_source_reg[2]_1 ),
        .O(_free_T_2[5]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \free[5]_i_2__3 
       (.I0(Q),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[5] ),
        .I5(\free_reg_n_0_[3] ),
        .O(\free[5]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1__4 
       (.I0(\free[6]_i_2__5_n_0 ),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[6] ),
        .I3(\ram_source_reg[4] ),
        .I4(\ram_source_reg[2]_2 ),
        .O(_free_T_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \free[6]_i_2__5 
       (.I0(data_reg_0_7_0_5_i_5__4_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .O(\free[6]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[7]_i_1__4 
       (.I0(\free[7]_i_2__5_n_0 ),
        .I1(a_first_reg),
        .I2(\free_reg_n_0_[7] ),
        .I3(\ram_source_reg[4] ),
        .I4(\ram_source_reg[2]_3 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \free[7]_i_2__5 
       (.I0(data_reg_0_7_0_5_i_5__4_n_0),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[7]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \free[7]_i_5__2 
       (.I0(data_reg_0_7_0_5_i_5__4_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_6_io_alloc_ready));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[0]_0 ),
        .Q(Q),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT6 #(
    .INIT(64'hFF00333355550F0F)) 
    \source_r[0]_i_3 
       (.I0(data_reg_0_7_0_5_i_9__5_n_0),
        .I1(\free_reg[3]_0 ),
        .I2(\free_reg[3]_1 ),
        .I3(ADDRD),
        .I4(\r_4_reg[1]_0 ),
        .I5(\cdc_reg_reg[13] ),
        .O(\source_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FPGA_CAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_56
   (cams_7_io_alloc_ready,
    \free_reg[7]_0 ,
    \source_r_reg[1] ,
    a_isSupported,
    CO,
    \q_last_count_reg[4] ,
    \elts_1_data_reg[16] ,
    cams_0_io_alloc_bits,
    \elts_1_data_reg[17] ,
    \elts_1_data_reg[18] ,
    \elts_1_data_reg[19] ,
    \elts_1_data_reg[20] ,
    \elts_1_data_reg[21] ,
    \elts_1_data_reg[22] ,
    \elts_1_data_reg[23] ,
    \elts_1_data_reg[24] ,
    \elts_1_data_reg[25] ,
    \elts_1_data_reg[26] ,
    \elts_1_data_reg[27] ,
    \elts_1_data_reg[28] ,
    \elts_1_data_reg[29] ,
    \elts_1_data_reg[30] ,
    \elts_1_data_reg[31] ,
    \free_reg[4]_0 ,
    \free_reg[2]_0 ,
    \free_reg[4]_1 ,
    a_first_reg,
    \cdc_reg_reg[13] ,
    Q,
    \state_reg[0] ,
    \r_4_reg[1] ,
    \q_last_count_reg[4]_0 ,
    \state_reg[0]_0 ,
    \state_reg[1] ,
    valid_reg,
    source_valid_io_out,
    \saved_address_reg[28] ,
    \saved_address_reg[29] ,
    bypass_reg_rep,
    extract_io_i_bits_address_lo,
    \r_1_reg[1] ,
    full_reg,
    saved_address,
    \saved_address_reg[31] ,
    \free_reg[6]_0 ,
    \r_4_reg[1]_0 ,
    \free_reg[6]_1 ,
    ADDRD,
    \cdc_reg_reg[5] ,
    \r_1_reg[1]_0 ,
    bypass_reg_rep_0,
    \stalls_id_6_reg[1] ,
    \saved_address_reg[31]_0 ,
    p_29_in,
    p_30_in,
    \stalls_id_5_reg[0] ,
    sinkD_io_a_tlSource_bits,
    data_io_data_MPORT_data,
    \free_reg[6]_2 ,
    full_reg_0,
    sync_0_reg,
    \r_4_reg[2] ,
    a_first_reg_0,
    \ram_source_reg[3] ,
    \ram_source_reg[2] ,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    \r_5_reg[15] ,
    clk,
    SR,
    \free_reg[0]_0 );
  output cams_7_io_alloc_ready;
  output \free_reg[7]_0 ;
  output \source_r_reg[1] ;
  output a_isSupported;
  output [0:0]CO;
  output \q_last_count_reg[4] ;
  output \elts_1_data_reg[16] ;
  output [15:0]cams_0_io_alloc_bits;
  output \elts_1_data_reg[17] ;
  output \elts_1_data_reg[18] ;
  output \elts_1_data_reg[19] ;
  output \elts_1_data_reg[20] ;
  output \elts_1_data_reg[21] ;
  output \elts_1_data_reg[22] ;
  output \elts_1_data_reg[23] ;
  output \elts_1_data_reg[24] ;
  output \elts_1_data_reg[25] ;
  output \elts_1_data_reg[26] ;
  output \elts_1_data_reg[27] ;
  output \elts_1_data_reg[28] ;
  output \elts_1_data_reg[29] ;
  output \elts_1_data_reg[30] ;
  output \elts_1_data_reg[31] ;
  output \free_reg[4]_0 ;
  output [0:0]\free_reg[2]_0 ;
  output [1:0]\free_reg[4]_1 ;
  input a_first_reg;
  input \cdc_reg_reg[13] ;
  input [18:0]Q;
  input \state_reg[0] ;
  input [1:0]\r_4_reg[1] ;
  input \q_last_count_reg[4]_0 ;
  input \state_reg[0]_0 ;
  input \state_reg[1] ;
  input valid_reg;
  input source_valid_io_out;
  input \saved_address_reg[28] ;
  input [0:0]\saved_address_reg[29] ;
  input bypass_reg_rep;
  input [0:0]extract_io_i_bits_address_lo;
  input \r_1_reg[1] ;
  input full_reg;
  input [0:0]saved_address;
  input \saved_address_reg[31] ;
  input [0:0]\free_reg[6]_0 ;
  input \r_4_reg[1]_0 ;
  input [0:0]\free_reg[6]_1 ;
  input [0:0]ADDRD;
  input \cdc_reg_reg[5] ;
  input [0:0]\r_1_reg[1]_0 ;
  input [0:0]bypass_reg_rep_0;
  input \stalls_id_6_reg[1] ;
  input \saved_address_reg[31]_0 ;
  input p_29_in;
  input p_30_in;
  input \stalls_id_5_reg[0] ;
  input [3:0]sinkD_io_a_tlSource_bits;
  input [15:0]data_io_data_MPORT_data;
  input \free_reg[6]_2 ;
  input full_reg_0;
  input sync_0_reg;
  input \r_4_reg[2] ;
  input a_first_reg_0;
  input \ram_source_reg[3] ;
  input \ram_source_reg[2] ;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input [15:0]\r_5_reg[15] ;
  input clk;
  input [0:0]SR;
  input [0:0]\free_reg[0]_0 ;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [18:0]Q;
  wire [0:0]SR;
  wire [7:1]_free_T_2;
  wire a_first_reg;
  wire a_first_reg_0;
  wire a_isSupported;
  wire bypass_reg_rep;
  wire [0:0]bypass_reg_rep_0;
  wire cam_a_0_fifoId_i_2_n_0;
  wire cam_a_0_fifoId_i_3_n_0;
  wire cam_a_0_fifoId_reg_i_1_n_3;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_7_io_alloc_ready;
  wire [1:1]cams_7_io_key;
  wire \cdc_reg_reg[13] ;
  wire \cdc_reg_reg[5] ;
  wire [1:1]chiplink_auto_mbypass_out_a_bits_opcode;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire [15:0]data_io_data_MPORT_data_0;
  wire data_reg_0_7_0_5_i_1__6_n_0;
  wire data_reg_0_7_0_5_i_6__3_n_0;
  wire data_reg_0_7_0_5_i_7__6_n_0;
  wire data_reg_0_7_0_5_i_8__6_n_0;
  wire \elts_1_data[31]_i_15_n_0 ;
  wire \elts_1_data[31]_i_23_n_0 ;
  wire \elts_1_data[31]_i_31_n_0 ;
  wire \elts_1_data_reg[16] ;
  wire \elts_1_data_reg[17] ;
  wire \elts_1_data_reg[18] ;
  wire \elts_1_data_reg[19] ;
  wire \elts_1_data_reg[20] ;
  wire \elts_1_data_reg[21] ;
  wire \elts_1_data_reg[22] ;
  wire \elts_1_data_reg[23] ;
  wire \elts_1_data_reg[24] ;
  wire \elts_1_data_reg[25] ;
  wire \elts_1_data_reg[26] ;
  wire \elts_1_data_reg[27] ;
  wire \elts_1_data_reg[28] ;
  wire \elts_1_data_reg[29] ;
  wire \elts_1_data_reg[30] ;
  wire \elts_1_data_reg[31] ;
  wire [0:0]extract_io_i_bits_address_lo;
  wire \free[3]_i_2__6_n_0 ;
  wire \free[6]_i_2__7_n_0 ;
  wire \free[7]_i_2__6_n_0 ;
  wire [0:0]\free_reg[0]_0 ;
  wire [0:0]\free_reg[2]_0 ;
  wire \free_reg[4]_0 ;
  wire [1:0]\free_reg[4]_1 ;
  wire [0:0]\free_reg[6]_0 ;
  wire [0:0]\free_reg[6]_1 ;
  wire \free_reg[6]_2 ;
  wire \free_reg[7]_0 ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire full_reg;
  wire full_reg_0;
  wire p_29_in;
  wire p_30_in;
  wire \q_last_count_reg[4] ;
  wire \q_last_count_reg[4]_0 ;
  wire \r_1_reg[1] ;
  wire [0:0]\r_1_reg[1]_0 ;
  wire [1:0]\r_4_reg[1] ;
  wire \r_4_reg[1]_0 ;
  wire \r_4_reg[2] ;
  wire [15:0]\r_5_reg[15] ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[3] ;
  wire [0:0]saved_address;
  wire \saved_address_reg[28] ;
  wire [0:0]\saved_address_reg[29] ;
  wire \saved_address_reg[31] ;
  wire \saved_address_reg[31]_0 ;
  wire [3:0]sinkD_io_a_tlSource_bits;
  wire \source_r_reg[1] ;
  wire source_valid_io_out;
  wire \stalls_id_5_reg[0] ;
  wire \stalls_id_6_reg[1] ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire sync_0_reg;
  wire valid_reg;
  wire [3:2]NLW_cam_a_0_fifoId_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_cam_a_0_fifoId_reg_i_1_O_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000FBFFFB)) 
    cam_a_0_fifoId_i_2
       (.I0(bypass_reg_rep),
        .I1(extract_io_i_bits_address_lo),
        .I2(\r_1_reg[1] ),
        .I3(full_reg),
        .I4(saved_address),
        .I5(\saved_address_reg[31] ),
        .O(cam_a_0_fifoId_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    cam_a_0_fifoId_i_3
       (.I0(\saved_address_reg[28] ),
        .I1(\saved_address_reg[29] ),
        .O(cam_a_0_fifoId_i_3_n_0));
  CARRY4 cam_a_0_fifoId_reg_i_1
       (.CI(1'b0),
        .CO({NLW_cam_a_0_fifoId_reg_i_1_CO_UNCONNECTED[3:2],CO,cam_a_0_fifoId_reg_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cam_a_0_fifoId_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cam_a_0_fifoId_i_2_n_0,cam_a_0_fifoId_i_3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_1 [1],cams_7_io_key,\free_reg[4]_1 [0]}),
        .DIA(cams_0_io_alloc_bits[1:0]),
        .DIB(cams_0_io_alloc_bits[3:2]),
        .DIC(cams_0_io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[1:0]),
        .DOB(data_io_data_MPORT_data_0[3:2]),
        .DOC(data_io_data_MPORT_data_0[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    data_reg_0_7_0_5_i_1__6
       (.I0(cams_7_io_alloc_ready),
        .I1(a_first_reg),
        .I2(\cdc_reg_reg[13] ),
        .I3(Q[2]),
        .I4(\state_reg[0] ),
        .I5(\r_4_reg[1] [1]),
        .O(data_reg_0_7_0_5_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_0_5_i_2
       (.I0(\r_5_reg[15] [1]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[4]),
        .O(cams_0_io_alloc_bits[1]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    data_reg_0_7_0_5_i_2__6
       (.I0(\free_reg_n_0_[6] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(data_reg_0_7_0_5_i_6__3_n_0),
        .O(\free_reg[4]_1 [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_0_5_i_3
       (.I0(\r_5_reg[15] [0]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[3]),
        .O(cams_0_io_alloc_bits[0]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_3__6
       (.I0(data_reg_0_7_0_5_i_7__6_n_0),
        .O(cams_7_io_key));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_0_5_i_4
       (.I0(\r_5_reg[15] [3]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[6]),
        .O(cams_0_io_alloc_bits[3]));
  LUT6 #(
    .INIT(64'h04FF0404FFFFFFFF)) 
    data_reg_0_7_0_5_i_4__6
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(data_reg_0_7_0_5_i_6__3_n_0),
        .I3(\free_reg[2]_0 ),
        .I4(\free_reg_n_0_[1] ),
        .I5(data_reg_0_7_0_5_i_8__6_n_0),
        .O(\free_reg[4]_1 [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_0_5_i_5__0
       (.I0(\r_5_reg[15] [2]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[5]),
        .O(cams_0_io_alloc_bits[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    data_reg_0_7_0_5_i_5__5
       (.I0(data_reg_0_7_0_5_i_6__3_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[7] ),
        .O(cams_7_io_alloc_ready));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_0_5_i_6__0
       (.I0(\r_5_reg[15] [5]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[8]),
        .O(cams_0_io_alloc_bits[5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_reg_0_7_0_5_i_6__3
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg[2]_0 ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[2] ),
        .O(data_reg_0_7_0_5_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_0_5_i_7
       (.I0(\r_5_reg[15] [4]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[7]),
        .O(cams_0_io_alloc_bits[4]));
  LUT6 #(
    .INIT(64'h0000000033333301)) 
    data_reg_0_7_0_5_i_7__6
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free[7]_i_2__6_n_0 ),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[1] ),
        .I4(\free_reg[2]_0 ),
        .I5(\free[6]_i_2__7_n_0 ),
        .O(data_reg_0_7_0_5_i_7__6_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    data_reg_0_7_0_5_i_8__6
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[6] ),
        .I4(\free[3]_i_2__6_n_0 ),
        .I5(\free_reg_n_0_[3] ),
        .O(data_reg_0_7_0_5_i_8__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_1 [1],cams_7_io_key,\free_reg[4]_1 [0]}),
        .DIA(cams_0_io_alloc_bits[13:12]),
        .DIB(cams_0_io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[13:12]),
        .DOB(data_io_data_MPORT_data_0[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_12_15_i_1
       (.I0(\r_5_reg[15] [13]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[16]),
        .O(cams_0_io_alloc_bits[13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_12_15_i_2
       (.I0(\r_5_reg[15] [12]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[15]),
        .O(cams_0_io_alloc_bits[12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_12_15_i_3
       (.I0(\r_5_reg[15] [15]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[18]),
        .O(cams_0_io_alloc_bits[15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_12_15_i_4
       (.I0(\r_5_reg[15] [14]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[17]),
        .O(cams_0_io_alloc_bits[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits[2:0]}),
        .ADDRD({1'b0,1'b0,\free_reg[4]_1 [1],cams_7_io_key,\free_reg[4]_1 [0]}),
        .DIA(cams_0_io_alloc_bits[7:6]),
        .DIB(cams_0_io_alloc_bits[9:8]),
        .DIC(cams_0_io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data_0[7:6]),
        .DOB(data_io_data_MPORT_data_0[9:8]),
        .DOC(data_io_data_MPORT_data_0[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(data_reg_0_7_0_5_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_6_11_i_1
       (.I0(\r_5_reg[15] [7]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[10]),
        .O(cams_0_io_alloc_bits[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_6_11_i_2
       (.I0(\r_5_reg[15] [6]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[9]),
        .O(cams_0_io_alloc_bits[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_6_11_i_3
       (.I0(\r_5_reg[15] [9]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[12]),
        .O(cams_0_io_alloc_bits[9]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_6_11_i_4
       (.I0(\r_5_reg[15] [8]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[11]),
        .O(cams_0_io_alloc_bits[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_6_11_i_5
       (.I0(\r_5_reg[15] [11]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[14]),
        .O(cams_0_io_alloc_bits[11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    data_reg_0_7_6_11_i_6
       (.I0(\r_5_reg[15] [10]),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(Q[13]),
        .O(cams_0_io_alloc_bits[10]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[16]_i_7 
       (.I0(data_io_data_MPORT_data_0[0]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[0]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[0]),
        .O(\elts_1_data_reg[16] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[17]_i_7 
       (.I0(data_io_data_MPORT_data_0[1]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[1]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[1]),
        .O(\elts_1_data_reg[17] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[18]_i_7 
       (.I0(data_io_data_MPORT_data_0[2]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[2]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[2]),
        .O(\elts_1_data_reg[18] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[19]_i_7 
       (.I0(data_io_data_MPORT_data_0[3]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[3]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[3]),
        .O(\elts_1_data_reg[19] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[20]_i_7 
       (.I0(data_io_data_MPORT_data_0[4]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[4]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[4]),
        .O(\elts_1_data_reg[20] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[21]_i_7 
       (.I0(data_io_data_MPORT_data_0[5]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[5]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[5]),
        .O(\elts_1_data_reg[21] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[22]_i_7 
       (.I0(data_io_data_MPORT_data_0[6]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[6]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[6]),
        .O(\elts_1_data_reg[22] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[23]_i_7 
       (.I0(data_io_data_MPORT_data_0[7]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[7]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[7]),
        .O(\elts_1_data_reg[23] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[24]_i_7 
       (.I0(data_io_data_MPORT_data_0[8]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[8]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[8]),
        .O(\elts_1_data_reg[24] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[25]_i_7 
       (.I0(data_io_data_MPORT_data_0[9]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[9]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[9]),
        .O(\elts_1_data_reg[25] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[26]_i_7 
       (.I0(data_io_data_MPORT_data_0[10]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[10]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[10]),
        .O(\elts_1_data_reg[26] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[27]_i_7 
       (.I0(data_io_data_MPORT_data_0[11]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[11]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[11]),
        .O(\elts_1_data_reg[27] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[28]_i_7 
       (.I0(data_io_data_MPORT_data_0[12]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[12]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[12]),
        .O(\elts_1_data_reg[28] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[29]_i_7 
       (.I0(data_io_data_MPORT_data_0[13]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[13]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[13]),
        .O(\elts_1_data_reg[29] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[30]_i_7 
       (.I0(data_io_data_MPORT_data_0[14]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[14]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[14]),
        .O(\elts_1_data_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \elts_1_data[31]_i_15 
       (.I0(cams_7_io_alloc_ready),
        .I1(full_reg_0),
        .I2(sync_0_reg),
        .I3(\free_reg[4]_0 ),
        .I4(\r_4_reg[2] ),
        .I5(\elts_1_data[31]_i_23_n_0 ),
        .O(\elts_1_data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF99FFFFFFFFFF99F)) 
    \elts_1_data[31]_i_23 
       (.I0(\elts_1_data[31]_i_31_n_0 ),
        .I1(sinkD_io_a_tlSource_bits[0]),
        .I2(sinkD_io_a_tlSource_bits[1]),
        .I3(data_reg_0_7_0_5_i_7__6_n_0),
        .I4(sinkD_io_a_tlSource_bits[2]),
        .I5(\free_reg[4]_1 [1]),
        .O(\elts_1_data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \elts_1_data[31]_i_31 
       (.I0(data_reg_0_7_0_5_i_8__6_n_0),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[2]_0 ),
        .I3(data_reg_0_7_0_5_i_6__3_n_0),
        .I4(\free_reg_n_0_[5] ),
        .I5(\free_reg_n_0_[4] ),
        .O(\elts_1_data[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \elts_1_data[31]_i_9 
       (.I0(data_io_data_MPORT_data_0[15]),
        .I1(\elts_1_data[31]_i_15_n_0 ),
        .I2(sinkD_io_a_tlSource_bits[3]),
        .I3(data_io_data_MPORT_data[15]),
        .I4(\free_reg[6]_2 ),
        .I5(cams_0_io_alloc_bits[15]),
        .O(\elts_1_data_reg[31] ));
  LUT5 #(
    .INIT(32'hC8FFC8C8)) 
    \free[1]_i_1__3 
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .I2(a_first_reg_0),
        .I3(\ram_source_reg[3] ),
        .I4(\ram_source_reg[2] ),
        .O(_free_T_2[1]));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F0E0)) 
    \free[2]_i_1__3 
       (.I0(\free_reg[2]_0 ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(a_first_reg_0),
        .I4(\ram_source_reg[3] ),
        .I5(\ram_source_reg[2]_0 ),
        .O(_free_T_2[2]));
  LUT5 #(
    .INIT(32'hC8FFC8C8)) 
    \free[3]_i_1__3 
       (.I0(\free[3]_i_2__6_n_0 ),
        .I1(\free_reg_n_0_[3] ),
        .I2(a_first_reg_0),
        .I3(\ram_source_reg[3] ),
        .I4(\ram_source_reg[2]_1 ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[3]_i_2__6 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg[2]_0 ),
        .O(\free[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \free[4]_i_1__5 
       (.I0(\free_reg[4]_0 ),
        .I1(\free_reg[4]_1 [1]),
        .I2(a_first_reg),
        .I3(\free_reg_n_0_[4] ),
        .I4(\ram_source_reg[3] ),
        .I5(\ram_source_reg[2]_5 ),
        .O(_free_T_2[4]));
  LUT6 #(
    .INIT(64'h5555553FFFFFFF3F)) 
    \free[4]_i_2__2 
       (.I0(\r_4_reg[1] [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\state_reg[1] ),
        .I4(\state_reg[0]_0 ),
        .I5(\r_4_reg[1] [1]),
        .O(\free_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCCC8FFFFCCC8CCC8)) 
    \free[5]_i_1__3 
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(data_reg_0_7_0_5_i_6__3_n_0),
        .I3(a_first_reg_0),
        .I4(\ram_source_reg[3] ),
        .I5(\ram_source_reg[2]_2 ),
        .O(_free_T_2[5]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[6]_i_1__3 
       (.I0(\free[6]_i_2__7_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[6] ),
        .I3(\ram_source_reg[3] ),
        .I4(\ram_source_reg[2]_3 ),
        .O(_free_T_2[6]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \free[6]_i_2__7 
       (.I0(\free[3]_i_2__6_n_0 ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[4] ),
        .O(\free[6]_i_2__7_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \free[7]_i_1__3 
       (.I0(\free[7]_i_2__6_n_0 ),
        .I1(a_first_reg_0),
        .I2(\free_reg_n_0_[7] ),
        .I3(\ram_source_reg[3] ),
        .I4(\ram_source_reg[2]_4 ),
        .O(_free_T_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \free[7]_i_2__6 
       (.I0(\free_reg_n_0_[6] ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(data_reg_0_7_0_5_i_6__3_n_0),
        .O(\free[7]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h2AFFFFFF)) 
    \free[7]_i_5__3 
       (.I0(\q_last_count_reg[4]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1] ),
        .I3(valid_reg),
        .I4(source_valid_io_out),
        .O(\free_reg[7]_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[0]_0 ),
        .Q(\free_reg[2]_0 ),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT3 #(
    .INIT(8'hFB)) 
    \io_axi4_0_arid[0]_INST_0_i_22 
       (.I0(full_reg),
        .I1(chiplink_auto_mbypass_out_a_bits_opcode),
        .I2(\cdc_reg_reg[5] ),
        .O(a_isSupported));
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \io_axi4_0_arid[0]_INST_0_i_28 
       (.I0(Q[0]),
        .I1(\state_reg[1] ),
        .I2(\state_reg[0]_0 ),
        .I3(\r_1_reg[1]_0 ),
        .I4(bypass_reg_rep),
        .O(chiplink_auto_mbypass_out_a_bits_opcode));
  LUT6 #(
    .INIT(64'hF800000008000000)) 
    \q_last_count[4]_i_8 
       (.I0(bypass_reg_rep_0),
        .I1(\stalls_id_6_reg[1] ),
        .I2(\saved_address_reg[31]_0 ),
        .I3(p_29_in),
        .I4(p_30_in),
        .I5(\stalls_id_5_reg[0] ),
        .O(\q_last_count_reg[4] ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \source_r[1]_i_3 
       (.I0(data_reg_0_7_0_5_i_7__6_n_0),
        .I1(\free_reg[6]_0 ),
        .I2(\r_4_reg[1]_0 ),
        .I3(\free_reg[6]_1 ),
        .I4(\cdc_reg_reg[13] ),
        .I5(ADDRD),
        .O(\source_r_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_8
   (\state_reg[0] ,
    p_0_in,
    Q,
    \state_reg[1] ,
    \state_reg[0]_0 ,
    sinkD_io_c_clSource,
    \q_last_count_reg_4__s_port_] ,
    \q_last_count_reg_3__s_port_] ,
    \q_last_count_reg_2__s_port_] ,
    \q_last_count_reg_1__s_port_] ,
    \q_last_count_reg_0__s_port_] ,
    mbypass_auto_in_1_c_valid,
    mbypass_auto_in_1_c_bits_source,
    io_alloc_bits,
    D,
    c_first_reg,
    bypass_reg_rep,
    valid_reg,
    source_valid_io_out,
    c_first,
    sync_0_reg,
    q_release,
    r_1,
    state,
    resetn,
    sinkD_io_a_tlSource_bits,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    \cdc_reg_reg[31] ,
    \r_5_reg[15] ,
    \q_last_count_reg[2]_0 ,
    q_last_first,
    q_last_beats_c,
    q_last_count_reg,
    \q_last_count_reg[1]_0 ,
    \q_last_count_reg[0]_0 ,
    _q_last_beats_c_T_1,
    \source_r_reg[2] ,
    clk,
    SR,
    \free_reg[1]_0 );
  output \state_reg[0] ;
  output p_0_in;
  output [1:0]Q;
  output \state_reg[1] ;
  output \state_reg[0]_0 ;
  output [15:0]sinkD_io_c_clSource;
  output \q_last_count_reg_4__s_port_] ;
  output \q_last_count_reg_3__s_port_] ;
  output \q_last_count_reg_2__s_port_] ;
  output \q_last_count_reg_1__s_port_] ;
  output \q_last_count_reg_0__s_port_] ;
  output mbypass_auto_in_1_c_valid;
  output [2:0]mbypass_auto_in_1_c_bits_source;
  output [15:0]io_alloc_bits;
  output [2:0]D;
  output c_first_reg;
  input bypass_reg_rep;
  input valid_reg;
  input source_valid_io_out;
  input c_first;
  input sync_0_reg;
  input q_release;
  input [0:0]r_1;
  input [1:0]state;
  input resetn;
  input [2:0]sinkD_io_a_tlSource_bits;
  input \state_reg[0]_1 ;
  input \state_reg[0]_2 ;
  input [15:0]\cdc_reg_reg[31] ;
  input [15:0]\r_5_reg[15] ;
  input \q_last_count_reg[2]_0 ;
  input q_last_first;
  input [2:0]q_last_beats_c;
  input [4:0]q_last_count_reg;
  input \q_last_count_reg[1]_0 ;
  input \q_last_count_reg[0]_0 ;
  input [1:0]_q_last_beats_c_T_1;
  input [2:0]\source_r_reg[2] ;
  input clk;
  input [0:0]SR;
  input [1:0]\free_reg[1]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [7:2]_free_T_2;
  wire _io_c_valid_T;
  wire [1:0]_q_last_beats_c_T_1;
  wire bypass__0;
  wire bypass_reg_rep;
  wire c_first;
  wire c_first_reg;
  wire cam_io_alloc_ready;
  wire [2:0]cam_io_key;
  wire [15:0]\cdc_reg_reg[31] ;
  wire clk;
  wire [15:0]data_io_data_MPORT_data;
  wire data_reg_0_7_0_5_i_16__0_n_0;
  wire data_reg_0_7_0_5_i_17__0_n_0;
  wire data_reg_0_7_0_5_i_18__0_n_0;
  wire data_reg_0_7_0_5_i_19__0_n_0;
  wire \elts_1_data[31]_i_12_n_0 ;
  wire \free[3]_i_2__7_n_0 ;
  wire \free[4]_i_2__3_n_0 ;
  wire [1:0]\free_reg[1]_0 ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire [15:0]io_alloc_bits;
  wire [2:1]io_key_hi;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire mbypass_auto_in_1_c_valid;
  wire p_0_in;
  wire p_2_in;
  wire [2:0]q_last_beats_c;
  wire [4:0]q_last_count_reg;
  wire \q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[1]_0 ;
  wire \q_last_count_reg[2]_0 ;
  wire q_last_count_reg_0__s_net_1;
  wire q_last_count_reg_1__s_net_1;
  wire q_last_count_reg_2__s_net_1;
  wire q_last_count_reg_3__s_net_1;
  wire q_last_count_reg_4__s_net_1;
  wire q_last_first;
  wire q_release;
  wire [0:0]r_1;
  wire [15:0]\r_5_reg[15] ;
  wire resetn;
  wire [2:0]sinkD_io_a_tlSource_bits;
  wire [15:0]sinkD_io_c_clSource;
  wire [2:0]\source_r_reg[2] ;
  wire source_valid_io_out;
  wire [1:0]state;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[1] ;
  wire sync_0_reg;
  wire valid_reg;
  wire xmit;
  wire [1:0]NLW_data_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_data_reg_0_7_6_11_DOD_UNCONNECTED;

  assign \q_last_count_reg_0__s_port_]  = q_last_count_reg_0__s_net_1;
  assign \q_last_count_reg_1__s_port_]  = q_last_count_reg_1__s_net_1;
  assign \q_last_count_reg_2__s_port_]  = q_last_count_reg_2__s_net_1;
  assign \q_last_count_reg_3__s_port_]  = q_last_count_reg_3__s_net_1;
  assign \q_last_count_reg_4__s_port_]  = q_last_count_reg_4__s_net_1;
  LUT4 #(
    .INIT(16'h7F70)) 
    c_first_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\state_reg[0] ),
        .I3(c_first),
        .O(c_first_reg));
  LUT6 #(
    .INIT(64'h8888088800000000)) 
    \counter_2[3]_i_6 
       (.I0(source_valid_io_out),
        .I1(valid_reg),
        .I2(c_first),
        .I3(q_release),
        .I4(cam_io_alloc_ready),
        .I5(xmit),
        .O(mbypass_auto_in_1_c_valid));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cam_io_key}),
        .DIA(io_alloc_bits[1:0]),
        .DIB(io_alloc_bits[3:2]),
        .DIC(io_alloc_bits[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[1:0]),
        .DOB(data_io_data_MPORT_data[3:2]),
        .DOC(data_io_data_MPORT_data[5:4]),
        .DOD(NLW_data_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEFEE)) 
    data_reg_0_7_0_5_i_10__5
       (.I0(data_reg_0_7_0_5_i_19__0_n_0),
        .I1(io_key_hi[1]),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[3] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(cam_io_key[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    data_reg_0_7_0_5_i_11__2
       (.I0(data_reg_0_7_0_5_i_16__0_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\free_reg_n_0_[7] ),
        .O(cam_io_alloc_ready));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    data_reg_0_7_0_5_i_12__1
       (.I0(p_2_in),
        .I1(state[1]),
        .I2(state[0]),
        .O(xmit));
  LUT3 #(
    .INIT(8'hFE)) 
    data_reg_0_7_0_5_i_16__0
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .O(data_reg_0_7_0_5_i_16__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    data_reg_0_7_0_5_i_17__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(data_reg_0_7_0_5_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h0000010100000100)) 
    data_reg_0_7_0_5_i_18__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\free_reg_n_0_[2] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[3] ),
        .I5(\free_reg_n_0_[4] ),
        .O(data_reg_0_7_0_5_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    data_reg_0_7_0_5_i_19__0
       (.I0(data_reg_0_7_0_5_i_16__0_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\free_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(data_reg_0_7_0_5_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    data_reg_0_7_0_5_i_1__7
       (.I0(cam_io_alloc_ready),
        .I1(xmit),
        .I2(bypass_reg_rep),
        .I3(c_first),
        .I4(sync_0_reg),
        .I5(q_release),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    data_reg_0_7_0_5_i_20
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[3] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(io_key_hi[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_0_5_i_2__7
       (.I0(\cdc_reg_reg[31] [1]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [1]),
        .O(io_alloc_bits[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_0_5_i_3__7
       (.I0(\cdc_reg_reg[31] [0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [0]),
        .O(io_alloc_bits[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_0_5_i_4__7
       (.I0(\cdc_reg_reg[31] [3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [3]),
        .O(io_alloc_bits[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_0_5_i_5__6
       (.I0(\cdc_reg_reg[31] [2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [2]),
        .O(io_alloc_bits[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_0_5_i_6__4
       (.I0(\cdc_reg_reg[31] [5]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [5]),
        .O(io_alloc_bits[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_0_5_i_7__7
       (.I0(\cdc_reg_reg[31] [4]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [4]),
        .O(io_alloc_bits[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00050004)) 
    data_reg_0_7_0_5_i_8__7
       (.I0(data_reg_0_7_0_5_i_16__0_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[2] ),
        .I3(data_reg_0_7_0_5_i_17__0_n_0),
        .I4(\free_reg_n_0_[7] ),
        .I5(data_reg_0_7_0_5_i_18__0_n_0),
        .O(cam_io_key[2]));
  LUT6 #(
    .INIT(64'h00000000FFFFFF54)) 
    data_reg_0_7_0_5_i_9__6
       (.I0(data_reg_0_7_0_5_i_16__0_n_0),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\free_reg_n_0_[2] ),
        .I4(\free_reg_n_0_[3] ),
        .I5(data_reg_0_7_0_5_i_17__0_n_0),
        .O(cam_io_key[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cam_io_key}),
        .DIA(io_alloc_bits[13:12]),
        .DIB(io_alloc_bits[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[13:12]),
        .DOB(data_io_data_MPORT_data[15:14]),
        .DOC(NLW_data_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_data_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_12_15_i_1__0
       (.I0(\cdc_reg_reg[31] [13]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [13]),
        .O(io_alloc_bits[13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_12_15_i_2__0
       (.I0(\cdc_reg_reg[31] [12]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [12]),
        .O(io_alloc_bits[12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_12_15_i_3__0
       (.I0(\cdc_reg_reg[31] [15]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [15]),
        .O(io_alloc_bits[15]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_12_15_i_4__0
       (.I0(\cdc_reg_reg[31] [14]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [14]),
        .O(io_alloc_bits[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M data_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRB({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRC({1'b0,1'b0,sinkD_io_a_tlSource_bits}),
        .ADDRD({1'b0,1'b0,cam_io_key}),
        .DIA(io_alloc_bits[7:6]),
        .DIB(io_alloc_bits[9:8]),
        .DIC(io_alloc_bits[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_io_data_MPORT_data[7:6]),
        .DOB(data_io_data_MPORT_data[9:8]),
        .DOC(data_io_data_MPORT_data[11:10]),
        .DOD(NLW_data_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_6_11_i_1__0
       (.I0(\cdc_reg_reg[31] [7]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [7]),
        .O(io_alloc_bits[7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_6_11_i_2__0
       (.I0(\cdc_reg_reg[31] [6]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [6]),
        .O(io_alloc_bits[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_6_11_i_3__0
       (.I0(\cdc_reg_reg[31] [9]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [9]),
        .O(io_alloc_bits[9]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_6_11_i_4__0
       (.I0(\cdc_reg_reg[31] [8]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [8]),
        .O(io_alloc_bits[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_6_11_i_5__0
       (.I0(\cdc_reg_reg[31] [11]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [11]),
        .O(io_alloc_bits[11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    data_reg_0_7_6_11_i_6__0
       (.I0(\cdc_reg_reg[31] [10]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [10]),
        .O(io_alloc_bits[10]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[16]_i_3 
       (.I0(\cdc_reg_reg[31] [0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [0]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[0]),
        .O(sinkD_io_c_clSource[0]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[17]_i_3 
       (.I0(\cdc_reg_reg[31] [1]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [1]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[1]),
        .O(sinkD_io_c_clSource[1]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[18]_i_3 
       (.I0(\cdc_reg_reg[31] [2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [2]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[2]),
        .O(sinkD_io_c_clSource[2]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[19]_i_3 
       (.I0(\cdc_reg_reg[31] [3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [3]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[3]),
        .O(sinkD_io_c_clSource[3]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[20]_i_3 
       (.I0(\cdc_reg_reg[31] [4]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [4]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[4]),
        .O(sinkD_io_c_clSource[4]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[21]_i_3 
       (.I0(\cdc_reg_reg[31] [5]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [5]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[5]),
        .O(sinkD_io_c_clSource[5]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[22]_i_3 
       (.I0(\cdc_reg_reg[31] [6]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [6]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[6]),
        .O(sinkD_io_c_clSource[6]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[23]_i_3 
       (.I0(\cdc_reg_reg[31] [7]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [7]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[7]),
        .O(sinkD_io_c_clSource[7]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[24]_i_3 
       (.I0(\cdc_reg_reg[31] [8]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [8]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[8]),
        .O(sinkD_io_c_clSource[8]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[25]_i_3 
       (.I0(\cdc_reg_reg[31] [9]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [9]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[9]),
        .O(sinkD_io_c_clSource[9]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[26]_i_3 
       (.I0(\cdc_reg_reg[31] [10]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [10]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[10]),
        .O(sinkD_io_c_clSource[10]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[27]_i_3 
       (.I0(\cdc_reg_reg[31] [11]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [11]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[11]),
        .O(sinkD_io_c_clSource[11]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[28]_i_3 
       (.I0(\cdc_reg_reg[31] [12]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [12]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[12]),
        .O(sinkD_io_c_clSource[12]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[29]_i_3 
       (.I0(\cdc_reg_reg[31] [13]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [13]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[13]),
        .O(sinkD_io_c_clSource[13]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[30]_i_3 
       (.I0(\cdc_reg_reg[31] [14]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [14]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[14]),
        .O(sinkD_io_c_clSource[14]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \elts_1_data[31]_i_12 
       (.I0(cam_io_key[1]),
        .I1(sinkD_io_a_tlSource_bits[1]),
        .I2(cam_io_key[0]),
        .I3(sinkD_io_a_tlSource_bits[0]),
        .I4(cam_io_key[2]),
        .I5(sinkD_io_a_tlSource_bits[2]),
        .O(\elts_1_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \elts_1_data[31]_i_4 
       (.I0(\cdc_reg_reg[31] [15]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\r_5_reg[15] [15]),
        .I4(bypass__0),
        .I5(data_io_data_MPORT_data[15]),
        .O(sinkD_io_c_clSource[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \elts_1_data[31]_i_7 
       (.I0(\elts_1_data[31]_i_12_n_0 ),
        .I1(p_0_in),
        .O(bypass__0));
  LUT6 #(
    .INIT(64'hABAAFFFF03000300)) 
    \free[2]_i_1__7 
       (.I0(data_reg_0_7_0_5_i_17__0_n_0),
        .I1(sinkD_io_a_tlSource_bits[2]),
        .I2(sinkD_io_a_tlSource_bits[0]),
        .I3(\state_reg[0]_1 ),
        .I4(p_0_in),
        .I5(\free_reg_n_0_[2] ),
        .O(_free_T_2[2]));
  LUT6 #(
    .INIT(64'h7555FFFF30003000)) 
    \free[3]_i_1__7 
       (.I0(\free[3]_i_2__7_n_0 ),
        .I1(sinkD_io_a_tlSource_bits[2]),
        .I2(sinkD_io_a_tlSource_bits[0]),
        .I3(\state_reg[0]_1 ),
        .I4(p_0_in),
        .I5(\free_reg_n_0_[3] ),
        .O(_free_T_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \free[3]_i_2__7 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[3] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\free[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h7555FFFF30003000)) 
    \free[4]_i_1__7 
       (.I0(\free[4]_i_2__3_n_0 ),
        .I1(sinkD_io_a_tlSource_bits[0]),
        .I2(sinkD_io_a_tlSource_bits[2]),
        .I3(\state_reg[0]_2 ),
        .I4(p_0_in),
        .I5(\free_reg_n_0_[4] ),
        .O(_free_T_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \free[4]_i_2__3 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[3] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\free[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hD555FFFFC000C000)) 
    \free[5]_i_1__7 
       (.I0(io_key_hi[1]),
        .I1(sinkD_io_a_tlSource_bits[2]),
        .I2(sinkD_io_a_tlSource_bits[0]),
        .I3(\state_reg[0]_2 ),
        .I4(p_0_in),
        .I5(\free_reg_n_0_[5] ),
        .O(_free_T_2[5]));
  LUT6 #(
    .INIT(64'h7555FFFF30003000)) 
    \free[6]_i_1__7 
       (.I0(io_key_hi[2]),
        .I1(sinkD_io_a_tlSource_bits[0]),
        .I2(sinkD_io_a_tlSource_bits[2]),
        .I3(\state_reg[0]_1 ),
        .I4(p_0_in),
        .I5(\free_reg_n_0_[6] ),
        .O(_free_T_2[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \free[6]_i_2__6 
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[6] ),
        .I4(\free_reg_n_0_[2] ),
        .I5(data_reg_0_7_0_5_i_17__0_n_0),
        .O(io_key_hi[2]));
  LUT6 #(
    .INIT(64'hD555FFFFC000C000)) 
    \free[7]_i_1__7 
       (.I0(data_reg_0_7_0_5_i_19__0_n_0),
        .I1(sinkD_io_a_tlSource_bits[2]),
        .I2(sinkD_io_a_tlSource_bits[0]),
        .I3(\state_reg[0]_1 ),
        .I4(p_0_in),
        .I5(\free_reg_n_0_[7] ),
        .O(_free_T_2[7]));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[1]_0 [0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\free_reg[1]_0 [1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_2[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  LUT4 #(
    .INIT(16'hE626)) 
    \q_last_count[0]_i_1__0 
       (.I0(q_last_count_reg[0]),
        .I1(\state_reg[0] ),
        .I2(q_last_first),
        .I3(_q_last_beats_c_T_1[0]),
        .O(q_last_count_reg_0__s_net_1));
  LUT6 #(
    .INIT(64'h3A350000FF000000)) 
    \q_last_count[1]_i_1__1 
       (.I0(q_last_count_reg[0]),
        .I1(_q_last_beats_c_T_1[1]),
        .I2(q_last_first),
        .I3(q_last_count_reg[1]),
        .I4(resetn),
        .I5(\state_reg[0] ),
        .O(q_last_count_reg_1__s_net_1));
  LUT6 #(
    .INIT(64'hE2D10000FF000000)) 
    \q_last_count[2]_i_1__1 
       (.I0(\q_last_count_reg[0]_0 ),
        .I1(q_last_first),
        .I2(q_last_beats_c[0]),
        .I3(q_last_count_reg[2]),
        .I4(resetn),
        .I5(\state_reg[0] ),
        .O(q_last_count_reg_2__s_net_1));
  LUT6 #(
    .INIT(64'hE2D10000FF000000)) 
    \q_last_count[3]_i_1__1 
       (.I0(\q_last_count_reg[1]_0 ),
        .I1(q_last_first),
        .I2(q_last_beats_c[1]),
        .I3(q_last_count_reg[3]),
        .I4(resetn),
        .I5(\state_reg[0] ),
        .O(q_last_count_reg_3__s_net_1));
  LUT6 #(
    .INIT(64'hE2D10000FF000000)) 
    \q_last_count[4]_i_1__0 
       (.I0(\q_last_count_reg[2]_0 ),
        .I1(q_last_first),
        .I2(q_last_beats_c[2]),
        .I3(q_last_count_reg[4]),
        .I4(resetn),
        .I5(\state_reg[0] ),
        .O(q_last_count_reg_4__s_net_1));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \saved_source[1]_i_1__0 
       (.I0(q_release),
        .I1(\source_r_reg[2] [0]),
        .I2(c_first),
        .I3(cam_io_key[0]),
        .O(mbypass_auto_in_1_c_bits_source[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \saved_source[2]_i_1__0 
       (.I0(q_release),
        .I1(\source_r_reg[2] [1]),
        .I2(c_first),
        .I3(cam_io_key[1]),
        .O(mbypass_auto_in_1_c_bits_source[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \saved_source[3]_i_1__0 
       (.I0(q_release),
        .I1(\source_r_reg[2] [2]),
        .I2(c_first),
        .I3(cam_io_key[2]),
        .O(mbypass_auto_in_1_c_bits_source[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \source_r[0]_i_1__0 
       (.I0(cam_io_key[0]),
        .I1(c_first),
        .I2(\source_r_reg[2] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \source_r[1]_i_1__0 
       (.I0(cam_io_key[1]),
        .I1(c_first),
        .I2(\source_r_reg[2] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \source_r[2]_i_1__0 
       (.I0(cam_io_key[2]),
        .I1(c_first),
        .I2(\source_r_reg[2] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h0BCBF0F0)) 
    \state[0]_i_1__3 
       (.I0(r_1),
        .I1(state[1]),
        .I2(state[0]),
        .I3(p_2_in),
        .I4(\state_reg[0] ),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h38F80000CCCC0000)) 
    \state[1]_i_1__3 
       (.I0(r_1),
        .I1(state[1]),
        .I2(state[0]),
        .I3(p_2_in),
        .I4(resetn),
        .I5(\state_reg[0] ),
        .O(\state_reg[1] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \state[1]_i_2__0 
       (.I0(q_last_count_reg[3]),
        .I1(q_last_count_reg[4]),
        .I2(q_last_count_reg[2]),
        .I3(q_last_count_reg[1]),
        .I4(q_last_count_reg[0]),
        .O(p_2_in));
  LUT5 #(
    .INIT(32'h5D000000)) 
    \state[1]_i_3__2 
       (.I0(xmit),
        .I1(_io_c_valid_T),
        .I2(bypass_reg_rep),
        .I3(valid_reg),
        .I4(source_valid_io_out),
        .O(\state_reg[0] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \state[1]_i_4__0 
       (.I0(c_first),
        .I1(q_release),
        .I2(cam_io_alloc_ready),
        .O(_io_c_valid_T));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_9
   (\q_last_count_reg_3__s_port_] ,
    \q_last_count_reg_0__s_port_] ,
    \q_last_count_reg_2__s_port_] ,
    \q_last_count_reg[0]_0 ,
    \counter_3_reg[0] ,
    E,
    \flight_reg[3] ,
    \q_last_count_reg_4__s_port_] ,
    \q_last_count_reg_1__s_port_] ,
    d_first_reg,
    \state_reg[1] ,
    \state_reg[0] ,
    resetn,
    \cdc_reg_reg[3] ,
    q_last_count_reg,
    \q_last_count_reg[2]_0 ,
    \q_last_count_reg[2]_1 ,
    \q_last_count_reg[0]_1 ,
    \cdc_reg_reg[4] ,
    valid_reg,
    source_valid_io_out,
    \state_reg[1]_0 ,
    state_0_reg,
    valid_reg_reg,
    \beatsLeft_reg[1] ,
    maybe_full_reg,
    state_0,
    sync_0_reg,
    \counter_3_reg[3] ,
    D,
    \cdc_reg_reg[9] ,
    \cdc_reg_reg[12] ,
    d_first,
    Q,
    \cdc_reg_reg[5] ,
    \state_reg[1]_1 ,
    \cdc_reg_reg[5]_0 ,
    \state_reg[0]_0 ,
    \state_reg[1]_2 ,
    \q_last_count_reg[2]_2 ,
    SR,
    clk);
  output \q_last_count_reg_3__s_port_] ;
  output \q_last_count_reg_0__s_port_] ;
  output \q_last_count_reg_2__s_port_] ;
  output \q_last_count_reg[0]_0 ;
  output \counter_3_reg[0] ;
  output [0:0]E;
  output \flight_reg[3] ;
  output \q_last_count_reg_4__s_port_] ;
  output \q_last_count_reg_1__s_port_] ;
  output d_first_reg;
  output \state_reg[1] ;
  output \state_reg[0] ;
  input resetn;
  input \cdc_reg_reg[3] ;
  input [4:0]q_last_count_reg;
  input \q_last_count_reg[2]_0 ;
  input \q_last_count_reg[2]_1 ;
  input \q_last_count_reg[0]_1 ;
  input \cdc_reg_reg[4] ;
  input valid_reg;
  input source_valid_io_out;
  input \state_reg[1]_0 ;
  input state_0_reg;
  input valid_reg_reg;
  input \beatsLeft_reg[1] ;
  input maybe_full_reg;
  input state_0;
  input sync_0_reg;
  input \counter_3_reg[3] ;
  input [1:0]D;
  input \cdc_reg_reg[9] ;
  input \cdc_reg_reg[12] ;
  input d_first;
  input [1:0]Q;
  input \cdc_reg_reg[5] ;
  input \state_reg[1]_1 ;
  input [1:0]\cdc_reg_reg[5]_0 ;
  input \state_reg[0]_0 ;
  input \state_reg[1]_2 ;
  input \q_last_count_reg[2]_2 ;
  input [0:0]SR;
  input clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [31:0]_free_T_1;
  wire \beatsLeft_reg[1] ;
  wire \cdc_reg_reg[12] ;
  wire \cdc_reg_reg[3] ;
  wire \cdc_reg_reg[4] ;
  wire \cdc_reg_reg[5] ;
  wire [1:0]\cdc_reg_reg[5]_0 ;
  wire \cdc_reg_reg[9] ;
  wire clk;
  wire \counter_3[3]_i_9_n_0 ;
  wire \counter_3_reg[0] ;
  wire \counter_3_reg[3] ;
  wire d_first;
  wire d_first_reg;
  wire \flight_reg[3] ;
  wire \free[10]_i_2_n_0 ;
  wire \free[10]_i_3_n_0 ;
  wire \free[12]_i_2_n_0 ;
  wire \free[12]_i_3_n_0 ;
  wire \free[14]_i_2_n_0 ;
  wire \free[15]_i_2_n_0 ;
  wire \free[15]_i_3_n_0 ;
  wire \free[15]_i_4_n_0 ;
  wire \free[16]_i_2_n_0 ;
  wire \free[16]_i_3_n_0 ;
  wire \free[17]_i_2_n_0 ;
  wire \free[18]_i_2_n_0 ;
  wire \free[18]_i_3_n_0 ;
  wire \free[18]_i_4_n_0 ;
  wire \free[19]_i_2_n_0 ;
  wire \free[20]_i_2_n_0 ;
  wire \free[20]_i_3_n_0 ;
  wire \free[20]_i_4_n_0 ;
  wire \free[20]_i_5_n_0 ;
  wire \free[21]_i_2_n_0 ;
  wire \free[22]_i_2_n_0 ;
  wire \free[22]_i_3_n_0 ;
  wire \free[22]_i_4_n_0 ;
  wire \free[23]_i_2_n_0 ;
  wire \free[24]_i_2_n_0 ;
  wire \free[24]_i_3_n_0 ;
  wire \free[24]_i_4_n_0 ;
  wire \free[25]_i_2_n_0 ;
  wire \free[25]_i_3_n_0 ;
  wire \free[25]_i_4_n_0 ;
  wire \free[26]_i_2_n_0 ;
  wire \free[26]_i_3_n_0 ;
  wire \free[26]_i_4_n_0 ;
  wire \free[27]_i_2_n_0 ;
  wire \free[27]_i_3_n_0 ;
  wire \free[28]_i_2_n_0 ;
  wire \free[28]_i_3_n_0 ;
  wire \free[28]_i_4_n_0 ;
  wire \free[29]_i_2_n_0 ;
  wire \free[29]_i_3_n_0 ;
  wire \free[30]_i_2_n_0 ;
  wire \free[30]_i_3_n_0 ;
  wire \free[30]_i_4_n_0 ;
  wire \free[30]_i_5_n_0 ;
  wire \free[30]_i_6_n_0 ;
  wire \free[30]_i_7_n_0 ;
  wire \free[30]_i_8_n_0 ;
  wire \free[31]_i_2_n_0 ;
  wire \free[31]_i_3_n_0 ;
  wire \free[31]_i_4_n_0 ;
  wire \free[31]_i_5_n_0 ;
  wire \free[31]_i_6_n_0 ;
  wire \free[31]_i_7_n_0 ;
  wire \free[31]_i_9_n_0 ;
  wire \free[7]_i_2__8_n_0 ;
  wire \free[9]_i_2_n_0 ;
  wire \free[9]_i_3_n_0 ;
  wire \free_reg_n_0_[0] ;
  wire \free_reg_n_0_[10] ;
  wire \free_reg_n_0_[11] ;
  wire \free_reg_n_0_[12] ;
  wire \free_reg_n_0_[13] ;
  wire \free_reg_n_0_[14] ;
  wire \free_reg_n_0_[15] ;
  wire \free_reg_n_0_[16] ;
  wire \free_reg_n_0_[17] ;
  wire \free_reg_n_0_[18] ;
  wire \free_reg_n_0_[19] ;
  wire \free_reg_n_0_[1] ;
  wire \free_reg_n_0_[20] ;
  wire \free_reg_n_0_[21] ;
  wire \free_reg_n_0_[22] ;
  wire \free_reg_n_0_[23] ;
  wire \free_reg_n_0_[24] ;
  wire \free_reg_n_0_[25] ;
  wire \free_reg_n_0_[26] ;
  wire \free_reg_n_0_[27] ;
  wire \free_reg_n_0_[28] ;
  wire \free_reg_n_0_[29] ;
  wire \free_reg_n_0_[2] ;
  wire \free_reg_n_0_[30] ;
  wire \free_reg_n_0_[31] ;
  wire \free_reg_n_0_[3] ;
  wire \free_reg_n_0_[4] ;
  wire \free_reg_n_0_[5] ;
  wire \free_reg_n_0_[6] ;
  wire \free_reg_n_0_[7] ;
  wire \free_reg_n_0_[8] ;
  wire \free_reg_n_0_[9] ;
  wire maybe_full_reg;
  wire [4:0]q_last_count_reg;
  wire \q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[0]_1 ;
  wire \q_last_count_reg[2]_0 ;
  wire \q_last_count_reg[2]_1 ;
  wire \q_last_count_reg[2]_2 ;
  wire q_last_count_reg_0__s_net_1;
  wire q_last_count_reg_1__s_net_1;
  wire q_last_count_reg_2__s_net_1;
  wire q_last_count_reg_3__s_net_1;
  wire q_last_count_reg_4__s_net_1;
  wire resetn;
  wire source_valid_io_out;
  wire state_0;
  wire state_0_reg;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire sync_0_reg;
  wire valid_reg;
  wire valid_reg_reg;

  assign \q_last_count_reg_0__s_port_]  = q_last_count_reg_0__s_net_1;
  assign \q_last_count_reg_1__s_port_]  = q_last_count_reg_1__s_net_1;
  assign \q_last_count_reg_2__s_port_]  = q_last_count_reg_2__s_net_1;
  assign \q_last_count_reg_3__s_port_]  = q_last_count_reg_3__s_net_1;
  assign \q_last_count_reg_4__s_port_]  = q_last_count_reg_4__s_net_1;
  LUT6 #(
    .INIT(64'h0000000011000100)) 
    \counter_3[3]_i_1 
       (.I0(\counter_3_reg[0] ),
        .I1(valid_reg_reg),
        .I2(\beatsLeft_reg[1] ),
        .I3(maybe_full_reg),
        .I4(state_0),
        .I5(sync_0_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000AA002020)) 
    \counter_3[3]_i_3 
       (.I0(d_first),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\cdc_reg_reg[5] ),
        .I4(\state_reg[1]_1 ),
        .I5(\counter_3[3]_i_9_n_0 ),
        .O(\counter_3_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter_3[3]_i_9 
       (.I0(\free[31]_i_2_n_0 ),
        .I1(\free[31]_i_6_n_0 ),
        .I2(\free[30]_i_6_n_0 ),
        .I3(\free_reg_n_0_[30] ),
        .I4(\free_reg_n_0_[31] ),
        .I5(\free[31]_i_5_n_0 ),
        .O(\counter_3[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB0B)) 
    d_first_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg[1]_2 ),
        .I2(q_last_count_reg_0__s_net_1),
        .I3(d_first),
        .O(d_first_reg));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \free[0]_i_1__8 
       (.I0(\free_reg_n_0_[0] ),
        .I1(\free[31]_i_4_n_0 ),
        .O(_free_T_1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \free[10]_i_1 
       (.I0(\free_reg_n_0_[10] ),
        .I1(\free_reg_n_0_[3] ),
        .I2(\free[10]_i_2_n_0 ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free[10]_i_3_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[10]_i_2 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[1] ),
        .I2(\free_reg_n_0_[0] ),
        .O(\free[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \free[10]_i_3 
       (.I0(\free_reg_n_0_[6] ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[9] ),
        .I4(\free_reg_n_0_[10] ),
        .I5(\free_reg_n_0_[8] ),
        .O(\free[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \free[11]_i_1 
       (.I0(\free_reg_n_0_[11] ),
        .I1(\free[24]_i_2_n_0 ),
        .I2(\free[31]_i_4_n_0 ),
        .O(_free_T_1[11]));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[12]_i_1 
       (.I0(\free[12]_i_2_n_0 ),
        .I1(\free[18]_i_4_n_0 ),
        .I2(\free_reg_n_0_[12] ),
        .I3(\free_reg_n_0_[11] ),
        .I4(\free[12]_i_3_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[12]_i_2 
       (.I0(\free_reg_n_0_[5] ),
        .I1(\free_reg_n_0_[3] ),
        .I2(\free_reg_n_0_[0] ),
        .I3(\free_reg_n_0_[1] ),
        .I4(\free_reg_n_0_[2] ),
        .I5(\free_reg_n_0_[4] ),
        .O(\free[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[12]_i_3 
       (.I0(\free_reg_n_0_[8] ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[6] ),
        .O(\free[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[13]_i_1 
       (.I0(\free_reg_n_0_[13] ),
        .I1(\free_reg_n_0_[12] ),
        .I2(\free_reg_n_0_[11] ),
        .I3(\free[24]_i_2_n_0 ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[13]));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[14]_i_1 
       (.I0(\free[16]_i_2_n_0 ),
        .I1(\free[21]_i_2_n_0 ),
        .I2(\free_reg_n_0_[14] ),
        .I3(\free_reg_n_0_[13] ),
        .I4(\free[14]_i_2_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \free[14]_i_2 
       (.I0(\free_reg_n_0_[10] ),
        .I1(\free_reg_n_0_[9] ),
        .I2(\free_reg_n_0_[8] ),
        .I3(\free_reg_n_0_[7] ),
        .O(\free[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[15]_i_1 
       (.I0(\free[15]_i_2_n_0 ),
        .I1(\free[15]_i_3_n_0 ),
        .I2(\free_reg_n_0_[15] ),
        .I3(\free_reg_n_0_[14] ),
        .I4(\free[15]_i_4_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[15]_i_2 
       (.I0(\free_reg_n_0_[7] ),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[3] ),
        .I5(\free[10]_i_2_n_0 ),
        .O(\free[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[15]_i_3 
       (.I0(\free_reg_n_0_[12] ),
        .I1(\free_reg_n_0_[13] ),
        .O(\free[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \free[15]_i_4 
       (.I0(\free_reg_n_0_[11] ),
        .I1(\free_reg_n_0_[10] ),
        .I2(\free_reg_n_0_[9] ),
        .I3(\free_reg_n_0_[8] ),
        .O(\free[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[16]_i_1 
       (.I0(\free_reg_n_0_[16] ),
        .I1(\free[16]_i_2_n_0 ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\free[16]_i_3_n_0 ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[16]_i_2 
       (.I0(\free[10]_i_2_n_0 ),
        .I1(\free_reg_n_0_[3] ),
        .I2(\free_reg_n_0_[4] ),
        .I3(\free_reg_n_0_[5] ),
        .I4(\free_reg_n_0_[6] ),
        .O(\free[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \free[16]_i_3 
       (.I0(\free[15]_i_4_n_0 ),
        .I1(\free_reg_n_0_[14] ),
        .I2(\free_reg_n_0_[16] ),
        .I3(\free_reg_n_0_[15] ),
        .I4(\free_reg_n_0_[12] ),
        .I5(\free_reg_n_0_[13] ),
        .O(\free[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[17]_i_1 
       (.I0(\free_reg_n_0_[17] ),
        .I1(\free[26]_i_2_n_0 ),
        .I2(\free[17]_i_2_n_0 ),
        .I3(\free_reg_n_0_[16] ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[17]_i_2 
       (.I0(\free_reg_n_0_[13] ),
        .I1(\free_reg_n_0_[15] ),
        .I2(\free_reg_n_0_[14] ),
        .O(\free[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \free[18]_i_1 
       (.I0(\free_reg_n_0_[18] ),
        .I1(\free[18]_i_2_n_0 ),
        .I2(\free[18]_i_3_n_0 ),
        .I3(\free[18]_i_4_n_0 ),
        .I4(\free[22]_i_3_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[18]_i_2 
       (.I0(\free[9]_i_2_n_0 ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[7] ),
        .I4(\free_reg_n_0_[8] ),
        .O(\free[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \free[18]_i_3 
       (.I0(\free_reg_n_0_[15] ),
        .I1(\free_reg_n_0_[14] ),
        .I2(\free_reg_n_0_[18] ),
        .I3(\free_reg_n_0_[16] ),
        .I4(\free_reg_n_0_[17] ),
        .O(\free[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[18]_i_4 
       (.I0(\free_reg_n_0_[9] ),
        .I1(\free_reg_n_0_[10] ),
        .O(\free[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \free[19]_i_1 
       (.I0(\free_reg_n_0_[19] ),
        .I1(\free[20]_i_2_n_0 ),
        .I2(\free[19]_i_2_n_0 ),
        .I3(\free[31]_i_4_n_0 ),
        .O(_free_T_1[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \free[19]_i_2 
       (.I0(\free[20]_i_5_n_0 ),
        .I1(\free_reg_n_0_[17] ),
        .I2(\free_reg_n_0_[19] ),
        .I3(\free_reg_n_0_[18] ),
        .I4(\free_reg_n_0_[15] ),
        .I5(\free_reg_n_0_[16] ),
        .O(\free[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \free[1]_i_1__8 
       (.I0(\free_reg_n_0_[1] ),
        .I1(\free_reg_n_0_[0] ),
        .I2(\free[31]_i_4_n_0 ),
        .O(_free_T_1[1]));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[20]_i_1 
       (.I0(\free[20]_i_2_n_0 ),
        .I1(\free[20]_i_3_n_0 ),
        .I2(\free_reg_n_0_[20] ),
        .I3(\free[20]_i_4_n_0 ),
        .I4(\free[20]_i_5_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[20]_i_2 
       (.I0(\free_reg_n_0_[9] ),
        .I1(\free_reg_n_0_[8] ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\free_reg_n_0_[6] ),
        .I4(\free_reg_n_0_[5] ),
        .I5(\free[9]_i_2_n_0 ),
        .O(\free[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[20]_i_3 
       (.I0(\free_reg_n_0_[17] ),
        .I1(\free_reg_n_0_[16] ),
        .I2(\free_reg_n_0_[15] ),
        .O(\free[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[20]_i_4 
       (.I0(\free_reg_n_0_[18] ),
        .I1(\free_reg_n_0_[19] ),
        .O(\free[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[20]_i_5 
       (.I0(\free_reg_n_0_[11] ),
        .I1(\free_reg_n_0_[10] ),
        .I2(\free_reg_n_0_[12] ),
        .I3(\free_reg_n_0_[13] ),
        .I4(\free_reg_n_0_[14] ),
        .O(\free[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[21]_i_1 
       (.I0(\free[24]_i_2_n_0 ),
        .I1(\free[26]_i_4_n_0 ),
        .I2(\free_reg_n_0_[21] ),
        .I3(\free_reg_n_0_[20] ),
        .I4(\free[21]_i_2_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[21]_i_2 
       (.I0(\free_reg_n_0_[11] ),
        .I1(\free_reg_n_0_[12] ),
        .O(\free[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \free[22]_i_1 
       (.I0(\free_reg_n_0_[22] ),
        .I1(\free[24]_i_2_n_0 ),
        .I2(\free[22]_i_2_n_0 ),
        .I3(\free[22]_i_3_n_0 ),
        .I4(\free[22]_i_4_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \free[22]_i_2 
       (.I0(\free_reg_n_0_[21] ),
        .I1(\free_reg_n_0_[22] ),
        .I2(\free_reg_n_0_[20] ),
        .I3(\free_reg_n_0_[18] ),
        .I4(\free_reg_n_0_[19] ),
        .I5(\free_reg_n_0_[17] ),
        .O(\free[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[22]_i_3 
       (.I0(\free_reg_n_0_[13] ),
        .I1(\free_reg_n_0_[12] ),
        .I2(\free_reg_n_0_[11] ),
        .O(\free[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[22]_i_4 
       (.I0(\free_reg_n_0_[14] ),
        .I1(\free_reg_n_0_[16] ),
        .I2(\free_reg_n_0_[15] ),
        .O(\free[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \free[23]_i_1 
       (.I0(\free_reg_n_0_[23] ),
        .I1(\free[24]_i_2_n_0 ),
        .I2(\free_reg_n_0_[11] ),
        .I3(\free[23]_i_2_n_0 ),
        .I4(\free[24]_i_4_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \free[23]_i_2 
       (.I0(\free_reg_n_0_[18] ),
        .I1(\free_reg_n_0_[19] ),
        .I2(\free_reg_n_0_[20] ),
        .I3(\free_reg_n_0_[22] ),
        .I4(\free_reg_n_0_[23] ),
        .I5(\free_reg_n_0_[21] ),
        .O(\free[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \free[24]_i_1 
       (.I0(\free_reg_n_0_[24] ),
        .I1(\free[24]_i_2_n_0 ),
        .I2(\free_reg_n_0_[11] ),
        .I3(\free[24]_i_3_n_0 ),
        .I4(\free[24]_i_4_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[24]_i_2 
       (.I0(\free[16]_i_2_n_0 ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[8] ),
        .I3(\free_reg_n_0_[9] ),
        .I4(\free_reg_n_0_[10] ),
        .O(\free[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \free[24]_i_3 
       (.I0(\free[20]_i_4_n_0 ),
        .I1(\free_reg_n_0_[20] ),
        .I2(\free_reg_n_0_[23] ),
        .I3(\free_reg_n_0_[24] ),
        .I4(\free_reg_n_0_[21] ),
        .I5(\free_reg_n_0_[22] ),
        .O(\free[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[24]_i_4 
       (.I0(\free_reg_n_0_[12] ),
        .I1(\free_reg_n_0_[13] ),
        .I2(\free_reg_n_0_[14] ),
        .I3(\free_reg_n_0_[15] ),
        .I4(\free_reg_n_0_[16] ),
        .I5(\free_reg_n_0_[17] ),
        .O(\free[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[25]_i_1 
       (.I0(\free_reg_n_0_[25] ),
        .I1(\free[26]_i_2_n_0 ),
        .I2(\free[25]_i_2_n_0 ),
        .I3(\free[25]_i_3_n_0 ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \free[25]_i_2 
       (.I0(\free_reg_n_0_[24] ),
        .I1(\free_reg_n_0_[25] ),
        .I2(\free_reg_n_0_[22] ),
        .I3(\free_reg_n_0_[23] ),
        .I4(\free[25]_i_4_n_0 ),
        .I5(\free_reg_n_0_[19] ),
        .O(\free[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[25]_i_3 
       (.I0(\free_reg_n_0_[16] ),
        .I1(\free_reg_n_0_[17] ),
        .I2(\free_reg_n_0_[18] ),
        .I3(\free_reg_n_0_[14] ),
        .I4(\free_reg_n_0_[15] ),
        .I5(\free_reg_n_0_[13] ),
        .O(\free[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[25]_i_4 
       (.I0(\free_reg_n_0_[20] ),
        .I1(\free_reg_n_0_[21] ),
        .O(\free[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[26]_i_1 
       (.I0(\free_reg_n_0_[26] ),
        .I1(\free[26]_i_2_n_0 ),
        .I2(\free[26]_i_3_n_0 ),
        .I3(\free[26]_i_4_n_0 ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \free[26]_i_2 
       (.I0(\free_reg_n_0_[12] ),
        .I1(\free_reg_n_0_[11] ),
        .I2(\free[24]_i_2_n_0 ),
        .O(\free[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \free[26]_i_3 
       (.I0(\free_reg_n_0_[23] ),
        .I1(\free_reg_n_0_[24] ),
        .I2(\free[30]_i_7_n_0 ),
        .I3(\free_reg_n_0_[20] ),
        .I4(\free_reg_n_0_[26] ),
        .I5(\free_reg_n_0_[25] ),
        .O(\free[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[26]_i_4 
       (.I0(\free[20]_i_4_n_0 ),
        .I1(\free_reg_n_0_[16] ),
        .I2(\free_reg_n_0_[17] ),
        .I3(\free_reg_n_0_[14] ),
        .I4(\free_reg_n_0_[15] ),
        .I5(\free_reg_n_0_[13] ),
        .O(\free[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[27]_i_1 
       (.I0(\free_reg_n_0_[27] ),
        .I1(\free[28]_i_2_n_0 ),
        .I2(\free[27]_i_2_n_0 ),
        .I3(\free[27]_i_3_n_0 ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \free[27]_i_2 
       (.I0(\free[30]_i_7_n_0 ),
        .I1(\free_reg_n_0_[23] ),
        .I2(\free_reg_n_0_[26] ),
        .I3(\free_reg_n_0_[27] ),
        .I4(\free_reg_n_0_[24] ),
        .I5(\free_reg_n_0_[25] ),
        .O(\free[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[27]_i_3 
       (.I0(\free_reg_n_0_[19] ),
        .I1(\free_reg_n_0_[20] ),
        .I2(\free_reg_n_0_[17] ),
        .I3(\free_reg_n_0_[18] ),
        .I4(\free[30]_i_8_n_0 ),
        .I5(\free_reg_n_0_[14] ),
        .O(\free[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \free[28]_i_1 
       (.I0(\free_reg_n_0_[28] ),
        .I1(\free[28]_i_2_n_0 ),
        .I2(\free[28]_i_3_n_0 ),
        .I3(\free[31]_i_4_n_0 ),
        .O(_free_T_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[28]_i_2 
       (.I0(\free[16]_i_2_n_0 ),
        .I1(\free_reg_n_0_[13] ),
        .I2(\free_reg_n_0_[12] ),
        .I3(\free_reg_n_0_[11] ),
        .I4(\free[14]_i_2_n_0 ),
        .O(\free[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \free[28]_i_3 
       (.I0(\free_reg_n_0_[26] ),
        .I1(\free_reg_n_0_[25] ),
        .I2(\free_reg_n_0_[28] ),
        .I3(\free_reg_n_0_[27] ),
        .I4(\free[28]_i_4_n_0 ),
        .I5(\free[27]_i_3_n_0 ),
        .O(\free[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \free[28]_i_4 
       (.I0(\free_reg_n_0_[22] ),
        .I1(\free_reg_n_0_[21] ),
        .I2(\free_reg_n_0_[24] ),
        .I3(\free_reg_n_0_[23] ),
        .O(\free[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \free[29]_i_1 
       (.I0(\free_reg_n_0_[29] ),
        .I1(\free[30]_i_2_n_0 ),
        .I2(\free[29]_i_2_n_0 ),
        .I3(\free[31]_i_4_n_0 ),
        .O(_free_T_1[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \free[29]_i_2 
       (.I0(\free_reg_n_0_[23] ),
        .I1(\free_reg_n_0_[22] ),
        .I2(\free_reg_n_0_[29] ),
        .I3(\free_reg_n_0_[28] ),
        .I4(\free[31]_i_6_n_0 ),
        .I5(\free[29]_i_3_n_0 ),
        .O(\free[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[29]_i_3 
       (.I0(\free_reg_n_0_[20] ),
        .I1(\free_reg_n_0_[21] ),
        .I2(\free[20]_i_4_n_0 ),
        .I3(\free_reg_n_0_[15] ),
        .I4(\free_reg_n_0_[16] ),
        .I5(\free_reg_n_0_[17] ),
        .O(\free[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \free[2]_i_1__8 
       (.I0(\free_reg_n_0_[2] ),
        .I1(\free_reg_n_0_[0] ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free[31]_i_4_n_0 ),
        .O(_free_T_1[2]));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[30]_i_1 
       (.I0(\free_reg_n_0_[30] ),
        .I1(\free[30]_i_2_n_0 ),
        .I2(\free[30]_i_3_n_0 ),
        .I3(\free[30]_i_4_n_0 ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[30]_i_2 
       (.I0(\free[16]_i_2_n_0 ),
        .I1(\free[14]_i_2_n_0 ),
        .I2(\free_reg_n_0_[11] ),
        .I3(\free_reg_n_0_[12] ),
        .I4(\free_reg_n_0_[13] ),
        .I5(\free_reg_n_0_[14] ),
        .O(\free[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \free[30]_i_3 
       (.I0(\free[30]_i_5_n_0 ),
        .I1(\free_reg_n_0_[23] ),
        .I2(\free_reg_n_0_[24] ),
        .I3(\free_reg_n_0_[27] ),
        .I4(\free_reg_n_0_[30] ),
        .I5(\free[30]_i_6_n_0 ),
        .O(\free[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[30]_i_4 
       (.I0(\free_reg_n_0_[19] ),
        .I1(\free_reg_n_0_[20] ),
        .I2(\free[30]_i_7_n_0 ),
        .I3(\free[30]_i_8_n_0 ),
        .I4(\free_reg_n_0_[17] ),
        .I5(\free_reg_n_0_[18] ),
        .O(\free[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[30]_i_5 
       (.I0(\free_reg_n_0_[25] ),
        .I1(\free_reg_n_0_[26] ),
        .O(\free[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[30]_i_6 
       (.I0(\free_reg_n_0_[28] ),
        .I1(\free_reg_n_0_[29] ),
        .O(\free[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[30]_i_7 
       (.I0(\free_reg_n_0_[21] ),
        .I1(\free_reg_n_0_[22] ),
        .O(\free[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[30]_i_8 
       (.I0(\free_reg_n_0_[15] ),
        .I1(\free_reg_n_0_[16] ),
        .O(\free[30]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \free[31]_i_1 
       (.I0(\free_reg_n_0_[31] ),
        .I1(\free[31]_i_2_n_0 ),
        .I2(\free[31]_i_3_n_0 ),
        .I3(\free[31]_i_4_n_0 ),
        .O(_free_T_1[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \free[31]_i_2 
       (.I0(\free[15]_i_2_n_0 ),
        .I1(\free_reg_n_0_[13] ),
        .I2(\free_reg_n_0_[12] ),
        .I3(\free_reg_n_0_[15] ),
        .I4(\free_reg_n_0_[14] ),
        .I5(\free[15]_i_4_n_0 ),
        .O(\free[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \free[31]_i_3 
       (.I0(\free[31]_i_5_n_0 ),
        .I1(\free_reg_n_0_[29] ),
        .I2(\free_reg_n_0_[28] ),
        .I3(\free_reg_n_0_[31] ),
        .I4(\free_reg_n_0_[30] ),
        .I5(\free[31]_i_6_n_0 ),
        .O(\free[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \free[31]_i_4 
       (.I0(valid_reg_reg),
        .I1(\counter_3[3]_i_9_n_0 ),
        .I2(\free[31]_i_7_n_0 ),
        .I3(state_0_reg),
        .O(\free[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[31]_i_5 
       (.I0(\free[31]_i_9_n_0 ),
        .I1(\free_reg_n_0_[20] ),
        .I2(\free_reg_n_0_[21] ),
        .I3(\free_reg_n_0_[22] ),
        .I4(\free_reg_n_0_[23] ),
        .O(\free[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \free[31]_i_6 
       (.I0(\free_reg_n_0_[27] ),
        .I1(\free_reg_n_0_[26] ),
        .I2(\free_reg_n_0_[25] ),
        .I3(\free_reg_n_0_[24] ),
        .O(\free[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF8ADFFFFFFFFF)) 
    \free[31]_i_7 
       (.I0(\state_reg[1]_1 ),
        .I1(\cdc_reg_reg[5]_0 [0]),
        .I2(\cdc_reg_reg[5]_0 [1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(d_first),
        .O(\free[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \free[31]_i_9 
       (.I0(\free_reg_n_0_[17] ),
        .I1(\free_reg_n_0_[16] ),
        .I2(\free_reg_n_0_[19] ),
        .I3(\free_reg_n_0_[18] ),
        .O(\free[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \free[3]_i_1__8 
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[0] ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \free[4]_i_1__8 
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[3] ),
        .I2(\free_reg_n_0_[0] ),
        .I3(\free_reg_n_0_[1] ),
        .I4(\free_reg_n_0_[2] ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[4]));
  LUT5 #(
    .INIT(32'hF0E0F0F0)) 
    \free[5]_i_1__8 
       (.I0(\free[10]_i_2_n_0 ),
        .I1(\free_reg_n_0_[4] ),
        .I2(\free_reg_n_0_[5] ),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free[31]_i_4_n_0 ),
        .O(_free_T_1[5]));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[6]_i_1__8 
       (.I0(\free[10]_i_2_n_0 ),
        .I1(\free_reg_n_0_[5] ),
        .I2(\free_reg_n_0_[6] ),
        .I3(\free_reg_n_0_[3] ),
        .I4(\free_reg_n_0_[4] ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[6]));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[7]_i_1__8 
       (.I0(\free[7]_i_2__8_n_0 ),
        .I1(\free_reg_n_0_[6] ),
        .I2(\free_reg_n_0_[7] ),
        .I3(\free_reg_n_0_[4] ),
        .I4(\free_reg_n_0_[5] ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \free[7]_i_2__8 
       (.I0(\free_reg_n_0_[3] ),
        .I1(\free_reg_n_0_[0] ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[2] ),
        .O(\free[7]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \free[8]_i_1 
       (.I0(\free_reg_n_0_[8] ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free[16]_i_2_n_0 ),
        .I3(\free[31]_i_4_n_0 ),
        .O(_free_T_1[8]));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0F0F0F0)) 
    \free[9]_i_1 
       (.I0(\free[9]_i_2_n_0 ),
        .I1(\free_reg_n_0_[7] ),
        .I2(\free_reg_n_0_[9] ),
        .I3(\free_reg_n_0_[8] ),
        .I4(\free[9]_i_3_n_0 ),
        .I5(\free[31]_i_4_n_0 ),
        .O(_free_T_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \free[9]_i_2 
       (.I0(\free_reg_n_0_[4] ),
        .I1(\free_reg_n_0_[2] ),
        .I2(\free_reg_n_0_[1] ),
        .I3(\free_reg_n_0_[0] ),
        .I4(\free_reg_n_0_[3] ),
        .O(\free[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \free[9]_i_3 
       (.I0(\free_reg_n_0_[5] ),
        .I1(\free_reg_n_0_[6] ),
        .O(\free[9]_i_3_n_0 ));
  FDSE \free_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[0]),
        .Q(\free_reg_n_0_[0] ),
        .S(SR));
  FDSE \free_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[10]),
        .Q(\free_reg_n_0_[10] ),
        .S(SR));
  FDSE \free_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[11]),
        .Q(\free_reg_n_0_[11] ),
        .S(SR));
  FDSE \free_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[12]),
        .Q(\free_reg_n_0_[12] ),
        .S(SR));
  FDSE \free_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[13]),
        .Q(\free_reg_n_0_[13] ),
        .S(SR));
  FDSE \free_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[14]),
        .Q(\free_reg_n_0_[14] ),
        .S(SR));
  FDSE \free_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[15]),
        .Q(\free_reg_n_0_[15] ),
        .S(SR));
  FDSE \free_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[16]),
        .Q(\free_reg_n_0_[16] ),
        .S(SR));
  FDSE \free_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[17]),
        .Q(\free_reg_n_0_[17] ),
        .S(SR));
  FDSE \free_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[18]),
        .Q(\free_reg_n_0_[18] ),
        .S(SR));
  FDSE \free_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[19]),
        .Q(\free_reg_n_0_[19] ),
        .S(SR));
  FDSE \free_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[1]),
        .Q(\free_reg_n_0_[1] ),
        .S(SR));
  FDSE \free_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[20]),
        .Q(\free_reg_n_0_[20] ),
        .S(SR));
  FDSE \free_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[21]),
        .Q(\free_reg_n_0_[21] ),
        .S(SR));
  FDSE \free_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[22]),
        .Q(\free_reg_n_0_[22] ),
        .S(SR));
  FDSE \free_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[23]),
        .Q(\free_reg_n_0_[23] ),
        .S(SR));
  FDSE \free_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[24]),
        .Q(\free_reg_n_0_[24] ),
        .S(SR));
  FDSE \free_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[25]),
        .Q(\free_reg_n_0_[25] ),
        .S(SR));
  FDSE \free_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[26]),
        .Q(\free_reg_n_0_[26] ),
        .S(SR));
  FDSE \free_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[27]),
        .Q(\free_reg_n_0_[27] ),
        .S(SR));
  FDSE \free_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[28]),
        .Q(\free_reg_n_0_[28] ),
        .S(SR));
  FDSE \free_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[29]),
        .Q(\free_reg_n_0_[29] ),
        .S(SR));
  FDSE \free_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[2]),
        .Q(\free_reg_n_0_[2] ),
        .S(SR));
  FDSE \free_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[30]),
        .Q(\free_reg_n_0_[30] ),
        .S(SR));
  FDSE \free_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[31]),
        .Q(\free_reg_n_0_[31] ),
        .S(SR));
  FDSE \free_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[3]),
        .Q(\free_reg_n_0_[3] ),
        .S(SR));
  FDSE \free_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[4]),
        .Q(\free_reg_n_0_[4] ),
        .S(SR));
  FDSE \free_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[5]),
        .Q(\free_reg_n_0_[5] ),
        .S(SR));
  FDSE \free_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[6]),
        .Q(\free_reg_n_0_[6] ),
        .S(SR));
  FDSE \free_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[7]),
        .Q(\free_reg_n_0_[7] ),
        .S(SR));
  FDSE \free_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[8]),
        .Q(\free_reg_n_0_[8] ),
        .S(SR));
  FDSE \free_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(_free_T_1[9]),
        .Q(\free_reg_n_0_[9] ),
        .S(SR));
  LUT5 #(
    .INIT(32'h20200020)) 
    next_flight_carry_i_7
       (.I0(E),
        .I1(\counter_3_reg[3] ),
        .I2(D[1]),
        .I3(D[0]),
        .I4(sync_0_reg),
        .O(\flight_reg[3] ));
  LUT5 #(
    .INIT(32'hA0A02A08)) 
    \q_last_count[0]_i_1__1 
       (.I0(resetn),
        .I1(\q_last_count_reg[0]_1 ),
        .I2(q_last_count_reg[0]),
        .I3(\cdc_reg_reg[4] ),
        .I4(q_last_count_reg_0__s_net_1),
        .O(\q_last_count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB0A1)) 
    \q_last_count[1]_i_1__2 
       (.I0(q_last_count_reg_0__s_net_1),
        .I1(\cdc_reg_reg[12] ),
        .I2(q_last_count_reg[1]),
        .I3(q_last_count_reg[0]),
        .O(q_last_count_reg_1__s_net_1));
  LUT4 #(
    .INIT(16'hA202)) 
    \q_last_count[2]_i_1__2 
       (.I0(resetn),
        .I1(\q_last_count_reg[2]_1 ),
        .I2(q_last_count_reg_0__s_net_1),
        .I3(q_last_count_reg[2]),
        .O(q_last_count_reg_2__s_net_1));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A00A02)) 
    \q_last_count[3]_i_1__2 
       (.I0(resetn),
        .I1(\cdc_reg_reg[3] ),
        .I2(q_last_count_reg[3]),
        .I3(q_last_count_reg[4]),
        .I4(\q_last_count_reg[2]_0 ),
        .I5(q_last_count_reg_0__s_net_1),
        .O(q_last_count_reg_3__s_net_1));
  LUT5 #(
    .INIT(32'hFF00FA01)) 
    \q_last_count[4]_i_1__1 
       (.I0(q_last_count_reg_0__s_net_1),
        .I1(\cdc_reg_reg[9] ),
        .I2(\q_last_count_reg[2]_0 ),
        .I3(q_last_count_reg[4]),
        .I4(q_last_count_reg[3]),
        .O(q_last_count_reg_4__s_net_1));
  LUT5 #(
    .INIT(32'hC8C9C8C8)) 
    \state[0]_i_1__1 
       (.I0(q_last_count_reg_0__s_net_1),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg[1]_2 ),
        .I3(\cdc_reg_reg[5]_0 [0]),
        .I4(\cdc_reg_reg[5]_0 [1]),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'hCC00CC00CC444404)) 
    \state[1]_i_1__2 
       (.I0(\q_last_count_reg[2]_2 ),
        .I1(resetn),
        .I2(\cdc_reg_reg[5] ),
        .I3(\state_reg[1]_2 ),
        .I4(\state_reg[0]_0 ),
        .I5(q_last_count_reg_0__s_net_1),
        .O(\state_reg[1] ));
  LUT5 #(
    .INIT(32'h7F7F7F77)) 
    \state[1]_i_4__1 
       (.I0(valid_reg),
        .I1(source_valid_io_out),
        .I2(\state_reg[1]_0 ),
        .I3(\counter_3_reg[0] ),
        .I4(state_0_reg),
        .O(q_last_count_reg_0__s_net_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChipLink
   (ADDRARDADDR,
    \hqb/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg ,
    sync_0_reg,
    bypass,
    \cam_a_0_bits_data_reg[63] ,
    E,
    \enq_ptr_reg[0] ,
    Q,
    \beatsLeft_reg[1] ,
    fixer_1_auto_in_a_bits_source,
    \cam_a_0_bits_mask_reg[2] ,
    state,
    io_deq_bits,
    divertprobes_reg,
    mbypass_auto_in_1_a_bits_source,
    \bundleOut_0_a_bits_data_rdata_0_reg[0] ,
    repeat_count_reg,
    maybe_full,
    \counter_3_reg[3] ,
    \beatsLeft_reg[2] ,
    \counter_3_reg[0] ,
    maybe_full_reg,
    maybe_full_reg_0,
    idle_reg,
    \saved_address_reg[0] ,
    \bundleOut_0_a_bits_data_rdata_0_reg[21] ,
    \saved_size_reg[0] ,
    \saved_size_reg[1] ,
    \saved_opcode_reg[2] ,
    \cam_a_0_lut_reg[2] ,
    \r_2_reg[1] ,
    fixer_1_auto_in_a_bits_param,
    repeat_sel_sel_sources_31_reg,
    fixer_1_auto_in_a_bits_address,
    repeat_sel_sel_sources_31_reg_0,
    O628,
    O633,
    xbar_1_auto_out_0_d_valid,
    \enq_ptr_reg[0]_0 ,
    \enq_ptr_reg[0]_1 ,
    \enq_ptr_reg[0]_2 ,
    maybe_full_reg_1,
    maybe_full_reg_2,
    _GEN_4,
    _GEN_6,
    full_reg,
    \cam_a_0_bits_data_reg[63]_0 ,
    cam_a_0_fifoId,
    \cam_a_0_bits_mask_reg[7] ,
    xbar_auto_in_d_ready,
    \saved_opcode_reg[1] ,
    a_isSupported,
    CO,
    hints_auto_in_c_valid,
    hints_auto_in_a_bits_mask,
    chiplink_auto_mbypass_out_a_bits_mask,
    \cam_a_0_bits_address_reg[29] ,
    repeat_sel_sel_sources_1_reg,
    repeat_sel_sel_sources_3_reg,
    repeat_sel_sel_sources_5_reg,
    repeat_sel_sel_sources_7_reg,
    repeat_sel_sel_sources_9_reg,
    repeat_sel_sel_sources_11_reg,
    repeat_sel_sel_sources_13_reg,
    repeat_sel_sel_sources_15_reg,
    repeat_sel_sel_sources_17_reg,
    repeat_sel_sel_sources_19_reg,
    repeat_sel_sel_sources_21_reg,
    repeat_sel_sel_sources_23_reg,
    repeat_sel_sel_sources_25_reg,
    repeat_sel_sel_sources_27_reg,
    repeat_sel_sel_sources_29_reg,
    repeat_sel_sel_sources_31_reg_1,
    repeat_sel_sel_sources_33_reg,
    repeat_sel_sel_sources_35_reg,
    repeat_sel_sel_sources_37_reg,
    repeat_sel_sel_sources_39_reg,
    repeat_sel_sel_sources_41_reg,
    repeat_sel_sel_sources_43_reg,
    repeat_sel_sel_sources_45_reg,
    repeat_sel_sel_sources_47_reg,
    repeat_sel_sel_sources_49_reg,
    repeat_sel_sel_sources_51_reg,
    repeat_sel_sel_sources_53_reg,
    repeat_sel_sel_sources_55_reg,
    repeat_sel_sel_sources_57_reg,
    repeat_sel_sel_sources_59_reg,
    repeat_sel_sel_sources_61_reg,
    repeat_sel_sel_sources_63_reg,
    count_reg,
    repeat_sel_sel_sources_62_reg,
    repeat_sel_sel_sources_60_reg,
    repeat_sel_sel_sources_58_reg,
    repeat_sel_sel_sources_56_reg,
    repeat_sel_sel_sources_54_reg,
    repeat_sel_sel_sources_52_reg,
    repeat_sel_sel_sources_50_reg,
    repeat_sel_sel_sources_48_reg,
    repeat_sel_sel_sources_46_reg,
    repeat_sel_sel_sources_44_reg,
    repeat_sel_sel_sources_42_reg,
    repeat_sel_sel_sources_40_reg,
    repeat_sel_sel_sources_38_reg,
    repeat_sel_sel_sources_36_reg,
    repeat_sel_sel_sources_34_reg,
    repeat_sel_sel_sources_32_reg,
    repeat_sel_sel_sources_30_reg,
    repeat_sel_sel_sources_28_reg,
    repeat_sel_sel_sources_26_reg,
    repeat_sel_sel_sources_24_reg,
    repeat_sel_sel_sources_22_reg,
    repeat_sel_sel_sources_20_reg,
    repeat_sel_sel_sources_18_reg,
    repeat_sel_sel_sources_16_reg,
    repeat_sel_sel_sources_14_reg,
    repeat_sel_sel_sources_12_reg,
    repeat_sel_sel_sources_10_reg,
    repeat_sel_sel_sources_8_reg,
    repeat_sel_sel_sources_6_reg,
    repeat_sel_sel_sources_4_reg,
    repeat_sel_sel_sources_2_reg,
    repeat_sel_sel_sources_0_reg,
    count_1_reg,
    \beatsLeft_reg[2]_0 ,
    \beatsLeft_reg[0] ,
    \beatsLeft_reg[0]_0 ,
    \beatsLeft_reg[3] ,
    xbar_1_auto_in_d_bits_source,
    \saved_size_reg[2] ,
    \counter_3_reg[2] ,
    chiplink_auto_mbypass_out_a_bits_param,
    chiplink_auto_mbypass_out_a_bits_data,
    \stalls_id_3_reg[1] ,
    \stalls_id_5_reg[1] ,
    \stalls_id_5_reg[1]_0 ,
    \a_first_counter_reg[2] ,
    a_id,
    p_231_in,
    \saved_opcode_reg[2]_0 ,
    full_reg_0,
    flight_97_reg,
    flight_98_reg,
    flight_99_reg,
    flight_100_reg,
    \saved_opcode_reg[2]_1 ,
    \saved_opcode_reg[2]_2 ,
    \stalls_id_5_reg[0] ,
    \stalls_id_5_reg[0]_0 ,
    \saved_opcode_reg[2]_3 ,
    \a_repeater_io_repeat_counter_reg[0] ,
    \cam_a_0_bits_size_reg[2] ,
    \a_repeater_io_repeat_counter_reg[1] ,
    fixer_1_auto_in_a_bits_opcode,
    \cam_a_0_bits_source_reg[0] ,
    \cam_a_0_bits_source_reg[0]_0 ,
    \ram_source_reg[3] ,
    mbypass_auto_in_1_c_bits_source,
    \ram_param_reg[1] ,
    full_reg_1,
    repeat_count_1_reg,
    \ram_size_reg[2] ,
    auto_in_c_bits_opcode,
    \saved_opcode_reg[0] ,
    \counter_3_reg[0]_0 ,
    \saved_size_reg[0]_0 ,
    \saved_size_reg[1]_0 ,
    \saved_size_reg[2]_0 ,
    \saved_address_reg[0]_0 ,
    \saved_source_reg[1] ,
    \saved_param_reg[0] ,
    \saved_size_reg[1]_1 ,
    out,
    O618,
    O623,
    chiplink_tx_rst,
    chiplink_tx_send,
    chiplink_tx_data,
    mbypass_auto_in_1_a_bits_address,
    mbypass_auto_in_1_a_bits_data,
    \elts_1_beats_reg[0] ,
    ram_denied,
    mbypass_auto_in_1_c_bits_param,
    chiplink_rx_clk,
    chiplink_rx_send,
    chiplink_rx_rst,
    clk,
    DOBDO,
    resetn,
    \cam_s_0_state_reg[0] ,
    latch,
    fixer_1_auto_in_a_ready,
    full_reg_2,
    repeat_count_reg_0,
    \saved_size_reg[2]_1 ,
    D,
    \saved_size_reg[2]_2 ,
    state_0_reg,
    \beatsLeft_reg[1]_0 ,
    count_reg_0,
    muxStateEarly_0,
    count_1,
    saved_address,
    \saved_address_reg[29] ,
    full,
    state_0_reg_0,
    \beatsLeft_reg[1]_1 ,
    maybe_full_reg_3,
    state_0,
    xbar_1_auto_in_d_valid,
    maybe_full_0,
    bundleOut_0_a_bits_data_rdata_written_once,
    bundleOut_0_a_bits_mask_rdata_written_once,
    \cam_s_0_state_reg[0]_0 ,
    p_0_in5_in,
    d_drop,
    muxStateEarly_1,
    bundleOut_0_a_bits_mask_rdata_written_once_reg,
    \bundleOut_0_a_bits_mask_rdata_0_reg[3] ,
    count_reg_1,
    repeat_sel_sel_sources_1,
    repeat_sel_sel_sources_3,
    repeat_sel_sel_sources_5,
    repeat_sel_sel_sources_7,
    repeat_sel_sel_sources_9,
    repeat_sel_sel_sources_11,
    repeat_sel_sel_sources_13,
    repeat_sel_sel_sources_15,
    repeat_sel_sel_sources_17,
    repeat_sel_sel_sources_19,
    repeat_sel_sel_sources_21,
    repeat_sel_sel_sources_23,
    repeat_sel_sel_sources_25,
    repeat_sel_sel_sources_27,
    repeat_sel_sel_sources_29,
    repeat_sel_sel_sources_31,
    repeat_sel_sel_sources_33,
    repeat_sel_sel_sources_35,
    repeat_sel_sel_sources_37,
    repeat_sel_sel_sources_39,
    repeat_sel_sel_sources_41,
    repeat_sel_sel_sources_43,
    repeat_sel_sel_sources_45,
    repeat_sel_sel_sources_47,
    repeat_sel_sel_sources_49,
    repeat_sel_sel_sources_51,
    repeat_sel_sel_sources_53,
    repeat_sel_sel_sources_55,
    repeat_sel_sel_sources_57,
    repeat_sel_sel_sources_59,
    repeat_sel_sel_sources_61,
    repeat_sel_sel_sources_63,
    repeat_sel_sel_sources_62,
    repeat_sel_sel_sources_60,
    repeat_sel_sel_sources_58,
    repeat_sel_sel_sources_56,
    repeat_sel_sel_sources_54,
    repeat_sel_sel_sources_52,
    repeat_sel_sel_sources_50,
    repeat_sel_sel_sources_48,
    repeat_sel_sel_sources_46,
    repeat_sel_sel_sources_44,
    repeat_sel_sel_sources_42,
    repeat_sel_sel_sources_40,
    repeat_sel_sel_sources_38,
    repeat_sel_sel_sources_36,
    repeat_sel_sel_sources_34,
    repeat_sel_sel_sources_32,
    repeat_sel_sel_sources_30,
    repeat_sel_sel_sources_28,
    repeat_sel_sel_sources_26,
    repeat_sel_sel_sources_24,
    repeat_sel_sel_sources_22,
    repeat_sel_sel_sources_20,
    repeat_sel_sel_sources_18,
    repeat_sel_sel_sources_16,
    repeat_sel_sel_sources_14,
    repeat_sel_sel_sources_12,
    repeat_sel_sel_sources_10,
    repeat_sel_sel_sources_8,
    repeat_sel_sel_sources_6,
    repeat_sel_sel_sources_4,
    repeat_sel_sel_sources_2,
    repeat_sel_sel_sources_0,
    maybe_full_reg_4,
    full_1,
    \beatsLeft_reg[3]_0 ,
    \beatsLeft_reg[2]_1 ,
    \beatsLeft_reg[1]_2 ,
    \saved_opcode_reg[2]_4 ,
    \counter_3_reg[3]_0 ,
    \saved_size_reg[2]_3 ,
    chiplink_auto_mbypass_out_d_bits_size,
    \cam_s_0_state_reg[0]_1 ,
    stalls_id_3,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \cam_s_0_state_reg[0]_2 ,
    \stalls_id_6_reg[1] ,
    p_29_in,
    p_30_in,
    \stalls_id_5_reg[0]_1 ,
    saved_source,
    flight_37_reg,
    flight_69_reg,
    bypass_reg_rep,
    \stalls_id_3_reg[1]_0 ,
    S,
    \saved_address_reg[29]_0 ,
    \a_repeater_io_repeat_counter_reg[2] ,
    _a_repeater_io_repeat_T,
    a_repeater_io_repeat_counter,
    saved_size,
    \saved_size_reg[1]_2 ,
    bypass_reg_rep_0,
    saved_source_2,
    saved_param,
    repeat_count_1,
    saved_size_3,
    saved_opcode,
    full_reg_3,
    _GEN_00,
    chiplink_rx_data,
    ram_R0_data,
    DOADO,
    ram_R0_data_0,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    d_io_deq_bits_denied,
    state_1_reg,
    \saved_param_reg[1] ,
    \saved_source_reg[5] ,
    chiplink_auto_mbypass_out_d_bits_denied,
    repeat_bundleIn_0_d_bits_data_mux_0,
    atomics_auto_in_d_bits_data,
    repeat_index);
  output [4:0]ADDRARDADDR;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output sync_0_reg;
  output bypass;
  output \cam_a_0_bits_data_reg[63] ;
  output [0:0]E;
  output [0:0]\enq_ptr_reg[0] ;
  output [31:0]Q;
  output \beatsLeft_reg[1] ;
  output [3:0]fixer_1_auto_in_a_bits_source;
  output [0:0]\cam_a_0_bits_mask_reg[2] ;
  output [1:0]state;
  output [1:0]io_deq_bits;
  output divertprobes_reg;
  output [5:0]mbypass_auto_in_1_a_bits_source;
  output [0:0]\bundleOut_0_a_bits_data_rdata_0_reg[0] ;
  output repeat_count_reg;
  output maybe_full;
  output [1:0]\counter_3_reg[3] ;
  output \beatsLeft_reg[2] ;
  output \counter_3_reg[0] ;
  output maybe_full_reg;
  output maybe_full_reg_0;
  output idle_reg;
  output \saved_address_reg[0] ;
  output \bundleOut_0_a_bits_data_rdata_0_reg[21] ;
  output [0:0]\saved_size_reg[0] ;
  output \saved_size_reg[1] ;
  output \saved_opcode_reg[2] ;
  output [0:0]\cam_a_0_lut_reg[2] ;
  output [1:0]\r_2_reg[1] ;
  output [0:0]fixer_1_auto_in_a_bits_param;
  output [3:0]repeat_sel_sel_sources_31_reg;
  output [29:0]fixer_1_auto_in_a_bits_address;
  output repeat_sel_sel_sources_31_reg_0;
  output [4:0]O628;
  output [4:0]O633;
  output xbar_1_auto_out_0_d_valid;
  output [0:0]\enq_ptr_reg[0]_0 ;
  output [0:0]\enq_ptr_reg[0]_1 ;
  output [0:0]\enq_ptr_reg[0]_2 ;
  output maybe_full_reg_1;
  output maybe_full_reg_2;
  output _GEN_4;
  output _GEN_6;
  output full_reg;
  output \cam_a_0_bits_data_reg[63]_0 ;
  output cam_a_0_fifoId;
  output \cam_a_0_bits_mask_reg[7] ;
  output xbar_auto_in_d_ready;
  output [1:0]\saved_opcode_reg[1] ;
  output a_isSupported;
  output [0:0]CO;
  output hints_auto_in_c_valid;
  output [7:0]hints_auto_in_a_bits_mask;
  output [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  output [3:0]\cam_a_0_bits_address_reg[29] ;
  output repeat_sel_sel_sources_1_reg;
  output repeat_sel_sel_sources_3_reg;
  output repeat_sel_sel_sources_5_reg;
  output repeat_sel_sel_sources_7_reg;
  output repeat_sel_sel_sources_9_reg;
  output repeat_sel_sel_sources_11_reg;
  output repeat_sel_sel_sources_13_reg;
  output repeat_sel_sel_sources_15_reg;
  output repeat_sel_sel_sources_17_reg;
  output repeat_sel_sel_sources_19_reg;
  output repeat_sel_sel_sources_21_reg;
  output repeat_sel_sel_sources_23_reg;
  output repeat_sel_sel_sources_25_reg;
  output repeat_sel_sel_sources_27_reg;
  output repeat_sel_sel_sources_29_reg;
  output repeat_sel_sel_sources_31_reg_1;
  output repeat_sel_sel_sources_33_reg;
  output repeat_sel_sel_sources_35_reg;
  output repeat_sel_sel_sources_37_reg;
  output repeat_sel_sel_sources_39_reg;
  output repeat_sel_sel_sources_41_reg;
  output repeat_sel_sel_sources_43_reg;
  output repeat_sel_sel_sources_45_reg;
  output repeat_sel_sel_sources_47_reg;
  output repeat_sel_sel_sources_49_reg;
  output repeat_sel_sel_sources_51_reg;
  output repeat_sel_sel_sources_53_reg;
  output repeat_sel_sel_sources_55_reg;
  output repeat_sel_sel_sources_57_reg;
  output repeat_sel_sel_sources_59_reg;
  output repeat_sel_sel_sources_61_reg;
  output repeat_sel_sel_sources_63_reg;
  output count_reg;
  output repeat_sel_sel_sources_62_reg;
  output repeat_sel_sel_sources_60_reg;
  output repeat_sel_sel_sources_58_reg;
  output repeat_sel_sel_sources_56_reg;
  output repeat_sel_sel_sources_54_reg;
  output repeat_sel_sel_sources_52_reg;
  output repeat_sel_sel_sources_50_reg;
  output repeat_sel_sel_sources_48_reg;
  output repeat_sel_sel_sources_46_reg;
  output repeat_sel_sel_sources_44_reg;
  output repeat_sel_sel_sources_42_reg;
  output repeat_sel_sel_sources_40_reg;
  output repeat_sel_sel_sources_38_reg;
  output repeat_sel_sel_sources_36_reg;
  output repeat_sel_sel_sources_34_reg;
  output repeat_sel_sel_sources_32_reg;
  output repeat_sel_sel_sources_30_reg;
  output repeat_sel_sel_sources_28_reg;
  output repeat_sel_sel_sources_26_reg;
  output repeat_sel_sel_sources_24_reg;
  output repeat_sel_sel_sources_22_reg;
  output repeat_sel_sel_sources_20_reg;
  output repeat_sel_sel_sources_18_reg;
  output repeat_sel_sel_sources_16_reg;
  output repeat_sel_sel_sources_14_reg;
  output repeat_sel_sel_sources_12_reg;
  output repeat_sel_sel_sources_10_reg;
  output repeat_sel_sel_sources_8_reg;
  output repeat_sel_sel_sources_6_reg;
  output repeat_sel_sel_sources_4_reg;
  output repeat_sel_sel_sources_2_reg;
  output repeat_sel_sel_sources_0_reg;
  output count_1_reg;
  output [1:0]\beatsLeft_reg[2]_0 ;
  output \beatsLeft_reg[0] ;
  output \beatsLeft_reg[0]_0 ;
  output \beatsLeft_reg[3] ;
  output [0:0]xbar_1_auto_in_d_bits_source;
  output [1:0]\saved_size_reg[2] ;
  output \counter_3_reg[2] ;
  output [2:0]chiplink_auto_mbypass_out_a_bits_param;
  output [16:0]chiplink_auto_mbypass_out_a_bits_data;
  output \stalls_id_3_reg[1] ;
  output [0:0]\stalls_id_5_reg[1] ;
  output \stalls_id_5_reg[1]_0 ;
  output \a_first_counter_reg[2] ;
  output [0:0]a_id;
  output p_231_in;
  output \saved_opcode_reg[2]_0 ;
  output full_reg_0;
  output flight_97_reg;
  output flight_98_reg;
  output flight_99_reg;
  output flight_100_reg;
  output \saved_opcode_reg[2]_1 ;
  output \saved_opcode_reg[2]_2 ;
  output [0:0]\stalls_id_5_reg[0] ;
  output [0:0]\stalls_id_5_reg[0]_0 ;
  output \saved_opcode_reg[2]_3 ;
  output \a_repeater_io_repeat_counter_reg[0] ;
  output [2:0]\cam_a_0_bits_size_reg[2] ;
  output \a_repeater_io_repeat_counter_reg[1] ;
  output [0:0]fixer_1_auto_in_a_bits_opcode;
  output [0:0]\cam_a_0_bits_source_reg[0] ;
  output [0:0]\cam_a_0_bits_source_reg[0]_0 ;
  output [2:0]\ram_source_reg[3] ;
  output [2:0]mbypass_auto_in_1_c_bits_source;
  output [1:0]\ram_param_reg[1] ;
  output full_reg_1;
  output repeat_count_1_reg;
  output [2:0]\ram_size_reg[2] ;
  output [0:0]auto_in_c_bits_opcode;
  output \saved_opcode_reg[0] ;
  output \counter_3_reg[0]_0 ;
  output \saved_size_reg[0]_0 ;
  output \saved_size_reg[1]_0 ;
  output \saved_size_reg[2]_0 ;
  output \saved_address_reg[0]_0 ;
  output \saved_source_reg[1] ;
  output \saved_param_reg[0] ;
  output \saved_size_reg[1]_1 ;
  output [4:0]out;
  output [4:0]O618;
  output [4:0]O623;
  output chiplink_tx_rst;
  output chiplink_tx_send;
  output [7:0]chiplink_tx_data;
  output [31:0]mbypass_auto_in_1_a_bits_address;
  output [31:0]mbypass_auto_in_1_a_bits_data;
  output [0:0]\elts_1_beats_reg[0] ;
  output ram_denied;
  output [0:0]mbypass_auto_in_1_c_bits_param;
  input chiplink_rx_clk;
  input chiplink_rx_send;
  input chiplink_rx_rst;
  input clk;
  input [0:0]DOBDO;
  input resetn;
  input \cam_s_0_state_reg[0] ;
  input latch;
  input fixer_1_auto_in_a_ready;
  input full_reg_2;
  input repeat_count_reg_0;
  input [0:0]\saved_size_reg[2]_1 ;
  input [31:0]D;
  input \saved_size_reg[2]_2 ;
  input state_0_reg;
  input \beatsLeft_reg[1]_0 ;
  input count_reg_0;
  input muxStateEarly_0;
  input count_1;
  input [29:0]saved_address;
  input [0:0]\saved_address_reg[29] ;
  input full;
  input state_0_reg_0;
  input \beatsLeft_reg[1]_1 ;
  input maybe_full_reg_3;
  input state_0;
  input xbar_1_auto_in_d_valid;
  input maybe_full_0;
  input bundleOut_0_a_bits_data_rdata_written_once;
  input bundleOut_0_a_bits_mask_rdata_written_once;
  input \cam_s_0_state_reg[0]_0 ;
  input p_0_in5_in;
  input d_drop;
  input muxStateEarly_1;
  input bundleOut_0_a_bits_mask_rdata_written_once_reg;
  input [3:0]\bundleOut_0_a_bits_mask_rdata_0_reg[3] ;
  input count_reg_1;
  input repeat_sel_sel_sources_1;
  input repeat_sel_sel_sources_3;
  input repeat_sel_sel_sources_5;
  input repeat_sel_sel_sources_7;
  input repeat_sel_sel_sources_9;
  input repeat_sel_sel_sources_11;
  input repeat_sel_sel_sources_13;
  input repeat_sel_sel_sources_15;
  input repeat_sel_sel_sources_17;
  input repeat_sel_sel_sources_19;
  input repeat_sel_sel_sources_21;
  input repeat_sel_sel_sources_23;
  input repeat_sel_sel_sources_25;
  input repeat_sel_sel_sources_27;
  input repeat_sel_sel_sources_29;
  input repeat_sel_sel_sources_31;
  input repeat_sel_sel_sources_33;
  input repeat_sel_sel_sources_35;
  input repeat_sel_sel_sources_37;
  input repeat_sel_sel_sources_39;
  input repeat_sel_sel_sources_41;
  input repeat_sel_sel_sources_43;
  input repeat_sel_sel_sources_45;
  input repeat_sel_sel_sources_47;
  input repeat_sel_sel_sources_49;
  input repeat_sel_sel_sources_51;
  input repeat_sel_sel_sources_53;
  input repeat_sel_sel_sources_55;
  input repeat_sel_sel_sources_57;
  input repeat_sel_sel_sources_59;
  input repeat_sel_sel_sources_61;
  input repeat_sel_sel_sources_63;
  input repeat_sel_sel_sources_62;
  input repeat_sel_sel_sources_60;
  input repeat_sel_sel_sources_58;
  input repeat_sel_sel_sources_56;
  input repeat_sel_sel_sources_54;
  input repeat_sel_sel_sources_52;
  input repeat_sel_sel_sources_50;
  input repeat_sel_sel_sources_48;
  input repeat_sel_sel_sources_46;
  input repeat_sel_sel_sources_44;
  input repeat_sel_sel_sources_42;
  input repeat_sel_sel_sources_40;
  input repeat_sel_sel_sources_38;
  input repeat_sel_sel_sources_36;
  input repeat_sel_sel_sources_34;
  input repeat_sel_sel_sources_32;
  input repeat_sel_sel_sources_30;
  input repeat_sel_sel_sources_28;
  input repeat_sel_sel_sources_26;
  input repeat_sel_sel_sources_24;
  input repeat_sel_sel_sources_22;
  input repeat_sel_sel_sources_20;
  input repeat_sel_sel_sources_18;
  input repeat_sel_sel_sources_16;
  input repeat_sel_sel_sources_14;
  input repeat_sel_sel_sources_12;
  input repeat_sel_sel_sources_10;
  input repeat_sel_sel_sources_8;
  input repeat_sel_sel_sources_6;
  input repeat_sel_sel_sources_4;
  input repeat_sel_sel_sources_2;
  input repeat_sel_sel_sources_0;
  input maybe_full_reg_4;
  input full_1;
  input [3:0]\beatsLeft_reg[3]_0 ;
  input \beatsLeft_reg[2]_1 ;
  input \beatsLeft_reg[1]_2 ;
  input [2:0]\saved_opcode_reg[2]_4 ;
  input [0:0]\counter_3_reg[3]_0 ;
  input \saved_size_reg[2]_3 ;
  input [2:0]chiplink_auto_mbypass_out_d_bits_size;
  input \cam_s_0_state_reg[0]_1 ;
  input [1:0]stalls_id_3;
  input \saved_source_reg[4] ;
  input \saved_source_reg[3] ;
  input \cam_s_0_state_reg[0]_2 ;
  input \stalls_id_6_reg[1] ;
  input p_29_in;
  input p_30_in;
  input \stalls_id_5_reg[0]_1 ;
  input [3:0]saved_source;
  input flight_37_reg;
  input flight_69_reg;
  input bypass_reg_rep;
  input \stalls_id_3_reg[1]_0 ;
  input [0:0]S;
  input [0:0]\saved_address_reg[29]_0 ;
  input \a_repeater_io_repeat_counter_reg[2] ;
  input _a_repeater_io_repeat_T;
  input [0:0]a_repeater_io_repeat_counter;
  input [1:0]saved_size;
  input \saved_size_reg[1]_2 ;
  input bypass_reg_rep_0;
  input [2:0]saved_source_2;
  input [1:0]saved_param;
  input repeat_count_1;
  input [2:0]saved_size_3;
  input [0:0]saved_opcode;
  input full_reg_3;
  input _GEN_00;
  input [7:0]chiplink_rx_data;
  input [31:0]ram_R0_data;
  input [6:0]DOADO;
  input [24:0]ram_R0_data_0;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  input d_io_deq_bits_denied;
  input state_1_reg;
  input [1:0]\saved_param_reg[1] ;
  input [5:0]\saved_source_reg[5] ;
  input chiplink_auto_mbypass_out_d_bits_denied;
  input [29:0]repeat_bundleIn_0_d_bits_data_mux_0;
  input [29:0]atomics_auto_in_d_bits_data;
  input repeat_index;

  wire [4:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [6:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [4:0]O618;
  wire [4:0]O623;
  wire [4:0]O628;
  wire [4:0]O633;
  wire [31:0]Q;
  wire [0:0]S;
  wire _GEN_00;
  wire _GEN_4;
  wire _GEN_6;
  wire _a_repeater_io_repeat_T;
  wire [1:0]_q_last_beats_c_T_1;
  wire \a_first_counter_reg[2] ;
  wire [0:0]a_id;
  wire a_isSupported;
  wire [0:0]a_repeater_io_repeat_counter;
  wire \a_repeater_io_repeat_counter_reg[0] ;
  wire \a_repeater_io_repeat_counter_reg[1] ;
  wire \a_repeater_io_repeat_counter_reg[2] ;
  wire [29:0]atomics_auto_in_d_bits_data;
  wire [0:0]auto_in_c_bits_opcode;
  wire \bar/p_2_in ;
  wire \beatsLeft_reg[0] ;
  wire \beatsLeft_reg[0]_0 ;
  wire \beatsLeft_reg[1] ;
  wire \beatsLeft_reg[1]_0 ;
  wire \beatsLeft_reg[1]_1 ;
  wire \beatsLeft_reg[1]_2 ;
  wire \beatsLeft_reg[2] ;
  wire [1:0]\beatsLeft_reg[2]_0 ;
  wire \beatsLeft_reg[2]_1 ;
  wire \beatsLeft_reg[3] ;
  wire [3:0]\beatsLeft_reg[3]_0 ;
  wire [0:0]\bundleOut_0_a_bits_data_rdata_0_reg[0] ;
  wire \bundleOut_0_a_bits_data_rdata_0_reg[21] ;
  wire bundleOut_0_a_bits_data_rdata_written_once;
  wire [3:0]\bundleOut_0_a_bits_mask_rdata_0_reg[3] ;
  wire bundleOut_0_a_bits_mask_rdata_written_once;
  wire bundleOut_0_a_bits_mask_rdata_written_once_reg;
  wire bypass;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire [1:0]\cam/_free_T_2 ;
  wire \cam/p_0_in ;
  wire [3:0]\cam_a_0_bits_address_reg[29] ;
  wire \cam_a_0_bits_data_reg[63] ;
  wire \cam_a_0_bits_data_reg[63]_0 ;
  wire [0:0]\cam_a_0_bits_mask_reg[2] ;
  wire \cam_a_0_bits_mask_reg[7] ;
  wire [2:0]\cam_a_0_bits_size_reg[2] ;
  wire [0:0]\cam_a_0_bits_source_reg[0] ;
  wire [0:0]\cam_a_0_bits_source_reg[0]_0 ;
  wire cam_a_0_fifoId;
  wire [0:0]\cam_a_0_lut_reg[2] ;
  wire \cam_s_0_state_reg[0] ;
  wire \cam_s_0_state_reg[0]_0 ;
  wire \cam_s_0_state_reg[0]_1 ;
  wire \cam_s_0_state_reg[0]_2 ;
  wire [0:0]\cams_0/_free_T_2 ;
  wire [0:0]\cams_1/_free_T_2 ;
  wire [4:0]\cams_2/_free_T_2 ;
  wire [3:0]\cams_3/_free_T_2 ;
  wire [0:0]\cams_4/_free_T_2 ;
  wire [0:0]\cams_5/_free_T_2 ;
  wire [0:0]\cams_6/_free_T_2 ;
  wire [0:0]\cams_7/_free_T_2 ;
  wire [16:0]chiplink_auto_mbypass_out_a_bits_data;
  wire [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  wire [2:0]chiplink_auto_mbypass_out_a_bits_param;
  wire chiplink_auto_mbypass_out_d_bits_denied;
  wire [2:0]chiplink_auto_mbypass_out_d_bits_size;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_rst;
  wire chiplink_rx_send;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire count_1;
  wire count_1_reg;
  wire count_reg;
  wire count_reg_0;
  wire count_reg_1;
  wire [3:2]counter_2_reg;
  wire \counter_3_reg[0] ;
  wire \counter_3_reg[0]_0 ;
  wire \counter_3_reg[2] ;
  wire [1:0]\counter_3_reg[3] ;
  wire [0:0]\counter_3_reg[3]_0 ;
  wire d_drop;
  wire d_io_deq_bits_denied;
  wire divertprobes;
  wire divertprobes_reg;
  wire do_bypass_catcher_1_n_0;
  wire do_bypass_catcher_n_1;
  wire do_bypass_catcher_n_2;
  wire do_bypass_catcher_n_3;
  wire [0:0]\elts_1_beats_reg[0] ;
  wire [0:0]\enq_ptr_reg[0] ;
  wire [0:0]\enq_ptr_reg[0]_0 ;
  wire [0:0]\enq_ptr_reg[0]_1 ;
  wire [0:0]\enq_ptr_reg[0]_2 ;
  wire [19:8]\extract/_shift_T_1 ;
  wire [5:2]\extract/_wide_T ;
  wire [29:0]fixer_1_auto_in_a_bits_address;
  wire [0:0]fixer_1_auto_in_a_bits_opcode;
  wire [0:0]fixer_1_auto_in_a_bits_param;
  wire [3:0]fixer_1_auto_in_a_bits_source;
  wire fixer_1_auto_in_a_ready;
  wire flight_100_reg;
  wire flight_37_reg;
  wire flight_69_reg;
  wire flight_97_reg;
  wire flight_98_reg;
  wire flight_99_reg;
  wire full;
  wire full_1;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire [31:16]header;
  wire [7:0]hints_auto_in_a_bits_mask;
  wire hints_auto_in_c_valid;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire idle_reg;
  wire [1:0]io_deq_bits;
  wire latch;
  wire maybe_full;
  wire maybe_full_0;
  wire maybe_full_reg;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire maybe_full_reg_4;
  wire [31:0]mbypass_auto_in_1_a_bits_address;
  wire [31:0]mbypass_auto_in_1_a_bits_data;
  wire [1:1]mbypass_auto_in_1_a_bits_size;
  wire [5:0]mbypass_auto_in_1_a_bits_source;
  wire [0:0]mbypass_auto_in_1_c_bits_param;
  wire [1:1]mbypass_auto_in_1_c_bits_size;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire mbypass_auto_in_1_c_valid;
  wire mbypass_n_10;
  wire mbypass_n_15;
  wire mbypass_n_16;
  wire mbypass_n_17;
  wire mbypass_n_18;
  wire mbypass_n_19;
  wire mbypass_n_21;
  wire mbypass_n_22;
  wire mbypass_n_4;
  wire muxStateEarly_0;
  wire muxStateEarly_1;
  wire [4:0]out;
  wire [3:0]p_0_in;
  wire p_0_in5_in;
  wire [2:2]p_0_in_5;
  wire [15:3]p_0_out;
  wire [31:3]p_0_out_0;
  wire [12:3]p_0_out_1;
  wire [31:0]p_0_out_2;
  wire p_11_in;
  wire p_231_in;
  wire p_29_in;
  wire p_30_in;
  wire [4:2]q_last_beats_c;
  wire [0:0]q_last_count_reg;
  wire [4:0]q_last_count_reg_3;
  wire [4:3]\qd_q/elts_1_beats ;
  wire [31:0]\qd_q/elts_1_data ;
  wire [31:0]\qd_q/p_0_in ;
  wire \qd_q/valid_1 ;
  wire [1:0]\r_2_reg[1] ;
  wire [31:0]ram_R0_data;
  wire [24:0]ram_R0_data_0;
  wire ram_denied;
  wire [1:0]\ram_param_reg[1] ;
  wire [2:0]\ram_size_reg[2] ;
  wire [2:0]\ram_source_reg[3] ;
  wire relack;
  wire [29:0]repeat_bundleIn_0_d_bits_data_mux_0;
  wire repeat_count_1;
  wire repeat_count_1_reg;
  wire repeat_count_reg;
  wire repeat_count_reg_0;
  wire repeat_index;
  wire repeat_sel_sel_sources_0;
  wire repeat_sel_sel_sources_0_reg;
  wire repeat_sel_sel_sources_1;
  wire repeat_sel_sel_sources_10;
  wire repeat_sel_sel_sources_10_reg;
  wire repeat_sel_sel_sources_11;
  wire repeat_sel_sel_sources_11_reg;
  wire repeat_sel_sel_sources_12;
  wire repeat_sel_sel_sources_12_reg;
  wire repeat_sel_sel_sources_13;
  wire repeat_sel_sel_sources_13_reg;
  wire repeat_sel_sel_sources_14;
  wire repeat_sel_sel_sources_14_reg;
  wire repeat_sel_sel_sources_15;
  wire repeat_sel_sel_sources_15_reg;
  wire repeat_sel_sel_sources_16;
  wire repeat_sel_sel_sources_16_reg;
  wire repeat_sel_sel_sources_17;
  wire repeat_sel_sel_sources_17_reg;
  wire repeat_sel_sel_sources_18;
  wire repeat_sel_sel_sources_18_reg;
  wire repeat_sel_sel_sources_19;
  wire repeat_sel_sel_sources_19_reg;
  wire repeat_sel_sel_sources_1_reg;
  wire repeat_sel_sel_sources_2;
  wire repeat_sel_sel_sources_20;
  wire repeat_sel_sel_sources_20_reg;
  wire repeat_sel_sel_sources_21;
  wire repeat_sel_sel_sources_21_reg;
  wire repeat_sel_sel_sources_22;
  wire repeat_sel_sel_sources_22_reg;
  wire repeat_sel_sel_sources_23;
  wire repeat_sel_sel_sources_23_reg;
  wire repeat_sel_sel_sources_24;
  wire repeat_sel_sel_sources_24_reg;
  wire repeat_sel_sel_sources_25;
  wire repeat_sel_sel_sources_25_reg;
  wire repeat_sel_sel_sources_26;
  wire repeat_sel_sel_sources_26_reg;
  wire repeat_sel_sel_sources_27;
  wire repeat_sel_sel_sources_27_reg;
  wire repeat_sel_sel_sources_28;
  wire repeat_sel_sel_sources_28_reg;
  wire repeat_sel_sel_sources_29;
  wire repeat_sel_sel_sources_29_reg;
  wire repeat_sel_sel_sources_2_reg;
  wire repeat_sel_sel_sources_3;
  wire repeat_sel_sel_sources_30;
  wire repeat_sel_sel_sources_30_reg;
  wire repeat_sel_sel_sources_31;
  wire [3:0]repeat_sel_sel_sources_31_reg;
  wire repeat_sel_sel_sources_31_reg_0;
  wire repeat_sel_sel_sources_31_reg_1;
  wire repeat_sel_sel_sources_32;
  wire repeat_sel_sel_sources_32_reg;
  wire repeat_sel_sel_sources_33;
  wire repeat_sel_sel_sources_33_reg;
  wire repeat_sel_sel_sources_34;
  wire repeat_sel_sel_sources_34_reg;
  wire repeat_sel_sel_sources_35;
  wire repeat_sel_sel_sources_35_reg;
  wire repeat_sel_sel_sources_36;
  wire repeat_sel_sel_sources_36_reg;
  wire repeat_sel_sel_sources_37;
  wire repeat_sel_sel_sources_37_reg;
  wire repeat_sel_sel_sources_38;
  wire repeat_sel_sel_sources_38_reg;
  wire repeat_sel_sel_sources_39;
  wire repeat_sel_sel_sources_39_reg;
  wire repeat_sel_sel_sources_3_reg;
  wire repeat_sel_sel_sources_4;
  wire repeat_sel_sel_sources_40;
  wire repeat_sel_sel_sources_40_reg;
  wire repeat_sel_sel_sources_41;
  wire repeat_sel_sel_sources_41_reg;
  wire repeat_sel_sel_sources_42;
  wire repeat_sel_sel_sources_42_reg;
  wire repeat_sel_sel_sources_43;
  wire repeat_sel_sel_sources_43_reg;
  wire repeat_sel_sel_sources_44;
  wire repeat_sel_sel_sources_44_reg;
  wire repeat_sel_sel_sources_45;
  wire repeat_sel_sel_sources_45_reg;
  wire repeat_sel_sel_sources_46;
  wire repeat_sel_sel_sources_46_reg;
  wire repeat_sel_sel_sources_47;
  wire repeat_sel_sel_sources_47_reg;
  wire repeat_sel_sel_sources_48;
  wire repeat_sel_sel_sources_48_reg;
  wire repeat_sel_sel_sources_49;
  wire repeat_sel_sel_sources_49_reg;
  wire repeat_sel_sel_sources_4_reg;
  wire repeat_sel_sel_sources_5;
  wire repeat_sel_sel_sources_50;
  wire repeat_sel_sel_sources_50_reg;
  wire repeat_sel_sel_sources_51;
  wire repeat_sel_sel_sources_51_reg;
  wire repeat_sel_sel_sources_52;
  wire repeat_sel_sel_sources_52_reg;
  wire repeat_sel_sel_sources_53;
  wire repeat_sel_sel_sources_53_reg;
  wire repeat_sel_sel_sources_54;
  wire repeat_sel_sel_sources_54_reg;
  wire repeat_sel_sel_sources_55;
  wire repeat_sel_sel_sources_55_reg;
  wire repeat_sel_sel_sources_56;
  wire repeat_sel_sel_sources_56_reg;
  wire repeat_sel_sel_sources_57;
  wire repeat_sel_sel_sources_57_reg;
  wire repeat_sel_sel_sources_58;
  wire repeat_sel_sel_sources_58_reg;
  wire repeat_sel_sel_sources_59;
  wire repeat_sel_sel_sources_59_reg;
  wire repeat_sel_sel_sources_5_reg;
  wire repeat_sel_sel_sources_6;
  wire repeat_sel_sel_sources_60;
  wire repeat_sel_sel_sources_60_reg;
  wire repeat_sel_sel_sources_61;
  wire repeat_sel_sel_sources_61_reg;
  wire repeat_sel_sel_sources_62;
  wire repeat_sel_sel_sources_62_reg;
  wire repeat_sel_sel_sources_63;
  wire repeat_sel_sel_sources_63_reg;
  wire repeat_sel_sel_sources_6_reg;
  wire repeat_sel_sel_sources_7;
  wire repeat_sel_sel_sources_7_reg;
  wire repeat_sel_sel_sources_8;
  wire repeat_sel_sel_sources_8_reg;
  wire repeat_sel_sel_sources_9;
  wire repeat_sel_sel_sources_9_reg;
  wire resetn;
  wire [0:0]ridx_ridx_bin;
  wire [0:0]ridx_ridx_bin_6;
  wire [0:0]ridx_ridx_bin_8;
  wire \rxInc_sink/valid_reg ;
  wire [3:0]rx_io_a_ridx;
  wire rx_io_a_safe_ridx_valid;
  wire rx_io_a_safe_widx_valid;
  wire [3:0]rx_io_a_widx;
  wire [3:0]rx_io_bridx;
  wire [3:0]rx_io_bwidx;
  wire [3:0]rx_io_c_ridx;
  wire [3:0]rx_io_c_widx;
  wire [3:0]rx_io_d_ridx;
  wire [3:0]rx_io_d_widx;
  wire [3:0]rx_io_e_ridx;
  wire [3:0]rx_io_e_widx;
  wire [19:0]rx_io_rxc_mem_0_a;
  wire [19:0]rx_io_rxc_mem_0_b;
  wire [19:0]rx_io_rxc_mem_0_c;
  wire [19:0]rx_io_rxc_mem_0_d;
  wire [19:0]rx_io_rxc_mem_0_e;
  wire rx_io_rxc_ridx;
  wire rx_io_rxc_widx;
  wire [19:0]rx_io_txc_mem_0_d;
  wire rx_io_txc_ridx;
  wire rx_io_txc_widx;
  wire rx_n_169;
  wire rx_n_170;
  wire rx_reset;
  wire rx_reset_reg_n_1;
  wire [29:0]saved_address;
  wire \saved_address_reg[0] ;
  wire \saved_address_reg[0]_0 ;
  wire [0:0]\saved_address_reg[29] ;
  wire [0:0]\saved_address_reg[29]_0 ;
  wire [0:0]saved_opcode;
  wire \saved_opcode_reg[0] ;
  wire [1:0]\saved_opcode_reg[1] ;
  wire \saved_opcode_reg[2] ;
  wire \saved_opcode_reg[2]_0 ;
  wire \saved_opcode_reg[2]_1 ;
  wire \saved_opcode_reg[2]_2 ;
  wire \saved_opcode_reg[2]_3 ;
  wire [2:0]\saved_opcode_reg[2]_4 ;
  wire [1:0]saved_param;
  wire \saved_param_reg[0] ;
  wire [1:0]\saved_param_reg[1] ;
  wire [1:0]saved_size;
  wire [2:0]saved_size_3;
  wire [0:0]\saved_size_reg[0] ;
  wire \saved_size_reg[0]_0 ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[1]_0 ;
  wire \saved_size_reg[1]_1 ;
  wire \saved_size_reg[1]_2 ;
  wire [1:0]\saved_size_reg[2] ;
  wire \saved_size_reg[2]_0 ;
  wire [0:0]\saved_size_reg[2]_1 ;
  wire \saved_size_reg[2]_2 ;
  wire \saved_size_reg[2]_3 ;
  wire [3:0]saved_source;
  wire [2:0]saved_source_2;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire [5:0]\saved_source_reg[5] ;
  wire [1:1]sbypass_auto_node_out_out_d_bits_size;
  wire sbypass_n_4;
  wire [5:0]sinkD_io_a_tlSource_bits;
  wire [15:0]sinkD_io_c_clSource;
  wire [4:1]sinkD_io_q_bits_beats;
  wire [31:1]sinkD_io_q_bits_data;
  wire sinkD_io_q_bits_last;
  wire sinkD_io_q_valid;
  wire sinkD_n_101;
  wire sinkD_n_103;
  wire sinkD_n_105;
  wire sinkD_n_106;
  wire sinkD_n_107;
  wire sinkD_n_108;
  wire sinkD_n_110;
  wire sinkD_n_113;
  wire sinkD_n_38;
  wire sinkD_n_39;
  wire sinkD_n_46;
  wire sinkD_n_47;
  wire sinkD_n_48;
  wire sinkD_n_49;
  wire sinkD_n_50;
  wire sinkD_n_6;
  wire sinkD_n_87;
  wire sinkD_n_91;
  wire sinkD_n_93;
  wire sinkD_n_95;
  wire sinkD_n_97;
  wire sinkD_n_99;
  wire [31:0]sourceA_io_q_bits;
  wire sourceA_io_q_sink_n_100;
  wire sourceA_io_q_sink_n_101;
  wire sourceA_io_q_sink_n_102;
  wire sourceA_io_q_sink_n_103;
  wire sourceA_io_q_sink_n_104;
  wire sourceA_io_q_sink_n_105;
  wire sourceA_io_q_sink_n_40;
  wire sourceA_io_q_sink_n_41;
  wire sourceA_io_q_sink_n_42;
  wire sourceA_io_q_sink_n_43;
  wire sourceA_io_q_sink_n_44;
  wire sourceA_io_q_sink_n_45;
  wire sourceA_io_q_sink_n_46;
  wire sourceA_io_q_sink_n_47;
  wire sourceA_io_q_sink_n_48;
  wire sourceA_io_q_sink_n_49;
  wire sourceA_io_q_sink_n_50;
  wire sourceA_io_q_sink_n_51;
  wire sourceA_io_q_sink_n_52;
  wire sourceA_io_q_sink_n_53;
  wire sourceA_io_q_sink_n_58;
  wire sourceA_io_q_sink_n_59;
  wire sourceA_io_q_sink_n_60;
  wire sourceA_io_q_sink_n_61;
  wire sourceA_io_q_sink_n_7;
  wire sourceA_io_q_sink_n_70;
  wire sourceA_io_q_sink_n_71;
  wire sourceA_io_q_sink_n_72;
  wire sourceA_io_q_sink_n_73;
  wire sourceA_io_q_sink_n_74;
  wire sourceA_io_q_sink_n_75;
  wire sourceA_io_q_sink_n_76;
  wire sourceA_io_q_sink_n_77;
  wire sourceA_io_q_sink_n_78;
  wire sourceA_io_q_sink_n_79;
  wire sourceA_io_q_sink_n_80;
  wire sourceA_io_q_sink_n_81;
  wire sourceA_io_q_sink_n_82;
  wire sourceA_io_q_sink_n_83;
  wire sourceA_io_q_sink_n_84;
  wire sourceA_io_q_sink_n_85;
  wire sourceA_io_q_sink_n_86;
  wire sourceA_io_q_sink_n_87;
  wire sourceA_io_q_sink_n_88;
  wire sourceA_io_q_sink_n_89;
  wire sourceA_io_q_sink_n_90;
  wire sourceA_io_q_sink_n_91;
  wire sourceA_io_q_sink_n_92;
  wire sourceA_io_q_sink_n_93;
  wire sourceA_io_q_sink_n_94;
  wire sourceA_io_q_sink_n_95;
  wire sourceA_io_q_sink_n_96;
  wire sourceA_io_q_sink_n_97;
  wire sourceA_io_q_sink_n_98;
  wire sourceA_io_q_sink_n_99;
  wire sourceA_n_124;
  wire sourceA_n_125;
  wire sourceA_n_126;
  wire sourceA_n_127;
  wire sourceA_n_15;
  wire sourceA_n_16;
  wire sourceA_n_207;
  wire sourceA_n_208;
  wire sourceA_n_209;
  wire sourceA_n_210;
  wire sourceA_n_211;
  wire sourceA_n_212;
  wire sourceA_n_213;
  wire sourceA_n_214;
  wire sourceA_n_215;
  wire sourceA_n_216;
  wire sourceA_n_217;
  wire sourceA_n_218;
  wire sourceA_n_219;
  wire sourceA_n_220;
  wire sourceA_n_221;
  wire sourceA_n_222;
  wire sourceA_n_223;
  wire sourceA_n_224;
  wire sourceA_n_225;
  wire sourceA_n_226;
  wire sourceA_n_288;
  wire sourceA_n_290;
  wire sourceA_n_3;
  wire sourceA_n_4;
  wire sourceA_n_5;
  wire [10:3]sourceB_io_q_bits;
  wire sourceB_io_q_sink_n_17;
  wire sourceB_io_q_sink_n_18;
  wire sourceB_io_q_sink_n_19;
  wire sourceB_io_q_sink_n_6;
  wire sourceB_io_q_sink_n_7;
  wire sourceB_io_q_sink_n_8;
  wire sourceB_io_q_sink_n_9;
  wire sourceB_n_0;
  wire sourceB_n_6;
  wire sourceB_n_7;
  wire [31:3]sourceC_io_q_bits;
  wire sourceC_io_q_sink_n_5;
  wire sourceC_io_q_sink_n_7;
  wire sourceC_io_q_sink_n_8;
  wire sourceC_n_0;
  wire sourceC_n_10;
  wire sourceC_n_2;
  wire sourceC_n_3;
  wire sourceC_n_4;
  wire sourceC_n_5;
  wire sourceC_n_8;
  wire [15:3]sourceD_io_q_bits;
  wire sourceD_io_q_sink_n_10;
  wire sourceD_io_q_sink_n_20;
  wire sourceD_io_q_sink_n_21;
  wire sourceD_io_q_sink_n_22;
  wire sourceD_io_q_sink_n_23;
  wire sourceD_io_q_sink_n_24;
  wire sourceD_io_q_sink_n_25;
  wire sourceD_io_q_sink_n_5;
  wire sourceD_io_q_sink_n_6;
  wire sourceD_io_q_sink_n_8;
  wire sourceD_io_q_sink_n_9;
  wire sourceD_n_0;
  wire sourceD_n_1;
  wire sourceD_n_17;
  wire sourceD_n_18;
  wire sourceD_n_19;
  wire sourceD_n_2;
  wire sourceD_n_3;
  wire sourceE_io_q_sink_n_5;
  wire sourceE_io_q_sink_n_6;
  wire sourceE_io_q_sink_n_7;
  wire source_valid_io_out;
  wire [1:0]stalls_id_3;
  wire \stalls_id_3_reg[1] ;
  wire \stalls_id_3_reg[1]_0 ;
  wire [0:0]\stalls_id_5_reg[0] ;
  wire [0:0]\stalls_id_5_reg[0]_0 ;
  wire \stalls_id_5_reg[0]_1 ;
  wire [0:0]\stalls_id_5_reg[1] ;
  wire \stalls_id_5_reg[1]_0 ;
  wire \stalls_id_6_reg[1] ;
  wire [1:0]state;
  wire state_0;
  wire state_0_reg;
  wire state_0_reg_0;
  wire state_1_reg;
  wire sync_0;
  wire sync_0_reg;
  wire \txInc_sink/valid_reg ;
  wire valid_reg;
  wire valid_reg_4;
  wire valid_reg_7;
  wire valid_reg_9;
  wire [0:0]xbar_1_auto_in_d_bits_source;
  wire xbar_1_auto_in_d_valid;
  wire [1:0]xbar_1_auto_out_0_d_bits_size;
  wire xbar_1_auto_out_0_d_valid;
  wire xbar_auto_in_d_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ResetCatchAndSync_d3 do_bypass_catcher
       (.bypass_reg(do_bypass_catcher_n_2),
        .bypass_reg_0(bypass),
        .bypass_reg_reg(do_bypass_catcher_n_1),
        .bypass_reg_rep(do_bypass_catcher_n_3),
        .clk(clk),
        .\flight_reg[2] (mbypass_n_22),
        .\flight_reg[5] (mbypass_n_21),
        .resetn(resetn),
        .rx_reset(rx_reset),
        .sync_0(sync_0),
        .sync_0_reg(do_bypass_catcher_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ResetCatchAndSync_d3_0 do_bypass_catcher_1
       (.SR(sync_0_reg),
        .bypass_reg(do_bypass_catcher_1_n_0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_StuckSnooper mbypass
       (.D(p_0_in_5),
        .Q(\counter_3_reg[3] ),
        .SR(sync_0_reg),
        ._GEN_00(_GEN_00),
        .bypass(bypass),
        .bypass_reg_0(mbypass_n_21),
        .bypass_reg_1(mbypass_n_22),
        .bypass_reg_rep_0(sourceA_n_126),
        .\cam_a_0_bits_data_reg[63] (\cam_a_0_bits_data_reg[63] ),
        .\cam_a_0_bits_data_reg[63]_0 (\cam_a_0_bits_data_reg[63]_0 ),
        .cam_a_0_fifoId(cam_a_0_fifoId),
        .\cdc_reg_reg[11] (sourceC_n_5),
        .\cdc_reg_reg[9] (sourceA_n_127),
        .\cdc_reg_reg[9]_0 (sourceA_n_125),
        .chiplink_auto_mbypass_out_d_bits_size(chiplink_auto_mbypass_out_d_bits_size[1]),
        .clk(clk),
        .count_1(count_1),
        .count_1_reg(count_1_reg),
        .count_1_reg_0(sourceC_n_2),
        .\counter_2_reg[0]_0 (counter_2_reg),
        .\counter_2_reg[0]_1 (mbypass_n_15),
        .\counter_2_reg[2]_0 (mbypass_n_19),
        .\counter_3_reg[2]_0 (\counter_3_reg[2] ),
        .\counter_3_reg[3]_0 (\counter_3_reg[3]_0 ),
        .\counter_reg[3]_0 (mbypass_n_18),
        .divertprobes(divertprobes),
        .divertprobes_reg_0(sourceA_n_124),
        .full(full),
        .full_1(full_1),
        .full_reg(full_reg),
        .full_reg_0(sinkD_n_50),
        .full_reg_1(full_reg_3),
        .hints_auto_in_c_valid(hints_auto_in_c_valid),
        .maybe_full_reg(maybe_full),
        .maybe_full_reg_0(maybe_full_reg_4),
        .mbypass_auto_in_1_a_bits_size(mbypass_auto_in_1_a_bits_size),
        .mbypass_auto_in_1_c_bits_size(mbypass_auto_in_1_c_bits_size),
        .mbypass_auto_in_1_c_bits_source(mbypass_auto_in_1_c_bits_source),
        .mbypass_auto_in_1_c_valid(mbypass_auto_in_1_c_valid),
        .p_11_in(p_11_in),
        .\r_1_reg[1] (sourceC_n_10),
        .\r_3_reg[2] (sourceC_n_8),
        .\ram_data_reg[0] (mbypass_n_10),
        .\ram_source_reg[3] (\ram_source_reg[3] ),
        .repeat_count_reg(repeat_count_reg),
        .repeat_count_reg_0(repeat_count_reg_0),
        .resetn(resetn),
        .\ridx_ridx_bin_reg[1] (mbypass_n_16),
        .\saved_address_reg[0] (mbypass_n_17),
        .\saved_address_reg[0]_0 (\saved_address_reg[0]_0 ),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2]_4 [2:1]),
        .\saved_size_reg[2] (\saved_size_reg[2]_2 ),
        .\saved_size_reg[2]_0 (\saved_size_reg[2]_3 ),
        .saved_source_2(saved_source_2),
        .\saved_source_reg[1] (\saved_source_reg[1] ),
        .sinkD_io_q_valid(sinkD_io_q_valid),
        .state_0_reg(state_0_reg_0),
        .sync_0(sync_0),
        .sync_0_reg(do_bypass_catcher_n_2),
        .sync_0_reg_0(do_bypass_catcher_n_3),
        .sync_0_reg_1(sourceE_io_q_sink_n_5),
        .sync_0_reg_2(do_bypass_catcher_1_n_0),
        .valid_1(\qd_q/valid_1 ),
        .valid_1_reg(mbypass_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_RX rx
       (.ADDRARDADDR(ADDRARDADDR),
        .D(p_0_out_2),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .\cdc_reg_reg[12] ({p_0_out_1[12:9],p_0_out_1[5:3]}),
        .\cdc_reg_reg[15] ({p_0_out[15:9],p_0_out[5:3]}),
        .\cdc_reg_reg[16] (rx_n_169),
        .\cdc_reg_reg[16]_0 (rx_n_170),
        .\cdc_reg_reg[19] (rx_io_rxc_mem_0_e),
        .\cdc_reg_reg[31] ({p_0_out_0[31:16],p_0_out_0[12:9],p_0_out_0[7:3]}),
        .\cdc_reg_reg[39] (rx_io_txc_mem_0_d),
        .\cdc_reg_reg[39]_0 (rx_io_rxc_mem_0_d),
        .\cdc_reg_reg[59] (rx_io_rxc_mem_0_c),
        .\cdc_reg_reg[79] (rx_io_rxc_mem_0_b),
        .\cdc_reg_reg[99] (rx_io_rxc_mem_0_a),
        .chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_data(chiplink_rx_data),
        .chiplink_rx_send(chiplink_rx_send),
        .\enq_ptr_reg[0] (\enq_ptr_reg[0] ),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0]_0 ),
        .\enq_ptr_reg[0]_1 (\enq_ptr_reg[0]_1 ),
        .\enq_ptr_reg[0]_2 (\enq_ptr_reg[0]_2 ),
        .\hqa/fq/ram/ram_ext/ram_reg (out),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqb/fq/ram/ram_ext/ram_reg_0 (O618),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg_0 (O623),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (O628),
        .\hqd/fq/ram/ram_ext/ram_reg_1 (\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .\hqe/fq/ram/ram_ext/ram_reg_0 (O633),
        .io_rxc_ridx(rx_io_rxc_ridx),
        .io_rxc_widx(rx_io_rxc_widx),
        .io_txc_ridx(rx_io_txc_ridx),
        .io_txc_widx(rx_io_txc_widx),
        .ram_R0_data(ram_R0_data),
        .ram_R0_data_0(ram_R0_data_0),
        .reg__reg(rx_reset_reg_n_1),
        .\ridx_ridx_bin_reg[0] (sourceA_io_q_sink_n_44),
        .\ridx_ridx_bin_reg[0]_0 (sourceA_io_q_sink_n_45),
        .\ridx_ridx_bin_reg[0]_1 (sourceB_io_q_sink_n_6),
        .\ridx_ridx_bin_reg[1] (sourceA_io_q_sink_n_46),
        .\ridx_ridx_bin_reg[1]_0 (sourceB_io_q_sink_n_7),
        .\ridx_ridx_bin_reg[1]_1 (sourceC_io_q_sink_n_7),
        .\ridx_ridx_bin_reg[1]_2 (sourceD_io_q_sink_n_8),
        .\ridx_ridx_bin_reg[1]_3 (sourceE_io_q_sink_n_7),
        .\ridx_ridx_bin_reg[2] (sourceC_io_q_sink_n_5),
        .\ridx_ridx_bin_reg[2]_0 (sourceD_io_q_sink_n_6),
        .\ridx_ridx_bin_reg[2]_1 (sourceE_io_q_sink_n_6),
        .rx_io_a_ridx(rx_io_a_ridx),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .rx_io_a_widx(rx_io_a_widx),
        .rx_io_bridx(rx_io_bridx),
        .rx_io_bwidx(rx_io_bwidx),
        .rx_io_c_ridx(rx_io_c_ridx),
        .rx_io_c_widx(rx_io_c_widx),
        .rx_io_d_ridx(rx_io_d_ridx),
        .rx_io_d_widx(rx_io_d_widx),
        .rx_io_e_ridx(rx_io_e_ridx),
        .rx_io_e_widx(rx_io_e_widx),
        .rx_reset(rx_reset),
        .sync_0_reg(sourceB_io_q_sink_n_8),
        .sync_0_reg_0(sourceC_io_q_sink_n_8),
        .sync_0_reg_1(sourceD_io_q_sink_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetReg rx_reset_reg
       (.chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_rst(chiplink_rx_rst),
        .resetn(resetn),
        .rx_reset(rx_reset),
        .sync_0_reg(rx_reset_reg_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLBusBypass sbypass
       (.E(\bar/p_2_in ),
        .SR(sync_0_reg),
        .\beatsLeft_reg[0] (\beatsLeft_reg[0] ),
        .\beatsLeft_reg[0]_0 (\beatsLeft_reg[0]_0 ),
        .\cdc_reg_reg[11] (sourceD_n_19),
        .clk(clk),
        .\counter_3_reg[0] (\counter_3_reg[0] ),
        .d_first_reg(sourceD_n_3),
        .\flight_reg[3] (sbypass_n_4),
        .maybe_full_reg(maybe_full_reg_3),
        .\r_1_reg[0] (sourceD_n_18),
        .sbypass_auto_node_out_out_d_bits_size(sbypass_auto_node_out_out_d_bits_size),
        .state_0(state_0),
        .state_0_reg(sourceD_n_17),
        .sync_0(sync_0),
        .sync_0_reg(do_bypass_catcher_1_n_0),
        .sync_0_reg_0(do_bypass_catcher_n_1),
        .valid_reg_reg(sourceD_io_q_sink_n_5),
        .xbar_1_auto_out_0_d_bits_size(xbar_1_auto_out_0_d_bits_size),
        .xbar_1_auto_out_0_d_valid(xbar_1_auto_out_0_d_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SinkD sinkD
       (.D({sinkD_io_q_bits_beats,sinkD_n_6}),
        .Q(\qd_q/elts_1_beats ),
        .SR(sync_0_reg),
        .a_first_reg(sourceA_n_4),
        .a_first_reg_0(sourceA_n_5),
        .a_first_reg_1(sourceA_n_218),
        .a_first_reg_2(sourceA_n_220),
        .a_first_reg_3(sourceA_n_222),
        .a_first_reg_4(sourceA_n_224),
        .a_first_reg_5(sourceA_n_226),
        .atomics_auto_in_d_bits_data(atomics_auto_in_d_bits_data),
        .bypass_reg_rep(\cam_a_0_bits_data_reg[63] ),
        .\cam_d_0_data_reg[31] (D),
        .\cdc_reg_reg[15] (sourceA_n_214),
        .chiplink_auto_mbypass_out_d_bits_denied(chiplink_auto_mbypass_out_d_bits_denied),
        .chiplink_auto_mbypass_out_d_bits_size(chiplink_auto_mbypass_out_d_bits_size),
        .clk(clk),
        .\counter_3_reg[0] (sinkD_n_50),
        .d_drop(d_drop),
        .d_io_deq_bits_denied(d_io_deq_bits_denied),
        .\elts_0_beats_reg[4] ({sinkD_n_48,sinkD_n_49}),
        .\elts_0_data_reg[31] (\qd_q/p_0_in ),
        .\elts_1_beats_reg[0] (\elts_1_beats_reg[0] ),
        .\elts_1_data_reg[16] (maybe_full),
        .\elts_1_data_reg[31] ({sinkD_io_q_bits_data,sinkD_n_38}),
        .\elts_1_data_reg[31]_0 (\qd_q/elts_1_data ),
        .\free_reg[0] (sinkD_n_87),
        .\free_reg[0]_0 (sinkD_n_91),
        .\free_reg[0]_1 (\cams_0/_free_T_2 ),
        .\free_reg[0]_10 (sinkD_n_101),
        .\free_reg[0]_11 (\cams_4/_free_T_2 ),
        .\free_reg[0]_12 (sinkD_n_103),
        .\free_reg[0]_13 (sourceA_n_207),
        .\free_reg[0]_14 (sourceA_n_210),
        .\free_reg[0]_15 (sourceA_n_215),
        .\free_reg[0]_16 (sourceA_n_217),
        .\free_reg[0]_17 (sourceA_n_219),
        .\free_reg[0]_18 (sourceA_n_221),
        .\free_reg[0]_19 (sourceA_n_223),
        .\free_reg[0]_2 (sinkD_n_93),
        .\free_reg[0]_20 (sourceA_n_225),
        .\free_reg[0]_3 (\cams_1/_free_T_2 ),
        .\free_reg[0]_4 (sinkD_n_95),
        .\free_reg[0]_5 (\cams_7/_free_T_2 ),
        .\free_reg[0]_6 (sinkD_n_97),
        .\free_reg[0]_7 (\cams_6/_free_T_2 ),
        .\free_reg[0]_8 (sinkD_n_99),
        .\free_reg[0]_9 (\cams_5/_free_T_2 ),
        .\free_reg[1] (sinkD_n_47),
        .\free_reg[1]_0 (\cam/_free_T_2 ),
        .\free_reg[1]_1 (sinkD_n_113),
        .\free_reg[1]_2 ({sourceC_n_3,sourceC_n_4}),
        .\free_reg[2] (sinkD_n_46),
        .\free_reg[3] (sinkD_n_39),
        .\free_reg[3]_0 ({\cams_3/_free_T_2 [3],\cams_3/_free_T_2 [0]}),
        .\free_reg[3]_1 ({sourceA_n_208,sourceA_n_209}),
        .\free_reg[4] ({\cams_2/_free_T_2 [4:3],\cams_2/_free_T_2 [0]}),
        .\free_reg[4]_0 (sinkD_n_108),
        .\free_reg[4]_1 ({sourceA_n_211,sourceA_n_212,sourceA_n_213}),
        .\free_reg[5] (sinkD_n_107),
        .\free_reg[6] (sinkD_n_106),
        .\free_reg[7] (sinkD_n_105),
        .\free_reg[7]_0 (sinkD_n_110),
        .full(full),
        .full_reg(mbypass_n_10),
        .header(header),
        .p_0_in(\cam/p_0_in ),
        .p_231_in(p_231_in),
        .\r_4_reg[2] (sourceA_n_216),
        .ram_denied(ram_denied),
        .relack(relack),
        .repeat_bundleIn_0_d_bits_data_mux_0(repeat_bundleIn_0_d_bits_data_mux_0),
        .repeat_index(repeat_index),
        .resetn(resetn),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2]_4 ),
        .\saved_param_reg[1] (\saved_param_reg[1] ),
        .\saved_size_reg[2] (\saved_size_reg[2]_1 ),
        .\saved_source_reg[5] (\saved_source_reg[5] ),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits),
        .sinkD_io_q_bits_last(sinkD_io_q_bits_last),
        .sinkD_io_q_valid(sinkD_io_q_valid),
        .state_0_reg(state_0_reg_0),
        .valid_1(\qd_q/valid_1 ),
        .valid_1_reg(mbypass_n_4),
        .xbar_auto_in_d_ready(xbar_auto_in_d_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceA sourceA
       (.CO(CO),
        .D(mbypass_auto_in_1_a_bits_source[5:3]),
        .Q({sourceA_io_q_bits[31:8],io_deq_bits,sourceA_io_q_bits[5:0]}),
        .S(S),
        .SR(sync_0_reg),
        ._GEN_00(_GEN_00),
        ._GEN_4(_GEN_4),
        ._GEN_6(_GEN_6),
        ._a_repeater_io_repeat_T(_a_repeater_io_repeat_T),
        ._wide_T(\extract/_wide_T ),
        .\a_first_counter_reg[2] (\a_first_counter_reg[2] ),
        .a_first_reg_0(state[0]),
        .a_first_reg_1(state[1]),
        .a_isSupported(a_isSupported),
        .a_repeater_io_repeat_counter(a_repeater_io_repeat_counter),
        .\a_repeater_io_repeat_counter_reg[0] (\a_repeater_io_repeat_counter_reg[0] ),
        .\a_repeater_io_repeat_counter_reg[1] (\a_repeater_io_repeat_counter_reg[1] ),
        .\a_repeater_io_repeat_counter_reg[2] (\a_repeater_io_repeat_counter_reg[2] ),
        .\beatsLeft_reg[1] (\beatsLeft_reg[1] ),
        .\bundleOut_0_a_bits_data_rdata_0_reg[0] (\bundleOut_0_a_bits_data_rdata_0_reg[0] ),
        .\bundleOut_0_a_bits_data_rdata_0_reg[21] (\bundleOut_0_a_bits_data_rdata_0_reg[21] ),
        .bundleOut_0_a_bits_data_rdata_written_once(bundleOut_0_a_bits_data_rdata_written_once),
        .\bundleOut_0_a_bits_mask_rdata_0_reg[3] (\bundleOut_0_a_bits_mask_rdata_0_reg[3] ),
        .bundleOut_0_a_bits_mask_rdata_written_once(bundleOut_0_a_bits_mask_rdata_written_once),
        .bundleOut_0_a_bits_mask_rdata_written_once_reg(bundleOut_0_a_bits_mask_rdata_written_once_reg),
        .bypass_reg_rep(mbypass_n_17),
        .bypass_reg_rep_0(\cam_a_0_bits_data_reg[63] ),
        .bypass_reg_rep_1(bypass_reg_rep),
        .bypass_reg_rep_2(bypass_reg_rep_0),
        .\cam_a_0_bits_address_reg[28] (fixer_1_auto_in_a_bits_address[27]),
        .\cam_a_0_bits_address_reg[29] (\cam_a_0_bits_address_reg[29] [3]),
        .\cam_a_0_bits_address_reg[30] (fixer_1_auto_in_a_bits_address[28]),
        .\cam_a_0_bits_address_reg[31] (fixer_1_auto_in_a_bits_address[29]),
        .\cam_a_0_bits_data_reg[34] (sourceA_n_16),
        .\cam_a_0_bits_mask_reg[2] (\cam_a_0_bits_mask_reg[2] ),
        .\cam_a_0_bits_mask_reg[6] (\cam_a_0_bits_address_reg[29] [0]),
        .\cam_a_0_bits_mask_reg[6]_0 (\cam_a_0_bits_address_reg[29] [1]),
        .\cam_a_0_bits_mask_reg[6]_1 (\cam_a_0_bits_address_reg[29] [2]),
        .\cam_a_0_bits_mask_reg[7] (\cam_a_0_bits_mask_reg[7] ),
        .\cam_a_0_bits_size_reg[2] (\cam_a_0_bits_size_reg[2] ),
        .\cam_a_0_bits_source_reg[0] (fixer_1_auto_in_a_bits_source[0]),
        .\cam_a_0_bits_source_reg[0]_0 (\cam_a_0_bits_source_reg[0] ),
        .\cam_a_0_bits_source_reg[0]_1 (\cam_a_0_bits_source_reg[0]_0 ),
        .\cam_a_0_bits_source_reg[2] (repeat_sel_sel_sources_31_reg[0]),
        .cam_a_0_fifoId(cam_a_0_fifoId),
        .\cam_a_0_lut_reg[2] (\cam_a_0_lut_reg[2] ),
        .\cam_s_0_state_reg[0] (\cam_s_0_state_reg[0] ),
        .\cam_s_0_state_reg[0]_0 (\cam_s_0_state_reg[0]_0 ),
        .\cam_s_0_state_reg[0]_1 (\cam_s_0_state_reg[0]_1 ),
        .\cam_s_0_state_reg[0]_2 (\cam_s_0_state_reg[0]_2 ),
        .\cdc_reg_reg[0] (sourceA_io_q_sink_n_70),
        .\cdc_reg_reg[10] (sourceA_io_q_sink_n_101),
        .\cdc_reg_reg[10]_0 (sourceA_io_q_sink_n_79),
        .\cdc_reg_reg[11] (sourceA_io_q_sink_n_99),
        .\cdc_reg_reg[11]_0 (sourceA_io_q_sink_n_80),
        .\cdc_reg_reg[12] (sourceA_io_q_sink_n_97),
        .\cdc_reg_reg[12]_0 (sourceA_io_q_sink_n_78),
        .\cdc_reg_reg[13] (sourceA_io_q_sink_n_93),
        .\cdc_reg_reg[14] (sourceA_io_q_sink_n_87),
        .\cdc_reg_reg[15] (sourceA_io_q_sink_n_85),
        .\cdc_reg_reg[19] ({\extract/_shift_T_1 [19:16],\extract/_shift_T_1 [11:8]}),
        .\cdc_reg_reg[1] (sourceA_io_q_sink_n_71),
        .\cdc_reg_reg[20] (sourceA_io_q_sink_n_95),
        .\cdc_reg_reg[21] (sourceA_io_q_sink_n_91),
        .\cdc_reg_reg[22] (sourceA_io_q_sink_n_89),
        .\cdc_reg_reg[23] (sourceA_io_q_sink_n_83),
        .\cdc_reg_reg[28] (sourceA_io_q_sink_n_43),
        .\cdc_reg_reg[29] (sourceA_io_q_sink_n_42),
        .\cdc_reg_reg[2] (sourceA_io_q_sink_n_72),
        .\cdc_reg_reg[30] (sourceA_io_q_sink_n_41),
        .\cdc_reg_reg[31] (sourceA_io_q_sink_n_40),
        .\cdc_reg_reg[3] (sourceA_io_q_sink_n_73),
        .\cdc_reg_reg[4] (sourceA_io_q_sink_n_74),
        .\cdc_reg_reg[4]_0 (sourceA_io_q_sink_n_94),
        .\cdc_reg_reg[5] (sourceA_io_q_sink_n_75),
        .\cdc_reg_reg[5]_0 (sourceA_io_q_sink_n_90),
        .\cdc_reg_reg[5]_1 (sourceA_io_q_sink_n_81),
        .\cdc_reg_reg[6] (sourceA_io_q_sink_n_76),
        .\cdc_reg_reg[6]_0 (sourceA_io_q_sink_n_88),
        .\cdc_reg_reg[7] (sourceA_io_q_sink_n_77),
        .\cdc_reg_reg[7]_0 (sourceA_io_q_sink_n_82),
        .\cdc_reg_reg[8] (sourceA_io_q_sink_n_105),
        .\cdc_reg_reg[9] (sourceA_io_q_sink_n_103),
        .chiplink_auto_mbypass_out_a_bits_data(chiplink_auto_mbypass_out_a_bits_data),
        .chiplink_auto_mbypass_out_a_bits_mask(chiplink_auto_mbypass_out_a_bits_mask),
        .chiplink_auto_mbypass_out_a_bits_param(chiplink_auto_mbypass_out_a_bits_param),
        .clk(clk),
        .count_reg(count_reg),
        .count_reg_0(count_reg_1),
        .divertprobes(divertprobes),
        .divertprobes_reg(divertprobes_reg),
        .divertprobes_reg_0(sourceA_n_124),
        .fixer_1_auto_in_a_bits_address(fixer_1_auto_in_a_bits_address[26:0]),
        .fixer_1_auto_in_a_bits_opcode(fixer_1_auto_in_a_bits_opcode),
        .fixer_1_auto_in_a_bits_param(fixer_1_auto_in_a_bits_param),
        .fixer_1_auto_in_a_bits_source(fixer_1_auto_in_a_bits_source[3:1]),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .flight_100_reg(flight_100_reg),
        .flight_37_reg(flight_37_reg),
        .flight_69_reg(flight_69_reg),
        .flight_97_reg(flight_97_reg),
        .flight_98_reg(flight_98_reg),
        .flight_99_reg(flight_99_reg),
        .\free_reg[0] (\cams_1/_free_T_2 ),
        .\free_reg[0]_0 (\cams_0/_free_T_2 ),
        .\free_reg[0]_1 (\cams_7/_free_T_2 ),
        .\free_reg[0]_2 (\cams_6/_free_T_2 ),
        .\free_reg[0]_3 (\cams_5/_free_T_2 ),
        .\free_reg[0]_4 (\cams_4/_free_T_2 ),
        .\free_reg[1] (sourceA_n_5),
        .\free_reg[2] (sourceA_n_215),
        .\free_reg[2]_0 (sourceA_n_217),
        .\free_reg[2]_1 (sourceA_n_219),
        .\free_reg[2]_2 (sourceA_n_221),
        .\free_reg[2]_3 (sourceA_n_223),
        .\free_reg[2]_4 (sourceA_n_225),
        .\free_reg[3] (sourceA_n_207),
        .\free_reg[3]_0 ({sourceA_n_208,sourceA_n_209}),
        .\free_reg[3]_1 (sourceA_n_210),
        .\free_reg[3]_2 ({\cams_3/_free_T_2 [3],\cams_3/_free_T_2 [0]}),
        .\free_reg[4] (sourceA_n_214),
        .\free_reg[4]_0 ({\cams_2/_free_T_2 [4:3],\cams_2/_free_T_2 [0]}),
        .\free_reg[5] ({sourceA_n_211,sourceA_n_212,sourceA_n_213}),
        .\free_reg[7] (sourceA_n_4),
        .\free_reg[7]_0 (sourceA_n_216),
        .\free_reg[7]_1 (sourceA_n_218),
        .\free_reg[7]_2 (sourceA_n_220),
        .\free_reg[7]_3 (sourceA_n_222),
        .\free_reg[7]_4 (sourceA_n_224),
        .\free_reg[7]_5 (sourceA_n_226),
        .full_reg(full_reg_0),
        .full_reg_0(full_reg_2),
        .header(header),
        .hints_auto_in_a_bits_mask(hints_auto_in_a_bits_mask),
        .latch(latch),
        .mbypass_auto_in_1_a_bits_address(mbypass_auto_in_1_a_bits_address),
        .mbypass_auto_in_1_a_bits_data(mbypass_auto_in_1_a_bits_data[27:0]),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source[2:0]),
        .muxStateEarly_1(muxStateEarly_1),
        .p_0_in5_in(p_0_in5_in),
        .p_11_in(p_11_in),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .\q_last_count_reg[0]_0 (sourceA_n_290),
        .\q_last_count_reg[0]_1 (sourceA_io_q_sink_n_7),
        .\q_last_count_reg[1]_0 (q_last_count_reg),
        .\q_last_count_reg[4]_0 (sourceA_n_3),
        .\r_2_reg[1]_0 (\r_2_reg[1] ),
        .\r_3_reg[1]_0 (mbypass_auto_in_1_a_bits_size),
        .\ram_source_reg[2] (sinkD_n_47),
        .\ram_source_reg[2]_0 (sinkD_n_46),
        .\ram_source_reg[2]_1 (sinkD_n_107),
        .\ram_source_reg[2]_2 (sinkD_n_106),
        .\ram_source_reg[2]_3 (sinkD_n_105),
        .\ram_source_reg[2]_4 (sinkD_n_108),
        .\ram_source_reg[2]_5 (sinkD_n_39),
        .\ram_source_reg[3] (sinkD_n_93),
        .\ram_source_reg[3]_0 (sinkD_n_97),
        .\ram_source_reg[3]_1 (sinkD_n_101),
        .\ram_source_reg[4] (sinkD_n_99),
        .\ram_source_reg[5] (sinkD_n_103),
        .relack(relack),
        .repeat_sel_sel_sources_0(repeat_sel_sel_sources_0),
        .repeat_sel_sel_sources_0_reg(repeat_sel_sel_sources_0_reg),
        .repeat_sel_sel_sources_1(repeat_sel_sel_sources_1),
        .repeat_sel_sel_sources_10(repeat_sel_sel_sources_10),
        .repeat_sel_sel_sources_10_reg(repeat_sel_sel_sources_10_reg),
        .repeat_sel_sel_sources_11(repeat_sel_sel_sources_11),
        .repeat_sel_sel_sources_11_reg(repeat_sel_sel_sources_11_reg),
        .repeat_sel_sel_sources_12(repeat_sel_sel_sources_12),
        .repeat_sel_sel_sources_12_reg(repeat_sel_sel_sources_12_reg),
        .repeat_sel_sel_sources_13(repeat_sel_sel_sources_13),
        .repeat_sel_sel_sources_13_reg(repeat_sel_sel_sources_13_reg),
        .repeat_sel_sel_sources_14(repeat_sel_sel_sources_14),
        .repeat_sel_sel_sources_14_reg(repeat_sel_sel_sources_14_reg),
        .repeat_sel_sel_sources_15(repeat_sel_sel_sources_15),
        .repeat_sel_sel_sources_15_reg(repeat_sel_sel_sources_15_reg),
        .repeat_sel_sel_sources_16(repeat_sel_sel_sources_16),
        .repeat_sel_sel_sources_16_reg(repeat_sel_sel_sources_16_reg),
        .repeat_sel_sel_sources_17(repeat_sel_sel_sources_17),
        .repeat_sel_sel_sources_17_reg(repeat_sel_sel_sources_17_reg),
        .repeat_sel_sel_sources_18(repeat_sel_sel_sources_18),
        .repeat_sel_sel_sources_18_reg(repeat_sel_sel_sources_18_reg),
        .repeat_sel_sel_sources_19(repeat_sel_sel_sources_19),
        .repeat_sel_sel_sources_19_reg(repeat_sel_sel_sources_19_reg),
        .repeat_sel_sel_sources_1_reg(repeat_sel_sel_sources_1_reg),
        .repeat_sel_sel_sources_2(repeat_sel_sel_sources_2),
        .repeat_sel_sel_sources_20(repeat_sel_sel_sources_20),
        .repeat_sel_sel_sources_20_reg(repeat_sel_sel_sources_20_reg),
        .repeat_sel_sel_sources_21(repeat_sel_sel_sources_21),
        .repeat_sel_sel_sources_21_reg(repeat_sel_sel_sources_21_reg),
        .repeat_sel_sel_sources_22(repeat_sel_sel_sources_22),
        .repeat_sel_sel_sources_22_reg(repeat_sel_sel_sources_22_reg),
        .repeat_sel_sel_sources_23(repeat_sel_sel_sources_23),
        .repeat_sel_sel_sources_23_reg(repeat_sel_sel_sources_23_reg),
        .repeat_sel_sel_sources_24(repeat_sel_sel_sources_24),
        .repeat_sel_sel_sources_24_reg(repeat_sel_sel_sources_24_reg),
        .repeat_sel_sel_sources_25(repeat_sel_sel_sources_25),
        .repeat_sel_sel_sources_25_reg(repeat_sel_sel_sources_25_reg),
        .repeat_sel_sel_sources_26(repeat_sel_sel_sources_26),
        .repeat_sel_sel_sources_26_reg(repeat_sel_sel_sources_26_reg),
        .repeat_sel_sel_sources_27(repeat_sel_sel_sources_27),
        .repeat_sel_sel_sources_27_reg(repeat_sel_sel_sources_27_reg),
        .repeat_sel_sel_sources_28(repeat_sel_sel_sources_28),
        .repeat_sel_sel_sources_28_reg(repeat_sel_sel_sources_28_reg),
        .repeat_sel_sel_sources_29(repeat_sel_sel_sources_29),
        .repeat_sel_sel_sources_29_reg(repeat_sel_sel_sources_29_reg),
        .repeat_sel_sel_sources_2_reg(repeat_sel_sel_sources_2_reg),
        .repeat_sel_sel_sources_3(repeat_sel_sel_sources_3),
        .repeat_sel_sel_sources_30(repeat_sel_sel_sources_30),
        .repeat_sel_sel_sources_30_reg(repeat_sel_sel_sources_30_reg),
        .repeat_sel_sel_sources_31(repeat_sel_sel_sources_31),
        .repeat_sel_sel_sources_31_reg(repeat_sel_sel_sources_31_reg_0),
        .repeat_sel_sel_sources_31_reg_0(repeat_sel_sel_sources_31_reg_1),
        .repeat_sel_sel_sources_31_reg_1(repeat_sel_sel_sources_31_reg[3]),
        .repeat_sel_sel_sources_32(repeat_sel_sel_sources_32),
        .repeat_sel_sel_sources_32_reg(repeat_sel_sel_sources_32_reg),
        .repeat_sel_sel_sources_33(repeat_sel_sel_sources_33),
        .repeat_sel_sel_sources_33_reg(repeat_sel_sel_sources_33_reg),
        .repeat_sel_sel_sources_34(repeat_sel_sel_sources_34),
        .repeat_sel_sel_sources_34_reg(repeat_sel_sel_sources_34_reg),
        .repeat_sel_sel_sources_35(repeat_sel_sel_sources_35),
        .repeat_sel_sel_sources_35_reg(repeat_sel_sel_sources_35_reg),
        .repeat_sel_sel_sources_36(repeat_sel_sel_sources_36),
        .repeat_sel_sel_sources_36_reg(repeat_sel_sel_sources_36_reg),
        .repeat_sel_sel_sources_37(repeat_sel_sel_sources_37),
        .repeat_sel_sel_sources_37_reg(repeat_sel_sel_sources_37_reg),
        .repeat_sel_sel_sources_38(repeat_sel_sel_sources_38),
        .repeat_sel_sel_sources_38_reg(repeat_sel_sel_sources_38_reg),
        .repeat_sel_sel_sources_39(repeat_sel_sel_sources_39),
        .repeat_sel_sel_sources_39_reg(repeat_sel_sel_sources_31_reg[2]),
        .repeat_sel_sel_sources_39_reg_0(repeat_sel_sel_sources_39_reg),
        .repeat_sel_sel_sources_3_reg(repeat_sel_sel_sources_3_reg),
        .repeat_sel_sel_sources_4(repeat_sel_sel_sources_4),
        .repeat_sel_sel_sources_40(repeat_sel_sel_sources_40),
        .repeat_sel_sel_sources_40_reg(repeat_sel_sel_sources_40_reg),
        .repeat_sel_sel_sources_41(repeat_sel_sel_sources_41),
        .repeat_sel_sel_sources_41_reg(repeat_sel_sel_sources_41_reg),
        .repeat_sel_sel_sources_42(repeat_sel_sel_sources_42),
        .repeat_sel_sel_sources_42_reg(repeat_sel_sel_sources_42_reg),
        .repeat_sel_sel_sources_43(repeat_sel_sel_sources_43),
        .repeat_sel_sel_sources_43_reg(repeat_sel_sel_sources_43_reg),
        .repeat_sel_sel_sources_44(repeat_sel_sel_sources_44),
        .repeat_sel_sel_sources_44_reg(repeat_sel_sel_sources_44_reg),
        .repeat_sel_sel_sources_45(repeat_sel_sel_sources_45),
        .repeat_sel_sel_sources_45_reg(repeat_sel_sel_sources_45_reg),
        .repeat_sel_sel_sources_46(repeat_sel_sel_sources_46),
        .repeat_sel_sel_sources_46_reg(repeat_sel_sel_sources_46_reg),
        .repeat_sel_sel_sources_47(repeat_sel_sel_sources_47),
        .repeat_sel_sel_sources_47_reg(repeat_sel_sel_sources_47_reg),
        .repeat_sel_sel_sources_48(repeat_sel_sel_sources_48),
        .repeat_sel_sel_sources_48_reg(repeat_sel_sel_sources_48_reg),
        .repeat_sel_sel_sources_49(repeat_sel_sel_sources_49),
        .repeat_sel_sel_sources_49_reg(repeat_sel_sel_sources_49_reg),
        .repeat_sel_sel_sources_4_reg(repeat_sel_sel_sources_4_reg),
        .repeat_sel_sel_sources_5(repeat_sel_sel_sources_5),
        .repeat_sel_sel_sources_50(repeat_sel_sel_sources_50),
        .repeat_sel_sel_sources_50_reg(repeat_sel_sel_sources_50_reg),
        .repeat_sel_sel_sources_51(repeat_sel_sel_sources_51),
        .repeat_sel_sel_sources_51_reg(repeat_sel_sel_sources_51_reg),
        .repeat_sel_sel_sources_52(repeat_sel_sel_sources_52),
        .repeat_sel_sel_sources_52_reg(repeat_sel_sel_sources_52_reg),
        .repeat_sel_sel_sources_53(repeat_sel_sel_sources_53),
        .repeat_sel_sel_sources_53_reg(repeat_sel_sel_sources_53_reg),
        .repeat_sel_sel_sources_54(repeat_sel_sel_sources_54),
        .repeat_sel_sel_sources_54_reg(repeat_sel_sel_sources_54_reg),
        .repeat_sel_sel_sources_55(repeat_sel_sel_sources_55),
        .repeat_sel_sel_sources_55_reg(repeat_sel_sel_sources_55_reg),
        .repeat_sel_sel_sources_56(repeat_sel_sel_sources_56),
        .repeat_sel_sel_sources_56_reg(repeat_sel_sel_sources_56_reg),
        .repeat_sel_sel_sources_57(repeat_sel_sel_sources_57),
        .repeat_sel_sel_sources_57_reg(repeat_sel_sel_sources_57_reg),
        .repeat_sel_sel_sources_58(repeat_sel_sel_sources_58),
        .repeat_sel_sel_sources_58_reg(repeat_sel_sel_sources_58_reg),
        .repeat_sel_sel_sources_59(repeat_sel_sel_sources_59),
        .repeat_sel_sel_sources_59_reg(repeat_sel_sel_sources_31_reg[1]),
        .repeat_sel_sel_sources_59_reg_0(repeat_sel_sel_sources_59_reg),
        .repeat_sel_sel_sources_5_reg(repeat_sel_sel_sources_5_reg),
        .repeat_sel_sel_sources_6(repeat_sel_sel_sources_6),
        .repeat_sel_sel_sources_60(repeat_sel_sel_sources_60),
        .repeat_sel_sel_sources_60_reg(repeat_sel_sel_sources_60_reg),
        .repeat_sel_sel_sources_61(repeat_sel_sel_sources_61),
        .repeat_sel_sel_sources_61_reg(repeat_sel_sel_sources_61_reg),
        .repeat_sel_sel_sources_62(repeat_sel_sel_sources_62),
        .repeat_sel_sel_sources_62_reg(repeat_sel_sel_sources_62_reg),
        .repeat_sel_sel_sources_63(repeat_sel_sel_sources_63),
        .repeat_sel_sel_sources_63_reg(repeat_sel_sel_sources_63_reg),
        .repeat_sel_sel_sources_6_reg(repeat_sel_sel_sources_6_reg),
        .repeat_sel_sel_sources_7(repeat_sel_sel_sources_7),
        .repeat_sel_sel_sources_7_reg(repeat_sel_sel_sources_7_reg),
        .repeat_sel_sel_sources_8(repeat_sel_sel_sources_8),
        .repeat_sel_sel_sources_8_reg(repeat_sel_sel_sources_8_reg),
        .repeat_sel_sel_sources_9(repeat_sel_sel_sources_9),
        .repeat_sel_sel_sources_9_reg(repeat_sel_sel_sources_9_reg),
        .resetn(resetn),
        .saved_address(saved_address),
        .\saved_address_reg[0] (\saved_address_reg[0] ),
        .\saved_address_reg[29] (\saved_address_reg[29] ),
        .\saved_address_reg[29]_0 (\saved_address_reg[29]_0 ),
        .\saved_opcode_reg[1] (\saved_opcode_reg[1] ),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2] ),
        .\saved_opcode_reg[2]_0 (\saved_opcode_reg[2]_0 ),
        .\saved_opcode_reg[2]_1 (\saved_opcode_reg[2]_1 ),
        .\saved_opcode_reg[2]_2 (\saved_opcode_reg[2]_2 ),
        .\saved_opcode_reg[2]_3 (\saved_opcode_reg[2]_3 ),
        .saved_size(saved_size),
        .\saved_size_reg[0] (\saved_size_reg[0] ),
        .\saved_size_reg[0]_0 (\saved_size_reg[0]_0 ),
        .\saved_size_reg[1] (\saved_size_reg[1] ),
        .\saved_size_reg[1]_0 (\saved_size_reg[1]_0 ),
        .\saved_size_reg[1]_1 (\saved_size_reg[1]_2 ),
        .\saved_size_reg[2] (\saved_size_reg[2]_0 ),
        .saved_source(saved_source),
        .\saved_source_reg[3] (\saved_source_reg[3] ),
        .\saved_source_reg[4] (\saved_source_reg[4] ),
        .\shift_reg[23] (sourceA_n_15),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits),
        .sinkD_io_c_clSource(sinkD_io_c_clSource),
        .source_valid_io_out(source_valid_io_out),
        .\stall_counter_reg[0] (sourceA_n_127),
        .\stall_counter_reg[1] (mbypass_n_18),
        .\stall_counter_reg[2] (sourceA_n_125),
        .\stall_counter_reg[3] (sourceA_n_126),
        .stalls_id_3(stalls_id_3),
        .\stalls_id_3_reg[1] (\stalls_id_3_reg[1] ),
        .\stalls_id_3_reg[1]_0 (\stalls_id_3_reg[1]_0 ),
        .\stalls_id_5_reg[0] (a_id),
        .\stalls_id_5_reg[0]_0 (\stalls_id_5_reg[0] ),
        .\stalls_id_5_reg[0]_1 (\stalls_id_5_reg[0]_0 ),
        .\stalls_id_5_reg[0]_2 (\stalls_id_5_reg[0]_1 ),
        .\stalls_id_5_reg[1] (\stalls_id_5_reg[1] ),
        .\stalls_id_5_reg[1]_0 (\stalls_id_5_reg[1]_0 ),
        .\stalls_id_6_reg[1] (\stalls_id_6_reg[1] ),
        .state_1_reg(state_1_reg),
        .\state_reg[1]_0 (sinkD_n_87),
        .\state_reg[1]_1 (sinkD_n_91),
        .\state_reg[1]_2 (sinkD_n_95),
        .\state_reg[2] (sourceA_io_q_sink_n_84),
        .\state_reg[2]_0 (sourceA_io_q_sink_n_98),
        .\state_reg[2]_1 (sourceA_io_q_sink_n_100),
        .\state_reg[2]_10 (sourceA_io_q_sink_n_58),
        .\state_reg[2]_2 (sourceA_io_q_sink_n_102),
        .\state_reg[2]_3 (sourceA_io_q_sink_n_104),
        .\state_reg[2]_4 (sourceA_io_q_sink_n_86),
        .\state_reg[2]_5 (sourceA_io_q_sink_n_92),
        .\state_reg[2]_6 (sourceA_io_q_sink_n_96),
        .\state_reg[2]_7 (sourceA_io_q_sink_n_61),
        .\state_reg[2]_8 (sourceA_io_q_sink_n_60),
        .\state_reg[2]_9 (sourceA_io_q_sink_n_59),
        .\state_reg[3] (sourceA_n_288),
        .sync_0_reg(do_bypass_catcher_n_1),
        .valid_reg(valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink sourceA_io_q_sink
       (.D(sourceA_io_q_sink_n_44),
        .Q({sourceA_io_q_bits[31:8],io_deq_bits,sourceA_io_q_bits[5:0]}),
        .SR(sync_0_reg),
        ._wide_T(\extract/_wide_T ),
        .\cam_a_0_bits_data_reg[60] (sourceA_io_q_sink_n_61),
        .\cam_a_0_bits_data_reg[60]_0 (sourceA_io_q_sink_n_94),
        .\cam_a_0_bits_data_reg[61] (sourceA_io_q_sink_n_60),
        .\cam_a_0_bits_data_reg[61]_0 (sourceA_io_q_sink_n_90),
        .\cam_a_0_bits_data_reg[62] (sourceA_io_q_sink_n_59),
        .\cam_a_0_bits_data_reg[62]_0 (sourceA_io_q_sink_n_88),
        .\cam_a_0_bits_data_reg[63] (sourceA_io_q_sink_n_58),
        .\cam_a_0_bits_data_reg[63]_0 (sourceA_io_q_sink_n_82),
        .\cdc_reg_reg[3] (sourceA_n_16),
        .clk(clk),
        .\free_reg[5] (sourceA_io_q_sink_n_50),
        .mbypass_auto_in_1_a_bits_data(mbypass_auto_in_1_a_bits_data[31:28]),
        .\q_last_count_reg[0] (sourceA_io_q_sink_n_7),
        .\q_last_count_reg[0]_0 (q_last_count_reg),
        .\q_last_count_reg[1] (sourceA_io_q_sink_n_79),
        .\q_last_count_reg[2] (sourceA_io_q_sink_n_78),
        .\q_last_count_reg[2]_0 (sourceA_n_290),
        .\q_last_count_reg[3] (sourceA_io_q_sink_n_81),
        .\q_last_count_reg[4] (sourceA_io_q_sink_n_80),
        .reg__reg(rx_reset_reg_n_1),
        .\ridx_gray_reg[0]_0 (sourceA_io_q_sink_n_46),
        .\ridx_gray_reg[1]_0 (sourceA_io_q_sink_n_45),
        .\ridx_ridx_bin_reg[0]_0 (sourceA_io_q_sink_n_47),
        .\ridx_ridx_bin_reg[0]_1 (sourceA_io_q_sink_n_49),
        .\ridx_ridx_bin_reg[0]_2 (sourceA_io_q_sink_n_51),
        .\ridx_ridx_bin_reg[0]_3 (ridx_ridx_bin),
        .\ridx_ridx_bin_reg[0]_4 (ridx_ridx_bin_6),
        .\ridx_ridx_bin_reg[0]_5 (ridx_ridx_bin_8),
        .\ridx_ridx_bin_reg[0]_6 (p_0_out_2),
        .\rx_e_reg[19] (sourceA_io_q_sink_n_53),
        .rx_io_a_ridx(rx_io_a_ridx),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .rx_io_a_widx(rx_io_a_widx),
        .\shift_reg[0] (sourceA_io_q_sink_n_105),
        .\shift_reg[10] (sourceA_io_q_sink_n_72),
        .\shift_reg[11] (sourceA_io_q_sink_n_73),
        .\shift_reg[12] (sourceA_io_q_sink_n_95),
        .\shift_reg[13] (sourceA_io_q_sink_n_91),
        .\shift_reg[14] (sourceA_io_q_sink_n_89),
        .\shift_reg[15] (sourceA_io_q_sink_n_83),
        .\shift_reg[16] (sourceA_io_q_sink_n_43),
        .\shift_reg[16]_0 (sourceA_io_q_sink_n_74),
        .\shift_reg[17] (sourceA_io_q_sink_n_42),
        .\shift_reg[17]_0 (sourceA_io_q_sink_n_75),
        .\shift_reg[18] (sourceA_io_q_sink_n_41),
        .\shift_reg[18]_0 (sourceA_io_q_sink_n_76),
        .\shift_reg[19] (sourceA_io_q_sink_n_40),
        .\shift_reg[19]_0 ({\extract/_shift_T_1 [19:16],\extract/_shift_T_1 [11:8]}),
        .\shift_reg[19]_1 (sourceA_io_q_sink_n_77),
        .\shift_reg[1] (sourceA_io_q_sink_n_103),
        .\shift_reg[20] (sourceA_io_q_sink_n_96),
        .\shift_reg[20]_0 (sourceA_io_q_sink_n_97),
        .\shift_reg[21] (sourceA_io_q_sink_n_92),
        .\shift_reg[21]_0 (sourceA_io_q_sink_n_93),
        .\shift_reg[22] (sourceA_io_q_sink_n_86),
        .\shift_reg[22]_0 (sourceA_io_q_sink_n_87),
        .\shift_reg[23] (sourceA_io_q_sink_n_84),
        .\shift_reg[23]_0 (sourceA_io_q_sink_n_85),
        .\shift_reg[24] (sourceA_io_q_sink_n_104),
        .\shift_reg[25] (sourceA_io_q_sink_n_102),
        .\shift_reg[26] (sourceA_io_q_sink_n_100),
        .\shift_reg[27] (sourceA_io_q_sink_n_98),
        .\shift_reg[2] (sourceA_io_q_sink_n_101),
        .\shift_reg[3] (sourceA_io_q_sink_n_99),
        .\shift_reg[8] (sourceA_io_q_sink_n_70),
        .\shift_reg[9] (sourceA_io_q_sink_n_71),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[1] (sourceA_io_q_sink_n_48),
        .\state_reg[1]_0 (sourceB_n_0),
        .\state_reg[2] (sourceA_n_288),
        .\state_reg[3] (sourceA_n_15),
        .\tx_d_reg[7] (sourceA_io_q_sink_n_52),
        .valid_reg(valid_reg),
        .valid_reg_0(valid_reg_4),
        .valid_reg_1(valid_reg_7),
        .valid_reg_2(\txInc_sink/valid_reg ),
        .valid_reg_3(\rxInc_sink/valid_reg ),
        .valid_reg_reg_0(sourceA_n_3),
        .valid_reg_reg_1(sourceC_n_0),
        .valid_reg_reg_2(sourceD_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceB sourceB
       (.D({p_0_in[3],p_0_in[0]}),
        .Q({sourceB_io_q_bits[10:9],sourceB_io_q_bits[5:3]}),
        .SR(sync_0_reg),
        .\cdc_reg_reg[12] (sourceB_io_q_sink_n_19),
        .\cdc_reg_reg[4] (sourceB_io_q_sink_n_17),
        .\cdc_reg_reg[5] (sourceB_io_q_sink_n_9),
        .\cdc_reg_reg[9] (sourceB_io_q_sink_n_18),
        .clk(clk),
        .\q_last_count_reg[0]_0 (sourceB_n_7),
        .\q_last_count_reg[2]_0 (q_last_count_reg_3),
        .\q_last_count_reg[3]_0 (sourceB_n_6),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[0]_0 (sourceB_n_0),
        .sync_0_reg(sourceA_io_q_sink_n_48),
        .valid_reg(valid_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_1 sourceB_io_q_sink
       (.D(sourceB_io_q_sink_n_8),
        .Q(ridx_ridx_bin),
        .SR(sync_0_reg),
        .\cdc_reg_reg[12] (sourceB_io_q_sink_n_6),
        .clk(clk),
        .\q_last_count_reg[0] (sourceB_io_q_sink_n_17),
        .\q_last_count_reg[1] (sourceB_io_q_sink_n_19),
        .\q_last_count_reg[2] (sourceB_io_q_sink_n_9),
        .\q_last_count_reg[2]_0 (sourceB_n_6),
        .\q_last_count_reg[3] ({sourceB_io_q_bits[10:9],sourceB_io_q_bits[5:3]}),
        .\q_last_count_reg[3]_0 ({p_0_in[3],p_0_in[0]}),
        .\q_last_count_reg[4] (sourceB_io_q_sink_n_18),
        .\q_last_count_reg[4]_0 (q_last_count_reg_3),
        .\q_last_count_reg[4]_1 (sourceB_n_7),
        .\ridx_gray_reg[0]_0 (sourceB_io_q_sink_n_7),
        .rx_io_bridx(rx_io_bridx),
        .rx_io_bwidx(rx_io_bwidx),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[1] (sourceB_n_0),
        .sync_0_reg({p_0_out_1[12:9],p_0_out_1[5:3]}),
        .sync_0_reg_0(sourceA_io_q_sink_n_47),
        .valid_reg(valid_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceC sourceC
       (.D(p_0_in_5),
        .Q({sourceC_io_q_bits[31:16],sourceC_io_q_bits[11:9],sourceC_io_q_bits[7:3]}),
        .SR(sync_0_reg),
        ._q_last_beats_c_T_1(_q_last_beats_c_T_1),
        .auto_in_c_bits_opcode(auto_in_c_bits_opcode),
        .bypass_reg_rep(mbypass_n_15),
        .bypass_reg_rep_0(\cam_a_0_bits_data_reg[63] ),
        .clk(clk),
        .count_1(count_1),
        .count_1_reg(sourceC_n_2),
        .\counter_2_reg[0] (sourceC_n_5),
        .\counter_2_reg[1] (mbypass_n_19),
        .\counter_2_reg[2] (sourceC_n_8),
        .\counter_2_reg[3] (counter_2_reg),
        .divertprobes(divertprobes),
        .divertprobes_reg(mbypass_n_16),
        .\flight_reg[3] (sourceC_n_10),
        .\free_reg[1] ({sourceC_n_3,sourceC_n_4}),
        .\free_reg[1]_0 (\cam/_free_T_2 ),
        .full_1(full_1),
        .full_reg(full_reg_1),
        .full_reg_0(full_reg_3),
        .hints_auto_in_c_valid(hints_auto_in_c_valid),
        .mbypass_auto_in_1_c_bits_param(mbypass_auto_in_1_c_bits_param),
        .mbypass_auto_in_1_c_bits_size(mbypass_auto_in_1_c_bits_size),
        .mbypass_auto_in_1_c_bits_source(mbypass_auto_in_1_c_bits_source),
        .mbypass_auto_in_1_c_valid(mbypass_auto_in_1_c_valid),
        .p_0_in(\cam/p_0_in ),
        .q_last_beats_c(q_last_beats_c),
        .\ram_param_reg[1] (\ram_param_reg[1] ),
        .\ram_size_reg[2] (\ram_size_reg[2] ),
        .repeat_count_1(repeat_count_1),
        .repeat_count_1_reg(repeat_count_1_reg),
        .resetn(resetn),
        .saved_opcode(saved_opcode),
        .\saved_opcode_reg[0] (\saved_opcode_reg[0] ),
        .saved_param(saved_param),
        .\saved_param_reg[0] (\saved_param_reg[0] ),
        .saved_size_3(saved_size_3),
        .\saved_size_reg[0] (\saved_size_reg[2] [0]),
        .\saved_size_reg[1] (\saved_size_reg[1]_1 ),
        .\saved_size_reg[2] (\saved_size_reg[2] [1]),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[2:0]),
        .sinkD_io_c_clSource(sinkD_io_c_clSource),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[0]_0 (sourceC_n_0),
        .\state_reg[0]_1 (sinkD_n_110),
        .\state_reg[0]_2 (sinkD_n_113),
        .sync_0_reg(sourceA_io_q_sink_n_50),
        .valid_reg(valid_reg_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_2 sourceC_io_q_sink
       (.D(sourceC_io_q_sink_n_8),
        .Q(ridx_ridx_bin_6),
        .SR(sync_0_reg),
        ._q_last_beats_c_T_1(_q_last_beats_c_T_1),
        .\cdc_reg_reg[31] (sourceC_io_q_sink_n_5),
        .clk(clk),
        .q_last_beats_c(q_last_beats_c),
        .\r_5_reg[15] ({sourceC_io_q_bits[31:16],sourceC_io_q_bits[11:9],sourceC_io_q_bits[7:3]}),
        .\ridx_gray_reg[0]_0 (sourceC_io_q_sink_n_7),
        .rx_io_c_ridx(rx_io_c_ridx),
        .rx_io_c_widx(rx_io_c_widx),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg({p_0_out_0[31:16],p_0_out_0[12:9],p_0_out_0[7:3]}),
        .sync_0_reg_0(sourceA_io_q_sink_n_49),
        .valid_reg(valid_reg_7),
        .valid_reg_reg_0(sourceC_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceD sourceD
       (.E(\bar/p_2_in ),
        .Q({sourceD_io_q_bits[15:13],sourceD_io_q_bits[11:9],sourceD_io_q_bits[5:3]}),
        .SR(sync_0_reg),
        .\beatsLeft_reg[1] (\beatsLeft_reg[1]_0 ),
        .\beatsLeft_reg[1]_0 (\beatsLeft_reg[1]_1 ),
        .\beatsLeft_reg[1]_1 (\beatsLeft_reg[1]_2 ),
        .\beatsLeft_reg[2] (\beatsLeft_reg[2] ),
        .\beatsLeft_reg[2]_0 (\beatsLeft_reg[2]_0 ),
        .\beatsLeft_reg[2]_1 (\beatsLeft_reg[2]_1 ),
        .\beatsLeft_reg[3] (\beatsLeft_reg[3] ),
        .\beatsLeft_reg[3]_0 (\beatsLeft_reg[3]_0 ),
        .\cdc_reg_reg[10] (sourceD_io_q_sink_n_23),
        .\cdc_reg_reg[11] (sourceD_io_q_sink_n_10),
        .\cdc_reg_reg[12] (sourceD_io_q_sink_n_21),
        .\cdc_reg_reg[3] (sourceD_io_q_sink_n_22),
        .\cdc_reg_reg[4] (sourceD_io_q_sink_n_25),
        .\cdc_reg_reg[5] (sourceD_io_q_sink_n_20),
        .\cdc_reg_reg[9] (sourceD_io_q_sink_n_24),
        .clk(clk),
        .count_reg(count_reg_0),
        .\counter_3_reg[0] (sourceD_n_3),
        .\counter_3_reg[0]_0 (sourceD_n_19),
        .\counter_3_reg[0]_1 (\counter_3_reg[0]_0 ),
        .\counter_3_reg[2] (sourceD_n_18),
        .\counter_3_reg[3] (sbypass_n_4),
        .\flight_reg[3] (sourceD_n_17),
        .maybe_full_0(maybe_full_0),
        .maybe_full_reg(maybe_full_reg),
        .maybe_full_reg_0(maybe_full_reg_0),
        .maybe_full_reg_1(maybe_full_reg_1),
        .maybe_full_reg_2(maybe_full_reg_2),
        .maybe_full_reg_3(maybe_full_reg_3),
        .muxStateEarly_0(muxStateEarly_0),
        .\q_last_count_reg[0]_0 (sourceD_n_0),
        .\q_last_count_reg[0]_1 (sourceD_n_1),
        .\q_last_count_reg[0]_2 (sourceD_n_2),
        .\r_3_reg[1]_0 (sbypass_auto_node_out_out_d_bits_size),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .state_0(state_0),
        .state_0_reg(state_0_reg),
        .state_0_reg_0(\beatsLeft_reg[0] ),
        .sync_0_reg(\counter_3_reg[0] ),
        .valid_reg(valid_reg_9),
        .valid_reg_reg(sourceD_io_q_sink_n_5),
        .xbar_1_auto_in_d_bits_source(xbar_1_auto_in_d_bits_source),
        .xbar_1_auto_in_d_valid(xbar_1_auto_in_d_valid),
        .xbar_1_auto_out_0_d_bits_size(xbar_1_auto_out_0_d_bits_size));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_3 sourceD_io_q_sink
       (.D(sourceD_io_q_sink_n_9),
        .Q(ridx_ridx_bin_8),
        .SR(sync_0_reg),
        .\cdc_reg_reg[15] (sourceD_io_q_sink_n_6),
        .clk(clk),
        .\counter_3_reg[0] (sourceD_io_q_sink_n_5),
        .\q_last_count_reg[0] (sourceD_io_q_sink_n_25),
        .\q_last_count_reg[0]_0 (sourceD_n_1),
        .\q_last_count_reg[1] (sourceD_io_q_sink_n_21),
        .\q_last_count_reg[2] (sourceD_io_q_sink_n_23),
        .\q_last_count_reg[3] (sourceD_io_q_sink_n_22),
        .\q_last_count_reg[4] (sourceD_io_q_sink_n_24),
        .\r_4_reg[2] ({sourceD_io_q_bits[15:13],sourceD_io_q_bits[11:9],sourceD_io_q_bits[5:3]}),
        .\ridx_gray_reg[0]_0 (sourceD_io_q_sink_n_8),
        .rx_io_d_ridx(rx_io_d_ridx),
        .rx_io_d_widx(rx_io_d_widx),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[1] (sourceD_io_q_sink_n_10),
        .\state_reg[1]_0 (sourceD_io_q_sink_n_20),
        .\state_reg[1]_1 (sourceD_n_2),
        .sync_0_reg({p_0_out[15:9],p_0_out[5:3]}),
        .sync_0_reg_0(sourceA_io_q_sink_n_51),
        .valid_reg(valid_reg_9),
        .valid_reg_reg_0(sourceD_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_4 sourceE_io_q_sink
       (.D({sourceE_io_q_sink_n_6,sourceE_io_q_sink_n_7}),
        .SR(sync_0_reg),
        .bypass(bypass),
        .bypass_reg_rep(\cam_a_0_bits_data_reg[63] ),
        .clk(clk),
        .divertprobes(divertprobes),
        .divertprobes_reg(mbypass_n_16),
        .\flight_reg[3] (sourceE_io_q_sink_n_5),
        .idle_reg(idle_reg),
        .\mem_1_reg[16] (rx_n_169),
        .\mem_5_reg[16] (rx_n_170),
        .resetn(resetn),
        .rx_io_e_ridx(rx_io_e_ridx),
        .rx_io_e_widx(rx_io_e_widx),
        .source_valid_io_out(source_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TX tx
       (.D({sinkD_io_q_bits_beats,sinkD_n_6}),
        .Q(\qd_q/elts_1_beats ),
        .SR(sync_0_reg),
        .chiplink_tx_data(chiplink_tx_data),
        .chiplink_tx_rst(chiplink_tx_rst),
        .chiplink_tx_send(chiplink_tx_send),
        .clk(clk),
        .\elts_0_data_reg[31] (\qd_q/elts_1_data ),
        .\elts_1_beats_reg[4] ({sinkD_n_48,sinkD_n_49}),
        .\elts_1_data_reg[31] (\qd_q/p_0_in ),
        .io_rxc_ridx(rx_io_rxc_ridx),
        .io_rxc_widx(rx_io_rxc_widx),
        .io_txc_ridx(rx_io_txc_ridx),
        .io_txc_widx(rx_io_txc_widx),
        .\mem_0_a_reg[19] ({rx_io_rxc_mem_0_a,rx_io_rxc_mem_0_b,rx_io_rxc_mem_0_c,rx_io_rxc_mem_0_d,rx_io_rxc_mem_0_e}),
        .\mem_0_d_reg[19] (rx_io_txc_mem_0_d),
        .resetn(resetn),
        .sinkD_io_q_bits_last(sinkD_io_q_bits_last),
        .sinkD_io_q_valid(sinkD_io_q_valid),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[0] ({sinkD_io_q_bits_data,sinkD_n_38}),
        .sync_0_reg(sourceA_io_q_sink_n_52),
        .sync_0_reg_0(sourceA_io_q_sink_n_53),
        .valid_1(\qd_q/valid_1 ),
        .valid_1_reg(mbypass_n_4),
        .valid_reg(\rxInc_sink/valid_reg ),
        .valid_reg_0(\txInc_sink/valid_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChipLinkBridgeLazy
   (ADDRARDADDR,
    \hqb/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg ,
    E,
    \enq_ptr_reg[0] ,
    Q,
    O628,
    O633,
    \enq_ptr_reg[0]_0 ,
    \enq_ptr_reg[0]_1 ,
    \enq_ptr_reg[0]_2 ,
    \io_axi4_0_awid[3] ,
    \io_axi4_0_awid[2] ,
    \io_axi4_0_awid[0] ,
    io_axi4_0_bready,
    io_axi4_0_araddr,
    out,
    O618,
    O623,
    chiplink_tx_rst,
    chiplink_tx_send,
    chiplink_tx_data,
    io_axi4_0_wvalid,
    io_axi4_0_rready,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_wlast,
    io_axi4_0_arlen,
    \io_axi4_0_awid[1] ,
    io_axi4_0_arsize,
    io_axi4_0_arvalid,
    io_axi4_0_awvalid,
    chiplink_rx_clk,
    chiplink_rx_send,
    chiplink_rx_rst,
    clk,
    DOBDO,
    resetn,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    io_axi4_0_bvalid,
    io_axi4_0_rvalid,
    io_axi4_0_arready,
    io_axi4_0_bid,
    io_axi4_0_awready,
    io_axi4_0_wready,
    chiplink_rx_data,
    ram_R0_data,
    DOADO,
    ram_R0_data_0,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    io_axi4_0_bresp,
    io_axi4_0_rresp,
    io_axi4_0_rdata);
  output [4:0]ADDRARDADDR;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output [0:0]E;
  output [0:0]\enq_ptr_reg[0] ;
  output [31:0]Q;
  output [4:0]O628;
  output [4:0]O633;
  output [0:0]\enq_ptr_reg[0]_0 ;
  output [0:0]\enq_ptr_reg[0]_1 ;
  output [0:0]\enq_ptr_reg[0]_2 ;
  output \io_axi4_0_awid[3] ;
  output \io_axi4_0_awid[2] ;
  output \io_axi4_0_awid[0] ;
  output io_axi4_0_bready;
  output [31:0]io_axi4_0_araddr;
  output [4:0]out;
  output [4:0]O618;
  output [4:0]O623;
  output chiplink_tx_rst;
  output chiplink_tx_send;
  output [7:0]chiplink_tx_data;
  output io_axi4_0_wvalid;
  output io_axi4_0_rready;
  output [63:0]io_axi4_0_wdata;
  output [7:0]io_axi4_0_wstrb;
  output io_axi4_0_wlast;
  output [3:0]io_axi4_0_arlen;
  output \io_axi4_0_awid[1] ;
  output [1:0]io_axi4_0_arsize;
  output io_axi4_0_arvalid;
  output io_axi4_0_awvalid;
  input chiplink_rx_clk;
  input chiplink_rx_send;
  input chiplink_rx_rst;
  input clk;
  input [0:0]DOBDO;
  input resetn;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input io_axi4_0_bvalid;
  input io_axi4_0_rvalid;
  input io_axi4_0_arready;
  input [3:0]io_axi4_0_bid;
  input io_axi4_0_awready;
  input io_axi4_0_wready;
  input [7:0]chiplink_rx_data;
  input [31:0]ram_R0_data;
  input [6:0]DOADO;
  input [24:0]ram_R0_data_0;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  input [1:0]io_axi4_0_bresp;
  input [1:0]io_axi4_0_rresp;
  input [63:0]io_axi4_0_rdata;

  wire [4:0]ADDRARDADDR;
  wire [6:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [4:0]O618;
  wire [4:0]O623;
  wire [4:0]O628;
  wire [4:0]O633;
  wire [31:0]Q;
  wire \beatsLeft[2]_i_4_n_0 ;
  wire [1:1]chiplink_auto_mbypass_out_a_bits_size;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_rst;
  wire chiplink_rx_send;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire [0:0]\enq_ptr_reg[0] ;
  wire [0:0]\enq_ptr_reg[0]_0 ;
  wire [0:0]\enq_ptr_reg[0]_1 ;
  wire [0:0]\enq_ptr_reg[0]_2 ;
  wire [2:2]fixer_1_auto_in_a_bits_size;
  wire [1:1]\hints/a_repeater/saved_size ;
  wire \hints/a_repeater_io_full ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire [31:0]io_axi4_0_araddr;
  wire [3:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire [1:0]io_axi4_0_arsize;
  wire io_axi4_0_arvalid;
  wire \io_axi4_0_awid[0] ;
  wire \io_axi4_0_awid[1] ;
  wire \io_axi4_0_awid[2] ;
  wire \io_axi4_0_awid[3] ;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bready;
  wire [1:0]io_axi4_0_bresp;
  wire io_axi4_0_bvalid;
  wire [63:0]io_axi4_0_rdata;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rready;
  wire [1:0]io_axi4_0_rresp;
  wire io_axi4_0_rvalid;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire io_axi4_0_wvalid;
  wire [4:0]out;
  wire [31:0]ram_R0_data;
  wire [24:0]ram_R0_data_0;
  wire resetn;

  LUT4 #(
    .INIT(16'hB800)) 
    \beatsLeft[2]_i_4 
       (.I0(\hints/a_repeater/saved_size ),
        .I1(\hints/a_repeater_io_full ),
        .I2(chiplink_auto_mbypass_out_a_bits_size),
        .I3(fixer_1_auto_in_a_bits_size),
        .O(\beatsLeft[2]_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChipLinkMaster chipLinkConverter
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .a_repeater_io_full(\hints/a_repeater_io_full ),
        .\cam_a_0_bits_size_reg[2] (fixer_1_auto_in_a_bits_size),
        .chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_data(chiplink_rx_data),
        .chiplink_rx_rst(chiplink_rx_rst),
        .chiplink_rx_send(chiplink_rx_send),
        .chiplink_tx_data(chiplink_tx_data),
        .chiplink_tx_rst(chiplink_tx_rst),
        .chiplink_tx_send(chiplink_tx_send),
        .clk(clk),
        .\enq_ptr_reg[0] (\enq_ptr_reg[0] ),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0]_0 ),
        .\enq_ptr_reg[0]_1 (\enq_ptr_reg[0]_1 ),
        .\enq_ptr_reg[0]_2 (\enq_ptr_reg[0]_2 ),
        .\hqa/fq/ram/ram_ext/ram_reg (out),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqb/fq/ram/ram_ext/ram_reg_0 (O618),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg_0 (O623),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (O628),
        .\hqd/fq/ram/ram_ext/ram_reg_1 (\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .\hqe/fq/ram/ram_ext/ram_reg_0 (O633),
        .io_axi4_0_araddr(io_axi4_0_araddr),
        .io_axi4_0_arlen(io_axi4_0_arlen),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arsize(io_axi4_0_arsize),
        .io_axi4_0_arvalid(io_axi4_0_arvalid),
        .\io_axi4_0_awid[0] (\io_axi4_0_awid[0] ),
        .\io_axi4_0_awid[1] (\io_axi4_0_awid[1] ),
        .\io_axi4_0_awid[2] (\io_axi4_0_awid[2] ),
        .\io_axi4_0_awid[3] (\io_axi4_0_awid[3] ),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_awvalid(io_axi4_0_awvalid),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_bready(io_axi4_0_bready),
        .io_axi4_0_bresp(io_axi4_0_bresp),
        .io_axi4_0_bvalid(io_axi4_0_bvalid),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_axi4_0_rready(io_axi4_0_rready),
        .io_axi4_0_rresp(io_axi4_0_rresp),
        .io_axi4_0_rvalid(io_axi4_0_rvalid),
        .io_axi4_0_wdata(io_axi4_0_wdata),
        .io_axi4_0_wlast(io_axi4_0_wlast),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wstrb(io_axi4_0_wstrb),
        .io_axi4_0_wvalid(io_axi4_0_wvalid),
        .ram_R0_data(ram_R0_data),
        .ram_R0_data_0(ram_R0_data_0),
        .resetn(resetn),
        .\saved_size_reg[1] (chiplink_auto_mbypass_out_a_bits_size),
        .\saved_size_reg[1]_0 (\hints/a_repeater/saved_size ),
        .\saved_size_reg[1]_1 (\beatsLeft[2]_i_4_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChipLinkMaster
   (ADDRARDADDR,
    \hqb/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg ,
    E,
    \enq_ptr_reg[0] ,
    Q,
    a_repeater_io_full,
    \saved_size_reg[1] ,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    \hqe/fq/ram/ram_ext/ram_reg_0 ,
    \enq_ptr_reg[0]_0 ,
    \enq_ptr_reg[0]_1 ,
    \enq_ptr_reg[0]_2 ,
    \io_axi4_0_awid[3] ,
    \io_axi4_0_awid[2] ,
    \io_axi4_0_awid[0] ,
    io_axi4_0_bready,
    \cam_a_0_bits_size_reg[2] ,
    io_axi4_0_araddr,
    \hqa/fq/ram/ram_ext/ram_reg ,
    \hqb/fq/ram/ram_ext/ram_reg_0 ,
    \hqc/fq/ram/ram_ext/ram_reg_0 ,
    chiplink_tx_rst,
    chiplink_tx_send,
    chiplink_tx_data,
    io_axi4_0_wvalid,
    io_axi4_0_rready,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_wlast,
    io_axi4_0_arlen,
    \io_axi4_0_awid[1] ,
    io_axi4_0_arsize,
    \saved_size_reg[1]_0 ,
    io_axi4_0_arvalid,
    io_axi4_0_awvalid,
    chiplink_rx_clk,
    chiplink_rx_send,
    chiplink_rx_rst,
    clk,
    DOBDO,
    resetn,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    io_axi4_0_bvalid,
    io_axi4_0_rvalid,
    io_axi4_0_arready,
    io_axi4_0_bid,
    io_axi4_0_awready,
    io_axi4_0_wready,
    chiplink_rx_data,
    ram_R0_data,
    DOADO,
    ram_R0_data_0,
    \hqd/fq/ram/ram_ext/ram_reg_1 ,
    io_axi4_0_bresp,
    io_axi4_0_rresp,
    \saved_size_reg[1]_1 ,
    io_axi4_0_rdata);
  output [4:0]ADDRARDADDR;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output [0:0]E;
  output [0:0]\enq_ptr_reg[0] ;
  output [31:0]Q;
  output a_repeater_io_full;
  output [0:0]\saved_size_reg[1] ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]\enq_ptr_reg[0]_0 ;
  output [0:0]\enq_ptr_reg[0]_1 ;
  output [0:0]\enq_ptr_reg[0]_2 ;
  output \io_axi4_0_awid[3] ;
  output \io_axi4_0_awid[2] ;
  output \io_axi4_0_awid[0] ;
  output io_axi4_0_bready;
  output [0:0]\cam_a_0_bits_size_reg[2] ;
  output [31:0]io_axi4_0_araddr;
  output [4:0]\hqa/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  output chiplink_tx_rst;
  output chiplink_tx_send;
  output [7:0]chiplink_tx_data;
  output io_axi4_0_wvalid;
  output io_axi4_0_rready;
  output [63:0]io_axi4_0_wdata;
  output [7:0]io_axi4_0_wstrb;
  output io_axi4_0_wlast;
  output [3:0]io_axi4_0_arlen;
  output \io_axi4_0_awid[1] ;
  output [1:0]io_axi4_0_arsize;
  output [0:0]\saved_size_reg[1]_0 ;
  output io_axi4_0_arvalid;
  output io_axi4_0_awvalid;
  input chiplink_rx_clk;
  input chiplink_rx_send;
  input chiplink_rx_rst;
  input clk;
  input [0:0]DOBDO;
  input resetn;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input io_axi4_0_bvalid;
  input io_axi4_0_rvalid;
  input io_axi4_0_arready;
  input [3:0]io_axi4_0_bid;
  input io_axi4_0_awready;
  input io_axi4_0_wready;
  input [7:0]chiplink_rx_data;
  input [31:0]ram_R0_data;
  input [6:0]DOADO;
  input [24:0]ram_R0_data_0;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  input [1:0]io_axi4_0_bresp;
  input [1:0]io_axi4_0_rresp;
  input \saved_size_reg[1]_1 ;
  input [63:0]io_axi4_0_rdata;

  wire [4:0]ADDRARDADDR;
  wire [6:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [31:0]Q;
  wire [4:4]\QueueCompatibility/enq_ptr_value_reg ;
  wire [4:4]\QueueCompatibility_1/enq_ptr_value_reg ;
  wire \QueueCompatibility_10/do_enq ;
  wire \QueueCompatibility_11/do_enq ;
  wire \QueueCompatibility_12/do_enq ;
  wire \QueueCompatibility_13/do_enq ;
  wire \QueueCompatibility_14/do_enq ;
  wire \QueueCompatibility_15/do_enq ;
  wire \QueueCompatibility_16/do_enq ;
  wire [4:4]\QueueCompatibility_16/enq_ptr_value_reg ;
  wire \QueueCompatibility_17/do_enq ;
  wire [4:4]\QueueCompatibility_17/enq_ptr_value_reg ;
  wire \QueueCompatibility_18/do_enq ;
  wire [4:4]\QueueCompatibility_18/enq_ptr_value_reg ;
  wire \QueueCompatibility_19/do_enq ;
  wire [4:4]\QueueCompatibility_19/enq_ptr_value_reg ;
  wire [1:0]\QueueCompatibility_2/deq_ptr_value ;
  wire [4:4]\QueueCompatibility_2/enq_ptr_value_reg ;
  wire \QueueCompatibility_20/do_enq ;
  wire \QueueCompatibility_21/do_enq ;
  wire QueueCompatibility_21_io_enq_ready;
  wire \QueueCompatibility_23/do_enq ;
  wire \QueueCompatibility_24/do_enq ;
  wire \QueueCompatibility_25/do_enq ;
  wire \QueueCompatibility_26/do_enq ;
  wire \QueueCompatibility_27/do_enq ;
  wire \QueueCompatibility_28/do_enq ;
  wire \QueueCompatibility_29/do_enq ;
  wire [1:0]\QueueCompatibility_3/deq_ptr_value ;
  wire [4:4]\QueueCompatibility_3/enq_ptr_value_reg ;
  wire \QueueCompatibility_30/do_enq ;
  wire \QueueCompatibility_31/do_enq ;
  wire QueueCompatibility_5_io_enq_ready;
  wire \QueueCompatibility_7/do_enq ;
  wire \QueueCompatibility_8/do_enq ;
  wire \QueueCompatibility_9/do_enq ;
  wire _GEN_4;
  wire _GEN_6;
  wire _T;
  wire _a_canLogical_T_39;
  wire _a_id_T_24;
  wire _a_id_T_33;
  wire _a_id_T_4;
  wire _a_repeater_io_repeat_T;
  wire _helpPP_T_24;
  wire _helpPP_T_4;
  wire [6:4]_out_arw_bits_len_T_3;
  wire \a/do_enq ;
  wire a_first;
  wire [0:0]a_id;
  wire [6:0]a_io_deq_bits_source;
  wire a_isPut;
  wire a_isSupported;
  wire \a_repeater/_GEN_00 ;
  wire [2:0]\a_repeater/saved_size ;
  wire [5:0]\a_repeater/saved_source ;
  wire a_repeater_io_full;
  wire [0:0]a_repeater_io_repeat_counter;
  wire atomics_auto_in_a_ready;
  wire [63:0]atomics_auto_in_d_bits_data;
  wire atomics_auto_in_d_bits_denied;
  wire [0:0]atomics_auto_in_d_bits_opcode;
  wire atomics_n_116;
  wire atomics_n_122;
  wire atomics_n_123;
  wire atomics_n_196;
  wire atomics_n_197;
  wire atomics_n_2;
  wire atomics_n_207;
  wire atomics_n_208;
  wire atomics_n_209;
  wire atomics_n_210;
  wire atomics_n_211;
  wire atomics_n_212;
  wire atomics_n_213;
  wire atomics_n_214;
  wire atomics_n_216;
  wire atomics_n_217;
  wire atomics_n_218;
  wire atomics_n_220;
  wire atomics_n_222;
  wire atomics_n_223;
  wire atomics_n_224;
  wire atomics_n_225;
  wire atomics_n_226;
  wire atomics_n_227;
  wire atomics_n_228;
  wire atomics_n_229;
  wire atomics_n_232;
  wire atomics_n_233;
  wire atomics_n_234;
  wire atomics_n_235;
  wire atomics_n_236;
  wire atomics_n_237;
  wire atomics_n_238;
  wire atomics_n_270;
  wire atomics_n_287;
  wire atomics_n_296;
  wire atomics_n_3;
  wire atomics_n_303;
  wire atomics_n_305;
  wire atomics_n_380;
  wire atomics_n_381;
  wire atomics_n_382;
  wire atomics_n_387;
  wire atomics_n_388;
  wire atomics_n_389;
  wire atomics_n_390;
  wire atomics_n_391;
  wire atomics_n_392;
  wire atomics_n_4;
  wire atomics_n_63;
  wire atomics_n_64;
  wire atomics_n_65;
  wire atomics_n_66;
  wire atomics_n_67;
  wire atomics_n_68;
  wire atomics_n_69;
  wire atomics_n_70;
  wire atomics_n_72;
  wire atomics_n_74;
  wire atomics_n_76;
  wire atomics_n_78;
  wire atomics_n_81;
  wire axi42tl_n_0;
  wire axi42tl_n_2;
  wire axi42tl_n_3;
  wire axi42tl_n_4;
  wire axi42tl_n_5;
  wire axi42tl_n_6;
  wire axi42tl_n_7;
  wire axi4index_1_auto_in_arvalid;
  wire [1:0]axi4index_1_auto_in_awecho_tl_state_size;
  wire [6:0]axi4index_1_auto_in_awecho_tl_state_source;
  wire [4:4]axi4index_1_auto_in_awid;
  wire axi4index_1_auto_in_awvalid;
  wire axi4yank_1_n_10;
  wire axi4yank_1_n_11;
  wire axi4yank_1_n_12;
  wire axi4yank_1_n_13;
  wire axi4yank_1_n_14;
  wire axi4yank_1_n_15;
  wire axi4yank_1_n_16;
  wire axi4yank_1_n_17;
  wire axi4yank_1_n_18;
  wire axi4yank_1_n_19;
  wire axi4yank_1_n_20;
  wire axi4yank_1_n_21;
  wire axi4yank_1_n_22;
  wire axi4yank_1_n_23;
  wire axi4yank_1_n_24;
  wire axi4yank_1_n_25;
  wire axi4yank_1_n_26;
  wire axi4yank_1_n_28;
  wire axi4yank_1_n_31;
  wire axi4yank_1_n_32;
  wire axi4yank_1_n_41;
  wire axi4yank_1_n_42;
  wire axi4yank_1_n_43;
  wire axi4yank_1_n_44;
  wire axi4yank_1_n_45;
  wire axi4yank_1_n_46;
  wire axi4yank_1_n_47;
  wire axi4yank_1_n_48;
  wire axi4yank_1_n_49;
  wire axi4yank_1_n_50;
  wire axi4yank_1_n_51;
  wire axi4yank_1_n_52;
  wire axi4yank_1_n_9;
  wire axi4yank_auto_in_becho_real_last;
  wire [3:0]beatsLeft;
  wire bundleOut_0_a_bits_data_rdata_written_once;
  wire [3:0]bundleOut_0_a_bits_mask_rdata_0;
  wire bundleOut_0_a_bits_mask_rdata_written_once;
  wire \c/do_enq ;
  wire [0:0]\cam_a_0_bits_size_reg[2] ;
  wire [6:0]cam_a_0_bits_source;
  wire cam_a_0_fifoId;
  wire cam_d_0_data;
  wire cam_d_0_denied;
  wire [29:0]chiplink_auto_mbypass_out_a_bits_address;
  wire [20:0]chiplink_auto_mbypass_out_a_bits_data;
  wire [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  wire [2:2]chiplink_auto_mbypass_out_a_bits_opcode;
  wire [2:0]chiplink_auto_mbypass_out_a_bits_param;
  wire [0:0]chiplink_auto_mbypass_out_a_bits_size;
  wire [4:1]chiplink_auto_mbypass_out_a_bits_source;
  wire [31:0]chiplink_auto_mbypass_out_d_bits_data;
  wire chiplink_auto_mbypass_out_d_bits_denied;
  wire [2:0]chiplink_auto_mbypass_out_d_bits_opcode;
  wire [1:0]chiplink_auto_mbypass_out_d_bits_param;
  wire [2:0]chiplink_auto_mbypass_out_d_bits_size;
  wire [5:0]chiplink_auto_mbypass_out_d_bits_source;
  wire chiplink_n_132;
  wire chiplink_n_147;
  wire chiplink_n_148;
  wire chiplink_n_151;
  wire chiplink_n_152;
  wire chiplink_n_154;
  wire chiplink_n_177;
  wire chiplink_n_178;
  wire chiplink_n_179;
  wire chiplink_n_180;
  wire chiplink_n_181;
  wire chiplink_n_182;
  wire chiplink_n_183;
  wire chiplink_n_184;
  wire chiplink_n_185;
  wire chiplink_n_186;
  wire chiplink_n_187;
  wire chiplink_n_188;
  wire chiplink_n_189;
  wire chiplink_n_190;
  wire chiplink_n_191;
  wire chiplink_n_192;
  wire chiplink_n_193;
  wire chiplink_n_194;
  wire chiplink_n_195;
  wire chiplink_n_196;
  wire chiplink_n_197;
  wire chiplink_n_198;
  wire chiplink_n_199;
  wire chiplink_n_200;
  wire chiplink_n_201;
  wire chiplink_n_202;
  wire chiplink_n_203;
  wire chiplink_n_204;
  wire chiplink_n_205;
  wire chiplink_n_206;
  wire chiplink_n_207;
  wire chiplink_n_208;
  wire chiplink_n_209;
  wire chiplink_n_210;
  wire chiplink_n_211;
  wire chiplink_n_212;
  wire chiplink_n_213;
  wire chiplink_n_214;
  wire chiplink_n_215;
  wire chiplink_n_216;
  wire chiplink_n_217;
  wire chiplink_n_218;
  wire chiplink_n_219;
  wire chiplink_n_220;
  wire chiplink_n_221;
  wire chiplink_n_222;
  wire chiplink_n_223;
  wire chiplink_n_224;
  wire chiplink_n_225;
  wire chiplink_n_226;
  wire chiplink_n_227;
  wire chiplink_n_228;
  wire chiplink_n_229;
  wire chiplink_n_230;
  wire chiplink_n_231;
  wire chiplink_n_232;
  wire chiplink_n_233;
  wire chiplink_n_234;
  wire chiplink_n_235;
  wire chiplink_n_236;
  wire chiplink_n_237;
  wire chiplink_n_238;
  wire chiplink_n_239;
  wire chiplink_n_240;
  wire chiplink_n_241;
  wire chiplink_n_242;
  wire chiplink_n_243;
  wire chiplink_n_244;
  wire chiplink_n_245;
  wire chiplink_n_246;
  wire chiplink_n_247;
  wire chiplink_n_25;
  wire chiplink_n_251;
  wire chiplink_n_27;
  wire chiplink_n_272;
  wire chiplink_n_274;
  wire chiplink_n_275;
  wire chiplink_n_278;
  wire chiplink_n_279;
  wire chiplink_n_280;
  wire chiplink_n_281;
  wire chiplink_n_282;
  wire chiplink_n_283;
  wire chiplink_n_284;
  wire chiplink_n_285;
  wire chiplink_n_288;
  wire chiplink_n_289;
  wire chiplink_n_293;
  wire chiplink_n_305;
  wire chiplink_n_306;
  wire chiplink_n_311;
  wire chiplink_n_312;
  wire chiplink_n_313;
  wire chiplink_n_314;
  wire chiplink_n_315;
  wire chiplink_n_316;
  wire chiplink_n_317;
  wire chiplink_n_318;
  wire chiplink_n_319;
  wire chiplink_n_409;
  wire chiplink_n_62;
  wire chiplink_n_72;
  wire chiplink_n_79;
  wire chiplink_n_80;
  wire chiplink_n_84;
  wire chiplink_n_85;
  wire chiplink_n_86;
  wire chiplink_n_87;
  wire chiplink_n_88;
  wire chiplink_n_89;
  wire chiplink_n_90;
  wire chiplink_n_93;
  wire chiplink_n_94;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_rst;
  wire chiplink_rx_send;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire count;
  wire [4:0]count_1;
  wire count_10;
  wire count_1002_out;
  wire count_11;
  wire count_1103_out;
  wire count_12;
  wire count_1204_out;
  wire count_13;
  wire count_1305_out;
  wire count_14;
  wire count_1406_out;
  wire count_15;
  wire count_1507_out;
  wire count_16;
  wire count_1608_out;
  wire count_17;
  wire count_1709_out;
  wire count_18;
  wire count_18010_out;
  wire count_19;
  wire count_19011_out;
  wire count_1_3;
  wire [0:0]count_2;
  wire count_20;
  wire count_20012_out;
  wire count_21;
  wire count_21013_out;
  wire count_22;
  wire count_22014_out;
  wire count_23;
  wire count_23015_out;
  wire [0:0]count_3;
  wire [4:0]count_4;
  wire [4:0]count_5;
  wire [4:0]count_6;
  wire [4:0]count_7;
  wire count_9;
  wire count_901_out;
  wire d_ackd;
  wire d_drop;
  wire d_first;
  wire d_replace;
  wire [4:4]d_sel_shiftAmount;
  wire deq_io_enq_valid;
  wire doneAW;
  wire [0:0]\enq_ptr_reg[0] ;
  wire [0:0]\enq_ptr_reg[0]_0 ;
  wire [0:0]\enq_ptr_reg[0]_1 ;
  wire [0:0]\enq_ptr_reg[0]_2 ;
  wire [2:0]err_auto_in_a_bits_opcode;
  wire [2:0]err_auto_in_a_bits_size;
  wire [6:0]err_auto_in_a_bits_source;
  wire [0:0]err_auto_in_c_bits_opcode;
  wire [1:0]err_auto_in_c_bits_param;
  wire [2:0]err_auto_in_c_bits_size;
  wire [3:1]err_auto_in_c_bits_source;
  wire [0:0]err_auto_in_d_bits_opcode;
  wire [2:0]err_auto_in_d_bits_size;
  wire err_n_1;
  wire err_n_100;
  wire err_n_101;
  wire err_n_102;
  wire err_n_103;
  wire err_n_104;
  wire err_n_105;
  wire err_n_106;
  wire err_n_107;
  wire err_n_108;
  wire err_n_109;
  wire err_n_110;
  wire err_n_111;
  wire err_n_112;
  wire err_n_113;
  wire err_n_114;
  wire err_n_115;
  wire err_n_116;
  wire err_n_117;
  wire err_n_118;
  wire err_n_119;
  wire err_n_12;
  wire err_n_120;
  wire err_n_121;
  wire err_n_122;
  wire err_n_128;
  wire err_n_129;
  wire err_n_13;
  wire err_n_136;
  wire err_n_137;
  wire err_n_138;
  wire err_n_139;
  wire err_n_14;
  wire err_n_140;
  wire err_n_141;
  wire err_n_15;
  wire err_n_16;
  wire err_n_17;
  wire err_n_18;
  wire err_n_19;
  wire err_n_2;
  wire err_n_20;
  wire err_n_21;
  wire err_n_22;
  wire err_n_23;
  wire err_n_24;
  wire err_n_25;
  wire err_n_26;
  wire err_n_27;
  wire err_n_28;
  wire err_n_29;
  wire err_n_30;
  wire err_n_31;
  wire err_n_32;
  wire err_n_33;
  wire err_n_34;
  wire err_n_35;
  wire err_n_36;
  wire err_n_37;
  wire err_n_38;
  wire err_n_39;
  wire err_n_40;
  wire err_n_41;
  wire err_n_42;
  wire err_n_43;
  wire err_n_44;
  wire err_n_45;
  wire err_n_46;
  wire err_n_47;
  wire err_n_48;
  wire err_n_49;
  wire err_n_50;
  wire err_n_51;
  wire err_n_52;
  wire err_n_53;
  wire err_n_54;
  wire err_n_55;
  wire err_n_56;
  wire err_n_57;
  wire err_n_58;
  wire err_n_59;
  wire err_n_60;
  wire err_n_61;
  wire err_n_62;
  wire err_n_63;
  wire err_n_64;
  wire err_n_65;
  wire err_n_66;
  wire err_n_67;
  wire err_n_68;
  wire err_n_69;
  wire err_n_7;
  wire err_n_70;
  wire err_n_71;
  wire err_n_72;
  wire err_n_73;
  wire err_n_74;
  wire err_n_75;
  wire err_n_76;
  wire err_n_77;
  wire err_n_78;
  wire err_n_79;
  wire err_n_8;
  wire err_n_80;
  wire err_n_81;
  wire err_n_82;
  wire err_n_83;
  wire err_n_84;
  wire err_n_85;
  wire err_n_86;
  wire err_n_87;
  wire err_n_88;
  wire err_n_89;
  wire err_n_90;
  wire err_n_91;
  wire err_n_92;
  wire err_n_93;
  wire err_n_94;
  wire err_n_95;
  wire err_n_96;
  wire err_n_97;
  wire err_n_98;
  wire err_n_99;
  wire [31:0]fixer_1_auto_in_a_bits_address;
  wire [0:0]fixer_1_auto_in_a_bits_opcode;
  wire [1:1]fixer_1_auto_in_a_bits_param;
  wire [1:0]fixer_1_auto_in_a_bits_size;
  wire [6:0]fixer_1_auto_in_a_bits_source;
  wire fixer_1_auto_in_a_ready;
  wire fixer_1_n_0;
  wire fixer_1_n_1;
  wire fixer_1_n_10;
  wire fixer_1_n_100;
  wire fixer_1_n_101;
  wire fixer_1_n_102;
  wire fixer_1_n_103;
  wire fixer_1_n_104;
  wire fixer_1_n_105;
  wire fixer_1_n_106;
  wire fixer_1_n_107;
  wire fixer_1_n_108;
  wire fixer_1_n_109;
  wire fixer_1_n_11;
  wire fixer_1_n_110;
  wire fixer_1_n_111;
  wire fixer_1_n_112;
  wire fixer_1_n_113;
  wire fixer_1_n_114;
  wire fixer_1_n_116;
  wire fixer_1_n_117;
  wire fixer_1_n_118;
  wire fixer_1_n_119;
  wire fixer_1_n_12;
  wire fixer_1_n_120;
  wire fixer_1_n_122;
  wire fixer_1_n_123;
  wire fixer_1_n_124;
  wire fixer_1_n_125;
  wire fixer_1_n_126;
  wire fixer_1_n_13;
  wire fixer_1_n_14;
  wire fixer_1_n_15;
  wire fixer_1_n_16;
  wire fixer_1_n_17;
  wire fixer_1_n_18;
  wire fixer_1_n_19;
  wire fixer_1_n_2;
  wire fixer_1_n_20;
  wire fixer_1_n_21;
  wire fixer_1_n_22;
  wire fixer_1_n_23;
  wire fixer_1_n_24;
  wire fixer_1_n_25;
  wire fixer_1_n_26;
  wire fixer_1_n_27;
  wire fixer_1_n_28;
  wire fixer_1_n_29;
  wire fixer_1_n_3;
  wire fixer_1_n_30;
  wire fixer_1_n_31;
  wire fixer_1_n_32;
  wire fixer_1_n_33;
  wire fixer_1_n_34;
  wire fixer_1_n_35;
  wire fixer_1_n_36;
  wire fixer_1_n_37;
  wire fixer_1_n_38;
  wire fixer_1_n_39;
  wire fixer_1_n_4;
  wire fixer_1_n_40;
  wire fixer_1_n_41;
  wire fixer_1_n_42;
  wire fixer_1_n_43;
  wire fixer_1_n_44;
  wire fixer_1_n_45;
  wire fixer_1_n_46;
  wire fixer_1_n_47;
  wire fixer_1_n_48;
  wire fixer_1_n_49;
  wire fixer_1_n_5;
  wire fixer_1_n_50;
  wire fixer_1_n_51;
  wire fixer_1_n_52;
  wire fixer_1_n_53;
  wire fixer_1_n_54;
  wire fixer_1_n_55;
  wire fixer_1_n_56;
  wire fixer_1_n_57;
  wire fixer_1_n_58;
  wire fixer_1_n_59;
  wire fixer_1_n_6;
  wire fixer_1_n_60;
  wire fixer_1_n_61;
  wire fixer_1_n_62;
  wire fixer_1_n_63;
  wire fixer_1_n_64;
  wire fixer_1_n_65;
  wire fixer_1_n_66;
  wire fixer_1_n_67;
  wire fixer_1_n_68;
  wire fixer_1_n_69;
  wire fixer_1_n_7;
  wire fixer_1_n_70;
  wire fixer_1_n_71;
  wire fixer_1_n_72;
  wire fixer_1_n_73;
  wire fixer_1_n_74;
  wire fixer_1_n_75;
  wire fixer_1_n_76;
  wire fixer_1_n_77;
  wire fixer_1_n_78;
  wire fixer_1_n_79;
  wire fixer_1_n_8;
  wire fixer_1_n_80;
  wire fixer_1_n_81;
  wire fixer_1_n_82;
  wire fixer_1_n_83;
  wire fixer_1_n_84;
  wire fixer_1_n_85;
  wire fixer_1_n_86;
  wire fixer_1_n_87;
  wire fixer_1_n_88;
  wire fixer_1_n_89;
  wire fixer_1_n_9;
  wire fixer_1_n_90;
  wire fixer_1_n_91;
  wire fixer_1_n_92;
  wire fixer_1_n_93;
  wire fixer_1_n_94;
  wire fixer_1_n_95;
  wire fixer_1_n_96;
  wire fixer_1_n_97;
  wire fixer_1_n_98;
  wire fixer_1_n_99;
  wire [31:0]hints_auto_in_a_bits_data;
  wire [7:0]hints_auto_in_a_bits_mask;
  wire hints_auto_in_c_valid;
  wire [1:1]hints_auto_in_d_bits_opcode;
  wire hints_n_100;
  wire hints_n_101;
  wire hints_n_102;
  wire hints_n_103;
  wire hints_n_104;
  wire hints_n_105;
  wire hints_n_106;
  wire hints_n_107;
  wire hints_n_108;
  wire hints_n_109;
  wire hints_n_110;
  wire hints_n_111;
  wire hints_n_112;
  wire hints_n_113;
  wire hints_n_114;
  wire hints_n_115;
  wire hints_n_116;
  wire hints_n_117;
  wire hints_n_118;
  wire hints_n_119;
  wire hints_n_12;
  wire hints_n_120;
  wire hints_n_121;
  wire hints_n_122;
  wire hints_n_123;
  wire hints_n_124;
  wire hints_n_125;
  wire hints_n_126;
  wire hints_n_127;
  wire hints_n_128;
  wire hints_n_129;
  wire hints_n_13;
  wire hints_n_130;
  wire hints_n_131;
  wire hints_n_132;
  wire hints_n_133;
  wire hints_n_134;
  wire hints_n_135;
  wire hints_n_136;
  wire hints_n_137;
  wire hints_n_138;
  wire hints_n_16;
  wire hints_n_17;
  wire hints_n_173;
  wire hints_n_174;
  wire hints_n_18;
  wire hints_n_19;
  wire hints_n_20;
  wire hints_n_21;
  wire hints_n_22;
  wire hints_n_23;
  wire hints_n_24;
  wire hints_n_25;
  wire hints_n_26;
  wire hints_n_27;
  wire hints_n_28;
  wire hints_n_29;
  wire hints_n_30;
  wire hints_n_31;
  wire hints_n_32;
  wire hints_n_33;
  wire hints_n_34;
  wire hints_n_35;
  wire hints_n_36;
  wire hints_n_37;
  wire hints_n_38;
  wire hints_n_39;
  wire hints_n_40;
  wire hints_n_41;
  wire hints_n_42;
  wire hints_n_43;
  wire hints_n_44;
  wire hints_n_45;
  wire hints_n_46;
  wire hints_n_47;
  wire hints_n_48;
  wire hints_n_49;
  wire hints_n_50;
  wire hints_n_51;
  wire hints_n_52;
  wire hints_n_53;
  wire hints_n_54;
  wire hints_n_55;
  wire hints_n_56;
  wire hints_n_57;
  wire hints_n_58;
  wire hints_n_59;
  wire hints_n_60;
  wire hints_n_61;
  wire hints_n_62;
  wire hints_n_63;
  wire hints_n_64;
  wire hints_n_65;
  wire hints_n_66;
  wire hints_n_67;
  wire hints_n_68;
  wire hints_n_69;
  wire hints_n_70;
  wire hints_n_71;
  wire hints_n_72;
  wire hints_n_73;
  wire hints_n_74;
  wire hints_n_75;
  wire hints_n_76;
  wire hints_n_77;
  wire hints_n_78;
  wire hints_n_79;
  wire hints_n_80;
  wire hints_n_81;
  wire hints_n_82;
  wire hints_n_83;
  wire hints_n_84;
  wire hints_n_85;
  wire hints_n_86;
  wire hints_n_87;
  wire hints_n_88;
  wire hints_n_89;
  wire hints_n_90;
  wire hints_n_91;
  wire hints_n_92;
  wire hints_n_93;
  wire hints_n_94;
  wire hints_n_95;
  wire hints_n_96;
  wire hints_n_97;
  wire hints_n_98;
  wire hints_n_99;
  wire [4:0]\hqa/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  wire [0:0]indexes_0;
  wire [0:0]indexes_1;
  wire [0:0]indexes_10;
  wire [0:0]indexes_11;
  wire [0:0]indexes_12;
  wire [0:0]indexes_13;
  wire [0:0]indexes_14;
  wire [0:0]indexes_16;
  wire [0:0]indexes_17;
  wire [0:0]indexes_18;
  wire [0:0]indexes_19;
  wire [0:0]indexes_2;
  wire [0:0]indexes_20;
  wire [0:0]indexes_21;
  wire [0:0]indexes_22;
  wire [0:0]indexes_24;
  wire [0:0]indexes_25;
  wire [0:0]indexes_26;
  wire [0:0]indexes_27;
  wire [0:0]indexes_28;
  wire [0:0]indexes_29;
  wire [0:0]indexes_3;
  wire [0:0]indexes_30;
  wire [0:0]indexes_32;
  wire [0:0]indexes_33;
  wire [0:0]indexes_34;
  wire [0:0]indexes_35;
  wire [0:0]indexes_36;
  wire [0:0]indexes_37;
  wire [0:0]indexes_38;
  wire [0:0]indexes_4;
  wire [0:0]indexes_40;
  wire [0:0]indexes_41;
  wire [0:0]indexes_42;
  wire [0:0]indexes_43;
  wire [0:0]indexes_44;
  wire [0:0]indexes_45;
  wire [0:0]indexes_46;
  wire [0:0]indexes_48;
  wire [0:0]indexes_49;
  wire [0:0]indexes_5;
  wire [0:0]indexes_50;
  wire [0:0]indexes_51;
  wire [0:0]indexes_52;
  wire [0:0]indexes_53;
  wire [0:0]indexes_54;
  wire [0:0]indexes_56;
  wire [0:0]indexes_57;
  wire [0:0]indexes_58;
  wire [0:0]indexes_59;
  wire [0:0]indexes_6;
  wire [0:0]indexes_60;
  wire [0:0]indexes_61;
  wire [0:0]indexes_62;
  wire [0:0]indexes_63;
  wire [0:0]indexes_8;
  wire [0:0]indexes_9;
  wire indexes_lo_15;
  wire indexes_lo_23;
  wire indexes_lo_31;
  wire indexes_lo_39;
  wire indexes_lo_47;
  wire indexes_lo_55;
  wire indexes_lo_7;
  wire [31:0]io_axi4_0_araddr;
  wire [3:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire [1:0]io_axi4_0_arsize;
  wire io_axi4_0_arvalid;
  wire \io_axi4_0_awid[0] ;
  wire \io_axi4_0_awid[1] ;
  wire \io_axi4_0_awid[2] ;
  wire \io_axi4_0_awid[3] ;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bready;
  wire [1:0]io_axi4_0_bresp;
  wire io_axi4_0_bvalid;
  wire [63:0]io_axi4_0_rdata;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rready;
  wire [1:0]io_axi4_0_rresp;
  wire io_axi4_0_rvalid;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire io_axi4_0_wvalid;
  wire latch;
  wire maybe_full;
  wire maybe_full_0;
  wire maybe_full_1;
  wire maybe_full_2;
  wire \mbypass/bypass ;
  wire [3:2]\mbypass/counter_3_reg ;
  wire [2:2]\mbypass/p_0_in__0 ;
  wire [31:0]mbypass_auto_in_1_a_bits_address;
  wire [31:0]mbypass_auto_in_1_a_bits_data;
  wire [5:0]mbypass_auto_in_1_a_bits_source;
  wire [1:1]mbypass_auto_in_1_c_bits_param;
  wire [2:0]mbypass_auto_in_1_c_bits_size;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire muxStateEarly_0;
  wire muxStateEarly_0_5;
  wire muxStateEarly_0_7;
  wire muxStateEarly_1;
  wire muxStateEarly_1_6;
  wire out_arw_valid;
  wire p_0_in5_in;
  wire p_231_in;
  wire p_29_in;
  wire p_30_in;
  wire p_31_in;
  wire \queue_arw_deq/ram_wen ;
  wire queue_arw_deq_io_deq_bits_wen;
  wire queue_arw_deq_io_deq_ready;
  wire [1:0]queue_arw_deq_io_enq_bits_size;
  wire [31:0]ram_R0_data;
  wire [24:0]ram_R0_data_0;
  wire [29:0]ram_addr;
  wire [3:1]ram_len;
  wire [63:32]repeat_bundleIn_0_d_bits_data_mux_0;
  wire repeat_count_1;
  wire repeat_index;
  wire repeat_sel_sel_sources_0;
  wire repeat_sel_sel_sources_1;
  wire repeat_sel_sel_sources_10;
  wire repeat_sel_sel_sources_11;
  wire repeat_sel_sel_sources_12;
  wire repeat_sel_sel_sources_13;
  wire repeat_sel_sel_sources_14;
  wire repeat_sel_sel_sources_15;
  wire repeat_sel_sel_sources_16;
  wire repeat_sel_sel_sources_17;
  wire repeat_sel_sel_sources_18;
  wire repeat_sel_sel_sources_19;
  wire repeat_sel_sel_sources_2;
  wire repeat_sel_sel_sources_20;
  wire repeat_sel_sel_sources_21;
  wire repeat_sel_sel_sources_22;
  wire repeat_sel_sel_sources_23;
  wire repeat_sel_sel_sources_24;
  wire repeat_sel_sel_sources_25;
  wire repeat_sel_sel_sources_26;
  wire repeat_sel_sel_sources_27;
  wire repeat_sel_sel_sources_28;
  wire repeat_sel_sel_sources_29;
  wire repeat_sel_sel_sources_3;
  wire repeat_sel_sel_sources_30;
  wire repeat_sel_sel_sources_31;
  wire repeat_sel_sel_sources_32;
  wire repeat_sel_sel_sources_33;
  wire repeat_sel_sel_sources_34;
  wire repeat_sel_sel_sources_35;
  wire repeat_sel_sel_sources_36;
  wire repeat_sel_sel_sources_37;
  wire repeat_sel_sel_sources_38;
  wire repeat_sel_sel_sources_39;
  wire repeat_sel_sel_sources_4;
  wire repeat_sel_sel_sources_40;
  wire repeat_sel_sel_sources_41;
  wire repeat_sel_sel_sources_42;
  wire repeat_sel_sel_sources_43;
  wire repeat_sel_sel_sources_44;
  wire repeat_sel_sel_sources_45;
  wire repeat_sel_sel_sources_46;
  wire repeat_sel_sel_sources_47;
  wire repeat_sel_sel_sources_48;
  wire repeat_sel_sel_sources_49;
  wire repeat_sel_sel_sources_5;
  wire repeat_sel_sel_sources_50;
  wire repeat_sel_sel_sources_51;
  wire repeat_sel_sel_sources_52;
  wire repeat_sel_sel_sources_53;
  wire repeat_sel_sel_sources_54;
  wire repeat_sel_sel_sources_55;
  wire repeat_sel_sel_sources_56;
  wire repeat_sel_sel_sources_57;
  wire repeat_sel_sel_sources_58;
  wire repeat_sel_sel_sources_59;
  wire repeat_sel_sel_sources_6;
  wire repeat_sel_sel_sources_60;
  wire repeat_sel_sel_sources_61;
  wire repeat_sel_sel_sources_62;
  wire repeat_sel_sel_sources_63;
  wire repeat_sel_sel_sources_7;
  wire repeat_sel_sel_sources_8;
  wire repeat_sel_sel_sources_9;
  wire \repeated_repeater/_GEN_00 ;
  wire \repeated_repeater/full ;
  wire \repeated_repeater/full_4 ;
  wire [1:0]\repeated_repeater/saved_param ;
  wire [5:0]\repeated_repeater/saved_source ;
  wire \repeated_repeater_1/full ;
  wire [0:0]\repeated_repeater_1/saved_opcode ;
  wire [1:0]\repeated_repeater_1/saved_param ;
  wire [2:0]\repeated_repeater_1/saved_size ;
  wire [3:1]\repeated_repeater_1/saved_source ;
  wire resetn;
  wire [31:0]saved_address;
  wire [0:0]\saved_size_reg[1] ;
  wire [0:0]\saved_size_reg[1]_0 ;
  wire \saved_size_reg[1]_1 ;
  wire \sinkD/d/ram_denied ;
  wire \sinkD/d_io_deq_bits_denied ;
  wire [2:2]\sinkD/d_io_deq_bits_size ;
  wire \sinkD/maybe_full ;
  wire [1:0]\sourceA/r_2 ;
  wire [1:0]\sourceA/state ;
  wire [7:6]sourceA_io_q_bits;
  wire [1:0]stalls_id_3;
  wire state_0;
  wire tl2axi4_n_196;
  wire tl2axi4_n_197;
  wire tl2axi4_n_198;
  wire tl2axi4_n_199;
  wire tl2axi4_n_20;
  wire tl2axi4_n_200;
  wire tl2axi4_n_206;
  wire tl2axi4_n_207;
  wire tl2axi4_n_209;
  wire tl2axi4_n_210;
  wire tl2axi4_n_211;
  wire tl2axi4_n_212;
  wire tl2axi4_n_216;
  wire tl2axi4_n_217;
  wire tl2axi4_n_218;
  wire tl2axi4_n_237;
  wire tl2axi4_n_238;
  wire tl2axi4_n_239;
  wire tl2axi4_n_240;
  wire tl2axi4_n_241;
  wire tl2axi4_n_242;
  wire tl2axi4_n_243;
  wire tl2axi4_n_244;
  wire tl2axi4_n_245;
  wire tl2axi4_n_246;
  wire tl2axi4_n_28;
  wire tl2axi4_n_29;
  wire tl2axi4_n_30;
  wire tl2axi4_n_31;
  wire tl2axi4_n_32;
  wire tl2axi4_n_34;
  wire tl2axi4_n_35;
  wire tl2axi4_n_37;
  wire tl2axi4_n_38;
  wire tl2axi4_n_39;
  wire tl2axi4_n_40;
  wire tl2axi4_n_41;
  wire tl2axi4_n_42;
  wire tl2axi4_n_43;
  wire tl2axi4_n_46;
  wire tl2axi4_n_47;
  wire tl2axi4_n_48;
  wire tl2axi4_n_49;
  wire tl2axi4_n_50;
  wire tl2axi4_n_51;
  wire tl2axi4_n_52;
  wire tl2axi4_n_53;
  wire tl2axi4_n_54;
  wire tl2axi4_n_57;
  wire tl2axi4_n_59;
  wire tl2axi4_n_61;
  wire tl2axi4_n_64;
  wire tl2axi4_n_67;
  wire tl2axi4_n_70;
  wire tl2axi4_n_73;
  wire tl2axi4_n_76;
  wire tl2axi4_n_77;
  wire tl2axi4_n_79;
  wire tl2axi4_n_80;
  wire tl2axi4_n_81;
  wire tl2axi4_n_82;
  wire tl2axi4_n_83;
  wire tl2axi4_n_84;
  wire widget_1_n_3;
  wire widget_1_n_69;
  wire widget_1_n_73;
  wire widget_1_n_76;
  wire widget_1_n_77;
  wire widget_2_n_10;
  wire widget_2_n_2;
  wire widget_n_0;
  wire write;
  wire write_1;
  wire write_2;
  wire write_3;
  wire write_4;
  wire write_5;
  wire write_6;
  wire [3:3]xbar_1_auto_in_d_bits_source;
  wire xbar_1_auto_in_d_valid;
  wire xbar_1_auto_out_0_d_valid;
  wire xbar_1_n_10;
  wire xbar_1_n_11;
  wire xbar_1_n_2;
  wire xbar_1_n_7;
  wire xbar_1_n_9;
  wire [31:0]xbar_auto_in_a_bits_address;
  wire [63:0]xbar_auto_in_a_bits_data;
  wire [7:0]xbar_auto_in_a_bits_mask;
  wire [2:0]xbar_auto_in_a_bits_opcode;
  wire [2:0]xbar_auto_in_a_bits_size;
  wire [6:0]xbar_auto_in_a_bits_source;
  wire [2:0]xbar_auto_in_d_bits_opcode;
  wire [1:0]xbar_auto_in_d_bits_param;
  wire [2:0]xbar_auto_in_d_bits_size;
  wire [6:0]xbar_auto_in_d_bits_source;
  wire xbar_auto_in_d_ready;
  wire xbar_auto_out_0_d_bits_denied;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;
  wire [2:0]xbar_auto_out_0_d_bits_size;
  wire [6:0]xbar_auto_out_0_d_bits_source;
  wire xbar_auto_out_0_d_valid;
  wire xbar_auto_out_1_a_valid;
  wire xbar_n_15;
  wire xbar_n_16;
  wire xbar_n_2;
  wire xbar_n_20;
  wire xbar_n_21;
  wire xbar_n_22;
  wire xbar_n_23;
  wire xbar_n_24;
  wire xbar_n_25;
  wire xbar_n_26;
  wire xbar_n_27;
  wire xbar_n_28;
  wire xbar_n_29;
  wire xbar_n_3;
  wire xbar_n_30;
  wire xbar_n_31;
  wire xbar_n_32;
  wire xbar_n_4;
  wire xbar_n_5;
  wire xbar_n_6;
  wire xbar_n_8;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLAtomicAutomata atomics
       (.CO(_a_canLogical_T_39),
        .D(hints_auto_in_a_bits_data),
        .E(atomics_n_69),
        .Q(\QueueCompatibility/enq_ptr_value_reg ),
        .a_first(a_first),
        .\a_first_counter_reg[2] (atomics_n_380),
        .\a_first_counter_reg[2]_0 (fixer_1_n_122),
        .a_id(a_id),
        .a_isPut(a_isPut),
        .a_isSupported(a_isSupported),
        .atomics_auto_in_a_ready(atomics_auto_in_a_ready),
        .atomics_auto_in_d_bits_data({atomics_auto_in_d_bits_data[63:13],atomics_auto_in_d_bits_data[11:3],atomics_auto_in_d_bits_data[1:0]}),
        .atomics_auto_in_d_bits_opcode(atomics_auto_in_d_bits_opcode),
        .axi4index_1_auto_in_arvalid(axi4index_1_auto_in_arvalid),
        .axi4index_1_auto_in_awvalid(axi4index_1_auto_in_awvalid),
        .\b_delay_reg[0] (tl2axi4_n_77),
        .\b_delay_reg[0]_0 (tl2axi4_n_79),
        .\b_delay_reg[0]_1 (tl2axi4_n_80),
        .\b_delay_reg[0]_10 (tl2axi4_n_64),
        .\b_delay_reg[0]_11 (tl2axi4_n_67),
        .\b_delay_reg[0]_12 (tl2axi4_n_70),
        .\b_delay_reg[0]_13 (tl2axi4_n_73),
        .\b_delay_reg[0]_14 (tl2axi4_n_76),
        .\b_delay_reg[0]_15 (xbar_n_22),
        .\b_delay_reg[0]_16 (axi4yank_1_n_44),
        .\b_delay_reg[0]_17 (axi4yank_1_n_43),
        .\b_delay_reg[0]_2 (tl2axi4_n_81),
        .\b_delay_reg[0]_3 (tl2axi4_n_82),
        .\b_delay_reg[0]_4 (tl2axi4_n_83),
        .\b_delay_reg[0]_5 (tl2axi4_n_84),
        .\b_delay_reg[0]_6 (xbar_n_21),
        .\b_delay_reg[0]_7 (tl2axi4_n_57),
        .\b_delay_reg[0]_8 (tl2axi4_n_59),
        .\b_delay_reg[0]_9 (tl2axi4_n_61),
        .\beatsLeft_reg[1]_0 (atomics_n_123),
        .bypass(\mbypass/bypass ),
        .bypass_reg_rep(chiplink_n_152),
        .bypass_reg_rep_0(chiplink_n_93),
        .bypass_reg_rep_1(chiplink_n_27),
        .\cam_a_0_bits_opcode_reg[0]_0 (atomics_n_305),
        .\cam_a_0_bits_source_reg[0]_0 (xbar_n_26),
        .\cam_a_0_bits_source_reg[2]_0 (tl2axi4_n_199),
        .\cam_a_0_bits_source_reg[3]_0 (axi4yank_1_n_41),
        .\cam_a_0_bits_source_reg[6]_0 (xbar_n_25),
        .cam_a_0_fifoId(cam_a_0_fifoId),
        .cam_d_0_data(cam_d_0_data),
        .cam_d_0_denied(cam_d_0_denied),
        .cam_d_0_denied_reg_0(xbar_n_15),
        .\cdc_reg_reg[10] (\saved_size_reg[1] ),
        .\cdc_reg_reg[15] (chiplink_n_132),
        .\cdc_reg_reg[6] (chiplink_n_94),
        .\cdc_reg_reg[7] (sourceA_io_q_bits),
        .chiplink_auto_mbypass_out_a_bits_address(chiplink_auto_mbypass_out_a_bits_address[2:0]),
        .chiplink_auto_mbypass_out_a_bits_data({chiplink_auto_mbypass_out_a_bits_data[20:14],chiplink_auto_mbypass_out_a_bits_data[9:0]}),
        .chiplink_auto_mbypass_out_a_bits_param(chiplink_auto_mbypass_out_a_bits_param),
        .chiplink_auto_mbypass_out_a_bits_size(chiplink_auto_mbypass_out_a_bits_size),
        .chiplink_auto_mbypass_out_a_bits_source(chiplink_auto_mbypass_out_a_bits_source[2:1]),
        .clk(clk),
        .count_10(count_10),
        .count_1002_out(count_1002_out),
        .count_10_reg(atomics_n_211),
        .count_11(count_11),
        .count_1103_out(count_1103_out),
        .count_11_reg(atomics_n_210),
        .count_12(count_12),
        .count_1204_out(count_1204_out),
        .count_12_reg(atomics_n_212),
        .count_13(count_13),
        .count_1305_out(count_1305_out),
        .count_13_reg(atomics_n_209),
        .count_13_reg_0(tl2axi4_n_206),
        .count_14(count_14),
        .count_1406_out(count_1406_out),
        .count_14_reg(atomics_n_208),
        .count_15(count_15),
        .count_1507_out(count_1507_out),
        .count_15_reg(atomics_n_207),
        .count_16(count_16),
        .count_1608_out(count_1608_out),
        .count_16_reg(atomics_n_214),
        .count_17(count_17),
        .count_1709_out(count_1709_out),
        .count_18(count_18),
        .count_18010_out(count_18010_out),
        .count_19(count_19),
        .count_19011_out(count_19011_out),
        .\count_1_reg[0] (atomics_n_222),
        .\count_1_reg[0]_0 (atomics_n_223),
        .\count_1_reg[0]_1 (tl2axi4_n_207),
        .\count_1_reg[4] ({count_1[4],count_1[0]}),
        .count_20(count_20),
        .count_20012_out(count_20012_out),
        .count_21(count_21),
        .count_21013_out(count_21013_out),
        .count_22(count_22),
        .count_22014_out(count_22014_out),
        .count_23(count_23),
        .count_23015_out(count_23015_out),
        .\count_2_reg[0] (atomics_n_224),
        .\count_2_reg[0]_0 (count_2),
        .\count_3_reg[0] (atomics_n_225),
        .\count_3_reg[0]_0 (count_3),
        .\count_3_reg[4] (tl2axi4_n_197),
        .\count_4_reg[0] (atomics_n_226),
        .\count_4_reg[0]_0 (tl2axi4_n_209),
        .\count_4_reg[4] ({count_4[4],count_4[0]}),
        .\count_5_reg[0] (atomics_n_227),
        .\count_5_reg[0]_0 (tl2axi4_n_211),
        .\count_5_reg[4] ({count_5[4],count_5[0]}),
        .\count_6_reg[0] (atomics_n_228),
        .\count_6_reg[0]_0 (tl2axi4_n_210),
        .\count_6_reg[4] ({count_6[4],count_6[0]}),
        .\count_7_reg[0] (atomics_n_229),
        .\count_7_reg[0]_0 (tl2axi4_n_212),
        .\count_7_reg[4] ({count_7[4],count_7[0]}),
        .count_9(count_9),
        .count_901_out(count_901_out),
        .count_9_reg(atomics_n_63),
        .count_9_reg_0(atomics_n_65),
        .count_9_reg_1(atomics_n_67),
        .count_9_reg_10(atomics_n_391),
        .count_9_reg_11(atomics_n_392),
        .count_9_reg_2(atomics_n_72),
        .count_9_reg_3(atomics_n_74),
        .count_9_reg_4(atomics_n_76),
        .count_9_reg_5(atomics_n_213),
        .count_9_reg_6(atomics_n_387),
        .count_9_reg_7(atomics_n_388),
        .count_9_reg_8(atomics_n_389),
        .count_9_reg_9(atomics_n_390),
        .\counter_reg[1] (atomics_n_287),
        .\counter_reg[2] (_T),
        .\counter_reg[2]_0 (atomics_n_296),
        .d_ackd(d_ackd),
        .d_drop(d_drop),
        .d_first(d_first),
        .\d_first_counter_reg[0]_0 (xbar_n_23),
        .\d_first_counter_reg[1]_0 (xbar_n_24),
        .\d_first_counter_reg[2]_0 (atomics_n_2),
        .\d_first_counter_reg[2]_1 (atomics_n_3),
        .\d_first_counter_reg[2]_2 (atomics_n_4),
        .d_replace(d_replace),
        .deq_io_enq_valid(deq_io_enq_valid),
        .do_enq(\QueueCompatibility_20/do_enq ),
        .do_enq_0(\QueueCompatibility_19/do_enq ),
        .do_enq_1(\QueueCompatibility_18/do_enq ),
        .do_enq_2(\QueueCompatibility_16/do_enq ),
        .doneAW(doneAW),
        .\enq_ptr_value_reg[4] (atomics_n_64),
        .\enq_ptr_value_reg[4]_0 (atomics_n_66),
        .\enq_ptr_value_reg[4]_1 (atomics_n_68),
        .\enq_ptr_value_reg[4]_2 (atomics_n_70),
        .\enq_ptr_value_reg[4]_3 (atomics_n_196),
        .\enq_ptr_value_reg[4]_4 (atomics_n_197),
        .\enq_ptr_value_reg[4]_5 (\QueueCompatibility_2/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_6 (\QueueCompatibility_3/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_7 (\QueueCompatibility_19/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_8 (\QueueCompatibility_18/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_9 (\QueueCompatibility_16/enq_ptr_value_reg ),
        .fixer_1_auto_in_a_bits_address(fixer_1_auto_in_a_bits_address),
        .fixer_1_auto_in_a_bits_opcode(fixer_1_auto_in_a_bits_opcode),
        .fixer_1_auto_in_a_bits_param(fixer_1_auto_in_a_bits_param),
        .fixer_1_auto_in_a_bits_source(fixer_1_auto_in_a_bits_source),
        .full(\repeated_repeater/full_4 ),
        .full_reg(atomics_n_382),
        .full_reg_0(chiplink_n_154),
        .full_reg_1(chiplink_n_279),
        .full_reg_2(tl2axi4_n_241),
        .full_reg_3(chiplink_n_62),
        .full_reg_4(a_repeater_io_full),
        .hints_auto_in_a_bits_mask(hints_auto_in_a_bits_mask),
        .indexes_lo_15(indexes_lo_15),
        .indexes_lo_23(indexes_lo_23),
        .indexes_lo_31(indexes_lo_31),
        .indexes_lo_39(indexes_lo_39),
        .indexes_lo_47(indexes_lo_47),
        .indexes_lo_55(indexes_lo_55),
        .indexes_lo_7(indexes_lo_7),
        .io_axi4_0_araddr({io_axi4_0_araddr[29:3],io_axi4_0_araddr[1:0]}),
        .io_axi4_0_arlen({io_axi4_0_arlen[3],io_axi4_0_arlen[1]}),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arvalid(io_axi4_0_arvalid),
        .\io_axi4_0_awid[0] (\io_axi4_0_awid[0] ),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_awvalid(io_axi4_0_awvalid),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wvalid(io_axi4_0_wvalid),
        .io_enq_bits_extra_id(axi4index_1_auto_in_awid),
        .io_enq_bits_tl_state_source({axi4index_1_auto_in_awecho_tl_state_source[5:4],axi4index_1_auto_in_awecho_tl_state_source[0]}),
        .latch(latch),
        .maybe_full(maybe_full_2),
        .maybe_full_4(maybe_full_1),
        .maybe_full_reg(atomics_n_218),
        .maybe_full_reg_0(atomics_n_220),
        .maybe_full_reg_1(tl2axi4_n_32),
        .maybe_full_reg_10(axi4yank_1_n_45),
        .maybe_full_reg_11(tl2axi4_n_20),
        .maybe_full_reg_12(tl2axi4_n_198),
        .maybe_full_reg_13(axi4yank_1_n_32),
        .maybe_full_reg_14(axi4yank_1_n_31),
        .maybe_full_reg_2(axi4yank_1_n_26),
        .maybe_full_reg_3(tl2axi4_n_34),
        .maybe_full_reg_4(axi4yank_1_n_28),
        .maybe_full_reg_5(axi4yank_1_n_49),
        .maybe_full_reg_6(axi4yank_1_n_50),
        .maybe_full_reg_7(axi4yank_1_n_52),
        .maybe_full_reg_8(axi4yank_1_n_48),
        .maybe_full_reg_9(axi4yank_1_n_46),
        .mbypass_auto_in_1_a_bits_data(mbypass_auto_in_1_a_bits_data),
        .muxStateEarly_0(muxStateEarly_0),
        .muxStateEarly_0_3(muxStateEarly_0_5),
        .muxStateEarly_1(muxStateEarly_1),
        .out_arw_valid(out_arw_valid),
        .p_0_in5_in(p_0_in5_in),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .p_31_in(p_31_in),
        .\q_last_count_reg[4] (atomics_n_381),
        .queue_arw_deq_io_deq_ready(queue_arw_deq_io_deq_ready),
        .\r_2_reg[1] (\sourceA/r_2 ),
        .\ram_addr_reg[29] ({ram_addr[29:3],ram_addr[1:0]}),
        .\ram_data_reg[0] (indexes_0),
        .\ram_data_reg[10] (indexes_10),
        .\ram_data_reg[11] (indexes_11),
        .\ram_data_reg[12] (indexes_12),
        .\ram_data_reg[13] (indexes_13),
        .\ram_data_reg[14] (indexes_14),
        .\ram_data_reg[16] (indexes_16),
        .\ram_data_reg[17] (indexes_17),
        .\ram_data_reg[18] (indexes_18),
        .\ram_data_reg[19] (indexes_19),
        .\ram_data_reg[1] (indexes_1),
        .\ram_data_reg[20] (indexes_20),
        .\ram_data_reg[21] (indexes_21),
        .\ram_data_reg[22] (indexes_22),
        .\ram_data_reg[24] (indexes_24),
        .\ram_data_reg[25] (indexes_25),
        .\ram_data_reg[26] (indexes_26),
        .\ram_data_reg[27] (indexes_27),
        .\ram_data_reg[28] (indexes_28),
        .\ram_data_reg[29] (indexes_29),
        .\ram_data_reg[2] (indexes_2),
        .\ram_data_reg[30] (indexes_30),
        .\ram_data_reg[3] (indexes_3),
        .\ram_data_reg[4] (indexes_4),
        .\ram_data_reg[5] (indexes_5),
        .\ram_data_reg[63] (xbar_auto_in_a_bits_data),
        .\ram_data_reg[6] (indexes_6),
        .\ram_data_reg[8] (indexes_8),
        .\ram_data_reg[9] (indexes_9),
        .\ram_echo_tl_state_source_reg[5] ({tl2axi4_n_244,tl2axi4_n_245,tl2axi4_n_246}),
        .\ram_extra_id_reg[0] (atomics_n_216),
        .\ram_id_reg[0] (atomics_n_122),
        .\ram_id_reg[1] (atomics_n_303),
        .\ram_id_reg[1]_0 (\io_axi4_0_awid[1] ),
        .\ram_id_reg[2] (\io_axi4_0_awid[2] ),
        .\ram_id_reg[3] (atomics_n_116),
        .\ram_id_reg[3]_0 (atomics_n_217),
        .\ram_id_reg[3]_1 (\io_axi4_0_awid[3] ),
        .\ram_id_reg[4] ({tl2axi4_n_242,tl2axi4_n_243}),
        .\ram_len_reg[3] (_out_arw_bits_len_T_3),
        .\ram_len_reg[3]_0 ({ram_len[3],ram_len[1]}),
        .\ram_size_reg[1] (queue_arw_deq_io_enq_bits_size),
        .\ram_source_reg[1] (err_n_138),
        .\ram_source_reg[2] (err_n_137),
        .\ram_source_reg[5] ({err_auto_in_a_bits_source[5:4],err_auto_in_a_bits_source[0]}),
        .\ram_strb_reg[7] (xbar_auto_in_a_bits_mask),
        .ram_wen(\queue_arw_deq/ram_wen ),
        .repeat_count_reg(widget_2_n_10),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .saved_address(saved_address[2:0]),
        .\saved_data_reg[32] (indexes_32),
        .\saved_data_reg[33] (indexes_33),
        .\saved_data_reg[34] (indexes_34),
        .\saved_data_reg[35] (indexes_35),
        .\saved_data_reg[36] (indexes_36),
        .\saved_data_reg[37] (indexes_37),
        .\saved_data_reg[38] (indexes_38),
        .\saved_data_reg[40] (indexes_40),
        .\saved_data_reg[41] (indexes_41),
        .\saved_data_reg[42] (indexes_42),
        .\saved_data_reg[43] (indexes_43),
        .\saved_data_reg[44] (indexes_44),
        .\saved_data_reg[45] (indexes_45),
        .\saved_data_reg[46] (indexes_46),
        .\saved_data_reg[48] (indexes_48),
        .\saved_data_reg[49] (indexes_49),
        .\saved_data_reg[50] (indexes_50),
        .\saved_data_reg[51] (indexes_51),
        .\saved_data_reg[52] (indexes_52),
        .\saved_data_reg[53] (indexes_53),
        .\saved_data_reg[54] (indexes_54),
        .\saved_data_reg[56] (indexes_56),
        .\saved_data_reg[57] (indexes_57),
        .\saved_data_reg[58] (indexes_58),
        .\saved_data_reg[59] (indexes_59),
        .\saved_data_reg[60] (indexes_60),
        .\saved_data_reg[61] (indexes_61),
        .\saved_data_reg[62] (indexes_62),
        .\saved_data_reg[63] (indexes_63),
        .\saved_opcode_reg[2] (atomics_n_81),
        .saved_size(\a_repeater/saved_size [0]),
        .\saved_size_reg[0] (hints_n_12),
        .\saved_size_reg[1] (\saved_size_reg[1]_0 ),
        .\saved_size_reg[1]_0 (\saved_size_reg[1]_1 ),
        .\saved_size_reg[2] ({\cam_a_0_bits_size_reg[2] ,fixer_1_auto_in_a_bits_size}),
        .saved_source({\a_repeater/saved_source [5],\a_repeater/saved_source [2:1]}),
        .\saved_source_reg[0] (\repeated_repeater/_GEN_00 ),
        .\saved_source_reg[0]_0 (atomics_n_270),
        .\saved_source_reg[5] ({\repeated_repeater/saved_source [5:4],\repeated_repeater/saved_source [0]}),
        .\saved_source_reg[6] ({cam_a_0_bits_source[6:3],cam_a_0_bits_source[0]}),
        .\stalls_id_3_reg[1] (atomics_n_78),
        .state(\sourceA/state ),
        .state_0_reg_0(xbar_n_3),
        .state_1_reg_0(tl2axi4_n_200),
        .state_1_reg_1(xbar_n_16),
        .\state_reg[0] (chiplink_n_72),
        .write(write),
        .write_1(write_1),
        .write_1_reg(atomics_n_237),
        .write_1_reg_0(tl2axi4_n_196),
        .write_2(write_2),
        .write_2_reg(atomics_n_236),
        .write_3(write_3),
        .write_3_reg(atomics_n_235),
        .write_4(write_4),
        .write_4_reg(atomics_n_234),
        .write_5(write_5),
        .write_5_reg(atomics_n_233),
        .write_6(write_6),
        .write_6_reg(atomics_n_232),
        .write_reg(atomics_n_238),
        .xbar_auto_in_a_bits_address(xbar_auto_in_a_bits_address),
        .xbar_auto_in_a_bits_opcode(xbar_auto_in_a_bits_opcode[2]),
        .xbar_auto_in_a_bits_size(xbar_auto_in_a_bits_size),
        .xbar_auto_in_a_bits_source(xbar_auto_in_a_bits_source),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode),
        .xbar_auto_in_d_bits_source({xbar_auto_in_d_bits_source[5:4],xbar_auto_in_d_bits_source[0]}),
        .xbar_auto_out_1_a_valid(xbar_auto_out_1_a_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AXI4ToTL axi42tl
       (.axi4yank_auto_in_becho_real_last(axi4yank_auto_in_becho_real_last),
        .\cdc_reg_reg[3] (chiplink_n_87),
        .clk(clk),
        .count_reg(axi42tl_n_0),
        .count_reg_0(axi42tl_n_2),
        .count_reg_1(chiplink_n_86),
        .count_reg_2(widget_n_0),
        .deq_ptr_value(\QueueCompatibility_2/deq_ptr_value ),
        .deq_ptr_value_0(\QueueCompatibility_3/deq_ptr_value ),
        .\deq_ptr_value_reg[0] (axi42tl_n_4),
        .\deq_ptr_value_reg[0]_0 (axi42tl_n_6),
        .\deq_ptr_value_reg[1] (axi42tl_n_3),
        .\deq_ptr_value_reg[1]_0 (axi42tl_n_5),
        .\deq_ptr_value_reg[1]_1 (axi42tl_n_7),
        .maybe_full(maybe_full),
        .maybe_full_reg(chiplink_n_147),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .state_0_reg(chiplink_n_148),
        .xbar_1_auto_in_d_bits_source(xbar_1_auto_in_d_bits_source),
        .xbar_1_auto_in_d_valid(xbar_1_auto_in_d_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AXI4UserYanker axi4yank
       (.axi4yank_auto_in_becho_real_last(axi4yank_auto_in_becho_real_last),
        .clk(clk),
        .deq_ptr_value(\QueueCompatibility_2/deq_ptr_value ),
        .deq_ptr_value_0(\QueueCompatibility_3/deq_ptr_value ),
        .\deq_ptr_value_reg[1] (axi42tl_n_5),
        .\deq_ptr_value_reg[1]_0 (axi42tl_n_4),
        .\deq_ptr_value_reg[1]_1 (axi42tl_n_7),
        .\deq_ptr_value_reg[1]_2 (axi42tl_n_6),
        .\ram_id_reg[0] (axi42tl_n_3),
        .resetn(chiplink_n_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AXI4UserYanker_1 axi4yank_1
       (.DIA(axi4index_1_auto_in_awecho_tl_state_size),
        .DIB(io_axi4_0_arlen[0]),
        .E(atomics_n_64),
        .Q(\QueueCompatibility/enq_ptr_value_reg ),
        .QueueCompatibility_21_io_enq_ready(QueueCompatibility_21_io_enq_ready),
        .QueueCompatibility_5_io_enq_ready(QueueCompatibility_5_io_enq_ready),
        .\b_delay_reg[0] (tl2axi4_n_237),
        .\b_delay_reg[0]_0 (tl2axi4_n_238),
        .\cam_a_0_bits_source_reg[3] (cam_a_0_bits_source[3]),
        .\cam_d_0_data_reg[63] (axi4yank_1_n_41),
        .clk(clk),
        .d_sel_shiftAmount(d_sel_shiftAmount),
        .\deq_ptr_value_reg[4] (tl2axi4_n_30),
        .\deq_ptr_value_reg[4]_0 (\QueueCompatibility_21/do_enq ),
        .do_enq(\QueueCompatibility_20/do_enq ),
        .do_enq_0(\QueueCompatibility_16/do_enq ),
        .do_enq_1(\QueueCompatibility_17/do_enq ),
        .do_enq_2(\QueueCompatibility_18/do_enq ),
        .do_enq_3(\QueueCompatibility_19/do_enq ),
        .\enq_ptr_value_reg[0] (axi4yank_1_n_45),
        .\enq_ptr_value_reg[0]_0 (axi4yank_1_n_46),
        .\enq_ptr_value_reg[0]_1 (axi4yank_1_n_47),
        .\enq_ptr_value_reg[0]_2 (axi4yank_1_n_48),
        .\enq_ptr_value_reg[4] (\QueueCompatibility_1/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_0 (\QueueCompatibility_2/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_1 (\QueueCompatibility_3/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_10 (axi4yank_1_n_52),
        .\enq_ptr_value_reg[4]_11 (atomics_n_63),
        .\enq_ptr_value_reg[4]_12 (atomics_n_387),
        .\enq_ptr_value_reg[4]_13 (tl2axi4_n_28),
        .\enq_ptr_value_reg[4]_14 (tl2axi4_n_217),
        .\enq_ptr_value_reg[4]_15 (atomics_n_65),
        .\enq_ptr_value_reg[4]_16 (atomics_n_388),
        .\enq_ptr_value_reg[4]_17 (atomics_n_67),
        .\enq_ptr_value_reg[4]_18 (atomics_n_389),
        .\enq_ptr_value_reg[4]_19 (atomics_n_76),
        .\enq_ptr_value_reg[4]_2 (\QueueCompatibility_16/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_20 (atomics_n_390),
        .\enq_ptr_value_reg[4]_21 (tl2axi4_n_35),
        .\enq_ptr_value_reg[4]_22 (tl2axi4_n_218),
        .\enq_ptr_value_reg[4]_23 (atomics_n_74),
        .\enq_ptr_value_reg[4]_24 (atomics_n_391),
        .\enq_ptr_value_reg[4]_25 (atomics_n_72),
        .\enq_ptr_value_reg[4]_26 (atomics_n_392),
        .\enq_ptr_value_reg[4]_3 (\QueueCompatibility_17/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_4 (\QueueCompatibility_18/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_5 (\QueueCompatibility_19/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_6 (axi4yank_1_n_28),
        .\enq_ptr_value_reg[4]_7 (axi4yank_1_n_49),
        .\enq_ptr_value_reg[4]_8 (axi4yank_1_n_50),
        .\enq_ptr_value_reg[4]_9 (axi4yank_1_n_51),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_enq_bits_extra_id(axi4index_1_auto_in_awid),
        .io_enq_bits_tl_state_source(axi4index_1_auto_in_awecho_tl_state_source),
        .maybe_full(maybe_full_0),
        .maybe_full_reg(axi4yank_1_n_10),
        .maybe_full_reg_0(axi4yank_1_n_11),
        .maybe_full_reg_1(axi4yank_1_n_12),
        .maybe_full_reg_10(axi4yank_1_n_22),
        .maybe_full_reg_11(axi4yank_1_n_23),
        .maybe_full_reg_12(axi4yank_1_n_24),
        .maybe_full_reg_13(axi4yank_1_n_25),
        .maybe_full_reg_14(axi4yank_1_n_26),
        .maybe_full_reg_15(tl2axi4_n_29),
        .maybe_full_reg_16(atomics_n_66),
        .maybe_full_reg_17(atomics_n_68),
        .maybe_full_reg_18(atomics_n_69),
        .maybe_full_reg_19(\QueueCompatibility_31/do_enq ),
        .maybe_full_reg_2(axi4yank_1_n_14),
        .maybe_full_reg_20(\QueueCompatibility_30/do_enq ),
        .maybe_full_reg_21(\QueueCompatibility_29/do_enq ),
        .maybe_full_reg_22(\QueueCompatibility_28/do_enq ),
        .maybe_full_reg_23(\QueueCompatibility_27/do_enq ),
        .maybe_full_reg_24(\QueueCompatibility_26/do_enq ),
        .maybe_full_reg_25(\QueueCompatibility_25/do_enq ),
        .maybe_full_reg_26(\QueueCompatibility_24/do_enq ),
        .maybe_full_reg_27(\QueueCompatibility_23/do_enq ),
        .maybe_full_reg_28(\QueueCompatibility_15/do_enq ),
        .maybe_full_reg_29(\QueueCompatibility_14/do_enq ),
        .maybe_full_reg_3(axi4yank_1_n_15),
        .maybe_full_reg_30(\QueueCompatibility_13/do_enq ),
        .maybe_full_reg_31(\QueueCompatibility_12/do_enq ),
        .maybe_full_reg_32(\QueueCompatibility_11/do_enq ),
        .maybe_full_reg_33(\QueueCompatibility_10/do_enq ),
        .maybe_full_reg_34(\QueueCompatibility_9/do_enq ),
        .maybe_full_reg_35(\QueueCompatibility_8/do_enq ),
        .maybe_full_reg_36(\QueueCompatibility_7/do_enq ),
        .maybe_full_reg_37(tl2axi4_n_43),
        .maybe_full_reg_38(tl2axi4_n_240),
        .maybe_full_reg_39(tl2axi4_n_42),
        .maybe_full_reg_4(axi4yank_1_n_16),
        .maybe_full_reg_40(tl2axi4_n_41),
        .maybe_full_reg_41(tl2axi4_n_40),
        .maybe_full_reg_42(tl2axi4_n_239),
        .maybe_full_reg_43(tl2axi4_n_39),
        .maybe_full_reg_44(tl2axi4_n_38),
        .maybe_full_reg_45(tl2axi4_n_37),
        .maybe_full_reg_46(tl2axi4_n_54),
        .maybe_full_reg_47(tl2axi4_n_53),
        .maybe_full_reg_48(tl2axi4_n_52),
        .maybe_full_reg_49(tl2axi4_n_51),
        .maybe_full_reg_5(axi4yank_1_n_17),
        .maybe_full_reg_50(tl2axi4_n_50),
        .maybe_full_reg_51(tl2axi4_n_49),
        .maybe_full_reg_52(tl2axi4_n_48),
        .maybe_full_reg_53(tl2axi4_n_47),
        .maybe_full_reg_54(tl2axi4_n_46),
        .maybe_full_reg_55(tl2axi4_n_32),
        .maybe_full_reg_56(tl2axi4_n_34),
        .maybe_full_reg_6(axi4yank_1_n_18),
        .maybe_full_reg_7(axi4yank_1_n_19),
        .maybe_full_reg_8(axi4yank_1_n_20),
        .maybe_full_reg_9(axi4yank_1_n_21),
        .muxStateEarly_0(muxStateEarly_0_5),
        .queue_arw_deq_io_deq_bits_wen(queue_arw_deq_io_deq_bits_wen),
        .queue_arw_deq_io_deq_ready(queue_arw_deq_io_deq_ready),
        .\ram_extra_id_reg[0] (axi4yank_1_n_9),
        .\ram_extra_id_reg[0]_0 (axi4yank_1_n_13),
        .\ram_id_reg[0] (atomics_n_197),
        .\ram_id_reg[0]_0 (atomics_n_70),
        .\ram_id_reg[0]_1 (\io_axi4_0_awid[0] ),
        .\ram_id_reg[1] (tl2axi4_n_31),
        .\ram_id_reg[1]_0 (\io_axi4_0_awid[1] ),
        .\ram_id_reg[2] (\io_axi4_0_awid[2] ),
        .\ram_id_reg[3] (\io_axi4_0_awid[3] ),
        .\ram_source_reg[3] (err_n_136),
        .\ram_wen_reg[0] (axi4yank_1_n_31),
        .\ram_wen_reg[0]_0 (axi4yank_1_n_32),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .\saved_source_reg[0] (axi4yank_1_n_44),
        .\saved_source_reg[1] (axi4yank_1_n_43),
        .\saved_source_reg[2] (axi4yank_1_n_42),
        .xbar_auto_out_0_d_bits_opcode(xbar_auto_out_0_d_bits_opcode),
        .xbar_auto_out_0_d_bits_size(xbar_auto_out_0_d_bits_size),
        .xbar_auto_out_0_d_bits_source({xbar_auto_out_0_d_bits_source[6:4],xbar_auto_out_0_d_bits_source[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChipLink chiplink
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(_a_canLogical_T_39),
        .D(chiplink_auto_mbypass_out_d_bits_data),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .O618(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .O623(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .O628(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .O633(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .Q(Q),
        .S(hints_n_174),
        ._GEN_00(\a_repeater/_GEN_00 ),
        ._GEN_4(_GEN_4),
        ._GEN_6(_GEN_6),
        ._a_repeater_io_repeat_T(_a_repeater_io_repeat_T),
        .\a_first_counter_reg[2] (chiplink_n_275),
        .a_id(a_id),
        .a_isSupported(a_isSupported),
        .a_repeater_io_repeat_counter(a_repeater_io_repeat_counter),
        .\a_repeater_io_repeat_counter_reg[0] (chiplink_n_289),
        .\a_repeater_io_repeat_counter_reg[1] (chiplink_n_293),
        .\a_repeater_io_repeat_counter_reg[2] (hints_n_173),
        .atomics_auto_in_d_bits_data({atomics_auto_in_d_bits_data[31:13],atomics_auto_in_d_bits_data[11:3],atomics_auto_in_d_bits_data[1:0]}),
        .auto_in_c_bits_opcode(err_auto_in_c_bits_opcode),
        .\beatsLeft_reg[0] (chiplink_n_245),
        .\beatsLeft_reg[0]_0 (chiplink_n_246),
        .\beatsLeft_reg[1] (chiplink_n_62),
        .\beatsLeft_reg[1]_0 (xbar_1_n_2),
        .\beatsLeft_reg[1]_1 (xbar_1_n_9),
        .\beatsLeft_reg[1]_2 (xbar_1_n_7),
        .\beatsLeft_reg[2] (chiplink_n_84),
        .\beatsLeft_reg[2]_0 ({chiplink_n_243,chiplink_n_244}),
        .\beatsLeft_reg[2]_1 (xbar_1_n_10),
        .\beatsLeft_reg[3] (chiplink_n_247),
        .\beatsLeft_reg[3]_0 (beatsLeft),
        .\bundleOut_0_a_bits_data_rdata_0_reg[0] (chiplink_n_79),
        .\bundleOut_0_a_bits_data_rdata_0_reg[21] (chiplink_n_90),
        .bundleOut_0_a_bits_data_rdata_written_once(bundleOut_0_a_bits_data_rdata_written_once),
        .\bundleOut_0_a_bits_mask_rdata_0_reg[3] (bundleOut_0_a_bits_mask_rdata_0),
        .bundleOut_0_a_bits_mask_rdata_written_once(bundleOut_0_a_bits_mask_rdata_written_once),
        .bundleOut_0_a_bits_mask_rdata_written_once_reg(widget_1_n_73),
        .bypass(\mbypass/bypass ),
        .bypass_reg_rep(fixer_1_n_125),
        .bypass_reg_rep_0(tl2axi4_n_216),
        .\cam_a_0_bits_address_reg[29] ({chiplink_auto_mbypass_out_a_bits_address[29],chiplink_auto_mbypass_out_a_bits_address[2:0]}),
        .\cam_a_0_bits_data_reg[63] (chiplink_n_27),
        .\cam_a_0_bits_data_reg[63]_0 (chiplink_n_152),
        .\cam_a_0_bits_mask_reg[2] (chiplink_auto_mbypass_out_a_bits_opcode),
        .\cam_a_0_bits_mask_reg[7] (chiplink_n_154),
        .\cam_a_0_bits_size_reg[2] ({\cam_a_0_bits_size_reg[2] ,fixer_1_auto_in_a_bits_size}),
        .\cam_a_0_bits_source_reg[0] (_helpPP_T_24),
        .\cam_a_0_bits_source_reg[0]_0 (_helpPP_T_4),
        .cam_a_0_fifoId(cam_a_0_fifoId),
        .\cam_a_0_lut_reg[2] (chiplink_n_94),
        .\cam_s_0_state_reg[0] (atomics_n_123),
        .\cam_s_0_state_reg[0]_0 (atomics_n_305),
        .\cam_s_0_state_reg[0]_1 (atomics_n_380),
        .\cam_s_0_state_reg[0]_2 (atomics_n_78),
        .chiplink_auto_mbypass_out_a_bits_data({chiplink_auto_mbypass_out_a_bits_data[20:14],chiplink_auto_mbypass_out_a_bits_data[9:0]}),
        .chiplink_auto_mbypass_out_a_bits_mask(chiplink_auto_mbypass_out_a_bits_mask),
        .chiplink_auto_mbypass_out_a_bits_param(chiplink_auto_mbypass_out_a_bits_param),
        .chiplink_auto_mbypass_out_d_bits_denied(chiplink_auto_mbypass_out_d_bits_denied),
        .chiplink_auto_mbypass_out_d_bits_size(chiplink_auto_mbypass_out_d_bits_size),
        .chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_data(chiplink_rx_data),
        .chiplink_rx_rst(chiplink_rx_rst),
        .chiplink_rx_send(chiplink_rx_send),
        .chiplink_tx_data(chiplink_tx_data),
        .chiplink_tx_rst(chiplink_tx_rst),
        .chiplink_tx_send(chiplink_tx_send),
        .clk(clk),
        .count_1(count_1_3),
        .count_1_reg(chiplink_n_242),
        .count_reg(chiplink_n_209),
        .count_reg_0(widget_n_0),
        .count_reg_1(widget_1_n_3),
        .\counter_3_reg[0] (chiplink_n_85),
        .\counter_3_reg[0]_0 (chiplink_n_312),
        .\counter_3_reg[2] (chiplink_n_251),
        .\counter_3_reg[3] (\mbypass/counter_3_reg ),
        .\counter_3_reg[3]_0 (\mbypass/p_0_in__0 ),
        .d_drop(d_drop),
        .d_io_deq_bits_denied(\sinkD/d_io_deq_bits_denied ),
        .divertprobes_reg(chiplink_n_72),
        .\elts_1_beats_reg[0] (chiplink_n_409),
        .\enq_ptr_reg[0] (\enq_ptr_reg[0] ),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0]_0 ),
        .\enq_ptr_reg[0]_1 (\enq_ptr_reg[0]_1 ),
        .\enq_ptr_reg[0]_2 (\enq_ptr_reg[0]_2 ),
        .fixer_1_auto_in_a_bits_address({fixer_1_auto_in_a_bits_address[31:30],fixer_1_auto_in_a_bits_address[28:3],fixer_1_auto_in_a_bits_address[1:0]}),
        .fixer_1_auto_in_a_bits_opcode(fixer_1_auto_in_a_bits_opcode),
        .fixer_1_auto_in_a_bits_param(fixer_1_auto_in_a_bits_param),
        .fixer_1_auto_in_a_bits_source({fixer_1_auto_in_a_bits_source[6:4],fixer_1_auto_in_a_bits_source[0]}),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .flight_100_reg(chiplink_n_283),
        .flight_37_reg(fixer_1_n_119),
        .flight_69_reg(fixer_1_n_116),
        .flight_97_reg(chiplink_n_280),
        .flight_98_reg(chiplink_n_281),
        .flight_99_reg(chiplink_n_282),
        .full(\repeated_repeater/full ),
        .full_1(\repeated_repeater_1/full ),
        .full_reg(chiplink_n_151),
        .full_reg_0(chiplink_n_279),
        .full_reg_1(chiplink_n_305),
        .full_reg_2(a_repeater_io_full),
        .full_reg_3(widget_2_n_2),
        .hints_auto_in_a_bits_mask(hints_auto_in_a_bits_mask),
        .hints_auto_in_c_valid(hints_auto_in_c_valid),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (\hqd/fq/ram/ram_ext/ram_reg_1 ),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .idle_reg(chiplink_n_88),
        .io_deq_bits(sourceA_io_q_bits),
        .latch(latch),
        .maybe_full(\sinkD/maybe_full ),
        .maybe_full_0(maybe_full),
        .maybe_full_reg(chiplink_n_86),
        .maybe_full_reg_0(chiplink_n_87),
        .maybe_full_reg_1(chiplink_n_147),
        .maybe_full_reg_2(chiplink_n_148),
        .maybe_full_reg_3(axi42tl_n_0),
        .maybe_full_reg_4(err_n_1),
        .mbypass_auto_in_1_a_bits_address(mbypass_auto_in_1_a_bits_address),
        .mbypass_auto_in_1_a_bits_data(mbypass_auto_in_1_a_bits_data),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source),
        .mbypass_auto_in_1_c_bits_param(mbypass_auto_in_1_c_bits_param),
        .mbypass_auto_in_1_c_bits_source(mbypass_auto_in_1_c_bits_source),
        .muxStateEarly_0(muxStateEarly_0_7),
        .muxStateEarly_1(muxStateEarly_1),
        .out(\hqa/fq/ram/ram_ext/ram_reg ),
        .p_0_in5_in(p_0_in5_in),
        .p_231_in(p_231_in),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .\r_2_reg[1] (\sourceA/r_2 ),
        .ram_R0_data(ram_R0_data),
        .ram_R0_data_0(ram_R0_data_0),
        .ram_denied(\sinkD/d/ram_denied ),
        .\ram_param_reg[1] (err_auto_in_c_bits_param),
        .\ram_size_reg[2] (err_auto_in_c_bits_size),
        .\ram_source_reg[3] (err_auto_in_c_bits_source),
        .repeat_bundleIn_0_d_bits_data_mux_0({repeat_bundleIn_0_d_bits_data_mux_0[63:45],repeat_bundleIn_0_d_bits_data_mux_0[43:35],repeat_bundleIn_0_d_bits_data_mux_0[33:32]}),
        .repeat_count_1(repeat_count_1),
        .repeat_count_1_reg(chiplink_n_306),
        .repeat_count_reg(chiplink_n_80),
        .repeat_count_reg_0(widget_1_n_69),
        .repeat_index(repeat_index),
        .repeat_sel_sel_sources_0(repeat_sel_sel_sources_0),
        .repeat_sel_sel_sources_0_reg(chiplink_n_241),
        .repeat_sel_sel_sources_1(repeat_sel_sel_sources_1),
        .repeat_sel_sel_sources_10(repeat_sel_sel_sources_10),
        .repeat_sel_sel_sources_10_reg(chiplink_n_236),
        .repeat_sel_sel_sources_11(repeat_sel_sel_sources_11),
        .repeat_sel_sel_sources_11_reg(chiplink_n_182),
        .repeat_sel_sel_sources_12(repeat_sel_sel_sources_12),
        .repeat_sel_sel_sources_12_reg(chiplink_n_235),
        .repeat_sel_sel_sources_13(repeat_sel_sel_sources_13),
        .repeat_sel_sel_sources_13_reg(chiplink_n_183),
        .repeat_sel_sel_sources_14(repeat_sel_sel_sources_14),
        .repeat_sel_sel_sources_14_reg(chiplink_n_234),
        .repeat_sel_sel_sources_15(repeat_sel_sel_sources_15),
        .repeat_sel_sel_sources_15_reg(chiplink_n_184),
        .repeat_sel_sel_sources_16(repeat_sel_sel_sources_16),
        .repeat_sel_sel_sources_16_reg(chiplink_n_233),
        .repeat_sel_sel_sources_17(repeat_sel_sel_sources_17),
        .repeat_sel_sel_sources_17_reg(chiplink_n_185),
        .repeat_sel_sel_sources_18(repeat_sel_sel_sources_18),
        .repeat_sel_sel_sources_18_reg(chiplink_n_232),
        .repeat_sel_sel_sources_19(repeat_sel_sel_sources_19),
        .repeat_sel_sel_sources_19_reg(chiplink_n_186),
        .repeat_sel_sel_sources_1_reg(chiplink_n_177),
        .repeat_sel_sel_sources_2(repeat_sel_sel_sources_2),
        .repeat_sel_sel_sources_20(repeat_sel_sel_sources_20),
        .repeat_sel_sel_sources_20_reg(chiplink_n_231),
        .repeat_sel_sel_sources_21(repeat_sel_sel_sources_21),
        .repeat_sel_sel_sources_21_reg(chiplink_n_187),
        .repeat_sel_sel_sources_22(repeat_sel_sel_sources_22),
        .repeat_sel_sel_sources_22_reg(chiplink_n_230),
        .repeat_sel_sel_sources_23(repeat_sel_sel_sources_23),
        .repeat_sel_sel_sources_23_reg(chiplink_n_188),
        .repeat_sel_sel_sources_24(repeat_sel_sel_sources_24),
        .repeat_sel_sel_sources_24_reg(chiplink_n_229),
        .repeat_sel_sel_sources_25(repeat_sel_sel_sources_25),
        .repeat_sel_sel_sources_25_reg(chiplink_n_189),
        .repeat_sel_sel_sources_26(repeat_sel_sel_sources_26),
        .repeat_sel_sel_sources_26_reg(chiplink_n_228),
        .repeat_sel_sel_sources_27(repeat_sel_sel_sources_27),
        .repeat_sel_sel_sources_27_reg(chiplink_n_190),
        .repeat_sel_sel_sources_28(repeat_sel_sel_sources_28),
        .repeat_sel_sel_sources_28_reg(chiplink_n_227),
        .repeat_sel_sel_sources_29(repeat_sel_sel_sources_29),
        .repeat_sel_sel_sources_29_reg(chiplink_n_191),
        .repeat_sel_sel_sources_2_reg(chiplink_n_240),
        .repeat_sel_sel_sources_3(repeat_sel_sel_sources_3),
        .repeat_sel_sel_sources_30(repeat_sel_sel_sources_30),
        .repeat_sel_sel_sources_30_reg(chiplink_n_226),
        .repeat_sel_sel_sources_31(repeat_sel_sel_sources_31),
        .repeat_sel_sel_sources_31_reg(chiplink_auto_mbypass_out_a_bits_source),
        .repeat_sel_sel_sources_31_reg_0(chiplink_n_132),
        .repeat_sel_sel_sources_31_reg_1(chiplink_n_192),
        .repeat_sel_sel_sources_32(repeat_sel_sel_sources_32),
        .repeat_sel_sel_sources_32_reg(chiplink_n_225),
        .repeat_sel_sel_sources_33(repeat_sel_sel_sources_33),
        .repeat_sel_sel_sources_33_reg(chiplink_n_193),
        .repeat_sel_sel_sources_34(repeat_sel_sel_sources_34),
        .repeat_sel_sel_sources_34_reg(chiplink_n_224),
        .repeat_sel_sel_sources_35(repeat_sel_sel_sources_35),
        .repeat_sel_sel_sources_35_reg(chiplink_n_194),
        .repeat_sel_sel_sources_36(repeat_sel_sel_sources_36),
        .repeat_sel_sel_sources_36_reg(chiplink_n_223),
        .repeat_sel_sel_sources_37(repeat_sel_sel_sources_37),
        .repeat_sel_sel_sources_37_reg(chiplink_n_195),
        .repeat_sel_sel_sources_38(repeat_sel_sel_sources_38),
        .repeat_sel_sel_sources_38_reg(chiplink_n_222),
        .repeat_sel_sel_sources_39(repeat_sel_sel_sources_39),
        .repeat_sel_sel_sources_39_reg(chiplink_n_196),
        .repeat_sel_sel_sources_3_reg(chiplink_n_178),
        .repeat_sel_sel_sources_4(repeat_sel_sel_sources_4),
        .repeat_sel_sel_sources_40(repeat_sel_sel_sources_40),
        .repeat_sel_sel_sources_40_reg(chiplink_n_221),
        .repeat_sel_sel_sources_41(repeat_sel_sel_sources_41),
        .repeat_sel_sel_sources_41_reg(chiplink_n_197),
        .repeat_sel_sel_sources_42(repeat_sel_sel_sources_42),
        .repeat_sel_sel_sources_42_reg(chiplink_n_220),
        .repeat_sel_sel_sources_43(repeat_sel_sel_sources_43),
        .repeat_sel_sel_sources_43_reg(chiplink_n_198),
        .repeat_sel_sel_sources_44(repeat_sel_sel_sources_44),
        .repeat_sel_sel_sources_44_reg(chiplink_n_219),
        .repeat_sel_sel_sources_45(repeat_sel_sel_sources_45),
        .repeat_sel_sel_sources_45_reg(chiplink_n_199),
        .repeat_sel_sel_sources_46(repeat_sel_sel_sources_46),
        .repeat_sel_sel_sources_46_reg(chiplink_n_218),
        .repeat_sel_sel_sources_47(repeat_sel_sel_sources_47),
        .repeat_sel_sel_sources_47_reg(chiplink_n_200),
        .repeat_sel_sel_sources_48(repeat_sel_sel_sources_48),
        .repeat_sel_sel_sources_48_reg(chiplink_n_217),
        .repeat_sel_sel_sources_49(repeat_sel_sel_sources_49),
        .repeat_sel_sel_sources_49_reg(chiplink_n_201),
        .repeat_sel_sel_sources_4_reg(chiplink_n_239),
        .repeat_sel_sel_sources_5(repeat_sel_sel_sources_5),
        .repeat_sel_sel_sources_50(repeat_sel_sel_sources_50),
        .repeat_sel_sel_sources_50_reg(chiplink_n_216),
        .repeat_sel_sel_sources_51(repeat_sel_sel_sources_51),
        .repeat_sel_sel_sources_51_reg(chiplink_n_202),
        .repeat_sel_sel_sources_52(repeat_sel_sel_sources_52),
        .repeat_sel_sel_sources_52_reg(chiplink_n_215),
        .repeat_sel_sel_sources_53(repeat_sel_sel_sources_53),
        .repeat_sel_sel_sources_53_reg(chiplink_n_203),
        .repeat_sel_sel_sources_54(repeat_sel_sel_sources_54),
        .repeat_sel_sel_sources_54_reg(chiplink_n_214),
        .repeat_sel_sel_sources_55(repeat_sel_sel_sources_55),
        .repeat_sel_sel_sources_55_reg(chiplink_n_204),
        .repeat_sel_sel_sources_56(repeat_sel_sel_sources_56),
        .repeat_sel_sel_sources_56_reg(chiplink_n_213),
        .repeat_sel_sel_sources_57(repeat_sel_sel_sources_57),
        .repeat_sel_sel_sources_57_reg(chiplink_n_205),
        .repeat_sel_sel_sources_58(repeat_sel_sel_sources_58),
        .repeat_sel_sel_sources_58_reg(chiplink_n_212),
        .repeat_sel_sel_sources_59(repeat_sel_sel_sources_59),
        .repeat_sel_sel_sources_59_reg(chiplink_n_206),
        .repeat_sel_sel_sources_5_reg(chiplink_n_179),
        .repeat_sel_sel_sources_6(repeat_sel_sel_sources_6),
        .repeat_sel_sel_sources_60(repeat_sel_sel_sources_60),
        .repeat_sel_sel_sources_60_reg(chiplink_n_211),
        .repeat_sel_sel_sources_61(repeat_sel_sel_sources_61),
        .repeat_sel_sel_sources_61_reg(chiplink_n_207),
        .repeat_sel_sel_sources_62(repeat_sel_sel_sources_62),
        .repeat_sel_sel_sources_62_reg(chiplink_n_210),
        .repeat_sel_sel_sources_63(repeat_sel_sel_sources_63),
        .repeat_sel_sel_sources_63_reg(chiplink_n_208),
        .repeat_sel_sel_sources_6_reg(chiplink_n_238),
        .repeat_sel_sel_sources_7(repeat_sel_sel_sources_7),
        .repeat_sel_sel_sources_7_reg(chiplink_n_180),
        .repeat_sel_sel_sources_8(repeat_sel_sel_sources_8),
        .repeat_sel_sel_sources_8_reg(chiplink_n_237),
        .repeat_sel_sel_sources_9(repeat_sel_sel_sources_9),
        .repeat_sel_sel_sources_9_reg(chiplink_n_181),
        .resetn(resetn),
        .saved_address({saved_address[31:30],saved_address[28:3],saved_address[1:0]}),
        .\saved_address_reg[0] (chiplink_n_89),
        .\saved_address_reg[0]_0 (chiplink_n_316),
        .\saved_address_reg[29] (fixer_1_auto_in_a_bits_address[29]),
        .\saved_address_reg[29]_0 (hints_n_13),
        .saved_opcode(\repeated_repeater_1/saved_opcode ),
        .\saved_opcode_reg[0] (chiplink_n_311),
        .\saved_opcode_reg[1] (xbar_auto_in_a_bits_opcode[1:0]),
        .\saved_opcode_reg[2] (chiplink_n_93),
        .\saved_opcode_reg[2]_0 (chiplink_n_278),
        .\saved_opcode_reg[2]_1 (chiplink_n_284),
        .\saved_opcode_reg[2]_2 (chiplink_n_285),
        .\saved_opcode_reg[2]_3 (chiplink_n_288),
        .\saved_opcode_reg[2]_4 (chiplink_auto_mbypass_out_d_bits_opcode),
        .saved_param(\repeated_repeater_1/saved_param ),
        .\saved_param_reg[0] (chiplink_n_318),
        .\saved_param_reg[1] (chiplink_auto_mbypass_out_d_bits_param),
        .saved_size({\a_repeater/saved_size [2],\a_repeater/saved_size [0]}),
        .saved_size_3(\repeated_repeater_1/saved_size ),
        .\saved_size_reg[0] (chiplink_auto_mbypass_out_a_bits_size),
        .\saved_size_reg[0]_0 (chiplink_n_313),
        .\saved_size_reg[1] (\saved_size_reg[1] ),
        .\saved_size_reg[1]_0 (chiplink_n_314),
        .\saved_size_reg[1]_1 (chiplink_n_319),
        .\saved_size_reg[1]_2 (\saved_size_reg[1]_0 ),
        .\saved_size_reg[2] ({mbypass_auto_in_1_c_bits_size[2],mbypass_auto_in_1_c_bits_size[0]}),
        .\saved_size_reg[2]_0 (chiplink_n_315),
        .\saved_size_reg[2]_1 (\sinkD/d_io_deq_bits_size ),
        .\saved_size_reg[2]_2 (widget_1_n_77),
        .\saved_size_reg[2]_3 (widget_1_n_76),
        .saved_source({\a_repeater/saved_source [5:3],\a_repeater/saved_source [0]}),
        .saved_source_2(\repeated_repeater_1/saved_source ),
        .\saved_source_reg[1] (chiplink_n_317),
        .\saved_source_reg[3] (hints_n_18),
        .\saved_source_reg[4] (hints_n_17),
        .\saved_source_reg[5] (chiplink_auto_mbypass_out_d_bits_source),
        .stalls_id_3(stalls_id_3),
        .\stalls_id_3_reg[1] (chiplink_n_272),
        .\stalls_id_3_reg[1]_0 (fixer_1_n_126),
        .\stalls_id_5_reg[0] (_a_id_T_4),
        .\stalls_id_5_reg[0]_0 (_a_id_T_24),
        .\stalls_id_5_reg[0]_1 (fixer_1_n_118),
        .\stalls_id_5_reg[1] (_a_id_T_33),
        .\stalls_id_5_reg[1]_0 (chiplink_n_274),
        .\stalls_id_6_reg[1] (fixer_1_n_117),
        .state(\sourceA/state ),
        .state_0(state_0),
        .state_0_reg(xbar_1_n_11),
        .state_0_reg_0(xbar_n_2),
        .state_1_reg(atomics_n_381),
        .sync_0_reg(chiplink_n_25),
        .xbar_1_auto_in_d_bits_source(xbar_1_auto_in_d_bits_source),
        .xbar_1_auto_in_d_valid(xbar_1_auto_in_d_valid),
        .xbar_1_auto_out_0_d_valid(xbar_1_auto_out_0_d_valid),
        .xbar_auto_in_d_ready(xbar_auto_in_d_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLError_2 err
       (.D(xbar_auto_in_d_bits_param),
        .E(\c/do_enq ),
        .Q(\repeated_repeater/saved_param ),
        .auto_in_c_bits_opcode(err_auto_in_c_bits_opcode),
        .\b_delay_reg[0] (axi4yank_1_n_42),
        .\b_delay_reg[0]_0 (axi4yank_1_n_43),
        .\b_delay_reg[0]_1 (axi4yank_1_n_44),
        .\beatsLeft_reg[0]_0 (err_n_129),
        .\beatsLeft_reg[0]_1 (xbar_n_4),
        .\beatsLeft_reg[1]_0 (err_n_139),
        .\beatsLeft_reg[2]_0 (err_n_128),
        .\cam_d_0_data_reg[63] (err_n_136),
        .\cam_d_0_data_reg[63]_0 (err_n_137),
        .\cam_d_0_data_reg[63]_1 (err_n_138),
        .\cdc_reg_reg[16] (chiplink_n_88),
        .clk(clk),
        .count(count),
        .count_reg(err_n_2),
        .count_reg_0(err_n_141),
        .d_ackd(d_ackd),
        .\d_first_counter_reg[2] (fixer_1_n_123),
        .\d_first_counter_reg[2]_0 (fixer_1_n_124),
        .d_replace(d_replace),
        .err_auto_in_d_bits_opcode(err_auto_in_d_bits_opcode),
        .err_auto_in_d_bits_size(err_auto_in_d_bits_size),
        .flight_100_reg(err_n_30),
        .flight_100_reg_0(hints_n_126),
        .flight_101_reg(err_n_22),
        .flight_101_reg_0(hints_n_127),
        .flight_102_reg(err_n_29),
        .flight_102_reg_0(hints_n_128),
        .flight_103_reg(err_n_21),
        .flight_103_reg_0(hints_n_129),
        .flight_104_reg(err_n_45),
        .flight_104_reg_0(hints_n_130),
        .flight_105_reg(err_n_52),
        .flight_105_reg_0(hints_n_131),
        .flight_106_reg(err_n_44),
        .flight_106_reg_0(hints_n_132),
        .flight_107_reg(err_n_51),
        .flight_107_reg_0(hints_n_133),
        .flight_108_reg(err_n_28),
        .flight_108_reg_0(hints_n_134),
        .flight_109_reg(err_n_20),
        .flight_109_reg_0(hints_n_135),
        .flight_110_reg(err_n_27),
        .flight_110_reg_0(hints_n_136),
        .flight_111_reg(err_n_19),
        .flight_111_reg_0(hints_n_137),
        .flight_112_reg(err_n_111),
        .flight_112_reg_0(hints_n_42),
        .flight_113_reg(err_n_122),
        .flight_113_reg_0(hints_n_27),
        .flight_114_reg(err_n_114),
        .flight_114_reg_0(hints_n_28),
        .flight_115_reg(err_n_121),
        .flight_115_reg_0(hints_n_29),
        .flight_116_reg(err_n_90),
        .flight_116_reg_0(hints_n_30),
        .flight_117_reg(err_n_82),
        .flight_117_reg_0(hints_n_31),
        .flight_118_reg(err_n_89),
        .flight_118_reg_0(hints_n_32),
        .flight_119_reg(err_n_81),
        .flight_119_reg_0(hints_n_33),
        .flight_120_reg(err_n_113),
        .flight_120_reg_0(hints_n_34),
        .flight_121_reg(err_n_120),
        .flight_121_reg_0(hints_n_35),
        .flight_122_reg(err_n_112),
        .flight_122_reg_0(hints_n_36),
        .flight_123_reg(err_n_119),
        .flight_123_reg_0(hints_n_37),
        .flight_124_reg(err_n_88),
        .flight_124_reg_0(hints_n_38),
        .flight_125_reg(err_n_80),
        .flight_125_reg_0(hints_n_39),
        .flight_126_reg(err_n_87),
        .flight_126_reg_0(hints_n_40),
        .flight_127_reg(err_n_79),
        .flight_127_reg_0(hints_n_41),
        .flight_16_reg(err_n_95),
        .flight_16_reg_0(hints_n_58),
        .flight_17_reg(err_n_106),
        .flight_17_reg_0(hints_n_43),
        .flight_18_reg(err_n_98),
        .flight_18_reg_0(hints_n_44),
        .flight_19_reg(err_n_105),
        .flight_19_reg_0(hints_n_45),
        .flight_20_reg(err_n_74),
        .flight_20_reg_0(hints_n_46),
        .flight_21_reg(err_n_66),
        .flight_21_reg_0(hints_n_47),
        .flight_22_reg(err_n_73),
        .flight_22_reg_0(hints_n_48),
        .flight_23_reg(err_n_65),
        .flight_23_reg_0(hints_n_49),
        .flight_24_reg(err_n_97),
        .flight_24_reg_0(hints_n_50),
        .flight_25_reg(err_n_104),
        .flight_25_reg_0(hints_n_51),
        .flight_26_reg(err_n_96),
        .flight_26_reg_0(hints_n_52),
        .flight_27_reg(err_n_103),
        .flight_27_reg_0(hints_n_53),
        .flight_28_reg(err_n_72),
        .flight_28_reg_0(hints_n_54),
        .flight_29_reg(err_n_64),
        .flight_29_reg_0(hints_n_55),
        .flight_30_reg(err_n_71),
        .flight_30_reg_0(hints_n_56),
        .flight_31_reg(err_n_63),
        .flight_31_reg_0(hints_n_57),
        .flight_32_reg(err_n_47),
        .flight_32_reg_0(hints_n_74),
        .flight_33_reg(err_n_58),
        .flight_33_reg_0(err_n_140),
        .flight_33_reg_1(hints_n_59),
        .flight_34_reg(err_n_50),
        .flight_34_reg_0(hints_n_60),
        .flight_35_reg(err_n_57),
        .flight_35_reg_0(hints_n_61),
        .flight_36_reg(err_n_34),
        .flight_36_reg_0(hints_n_62),
        .flight_37_reg(err_n_26),
        .flight_37_reg_0(hints_n_63),
        .flight_38_reg(err_n_33),
        .flight_38_reg_0(hints_n_64),
        .flight_39_reg(err_n_25),
        .flight_39_reg_0(hints_n_65),
        .flight_40_reg(err_n_49),
        .flight_40_reg_0(hints_n_66),
        .flight_41_reg(err_n_56),
        .flight_41_reg_0(hints_n_67),
        .flight_42_reg(err_n_48),
        .flight_42_reg_0(hints_n_68),
        .flight_43_reg(err_n_55),
        .flight_43_reg_0(hints_n_69),
        .flight_44_reg(err_n_32),
        .flight_44_reg_0(hints_n_70),
        .flight_45_reg(err_n_24),
        .flight_45_reg_0(hints_n_71),
        .flight_46_reg(err_n_31),
        .flight_46_reg_0(hints_n_72),
        .flight_47_reg(err_n_23),
        .flight_47_reg_0(hints_n_73),
        .flight_48_reg(err_n_107),
        .flight_48_reg_0(hints_n_90),
        .flight_49_reg(err_n_118),
        .flight_49_reg_0(hints_n_75),
        .flight_50_reg(err_n_110),
        .flight_50_reg_0(hints_n_76),
        .flight_51_reg(err_n_117),
        .flight_51_reg_0(hints_n_77),
        .flight_52_reg(err_n_86),
        .flight_52_reg_0(hints_n_78),
        .flight_53_reg(err_n_78),
        .flight_53_reg_0(hints_n_79),
        .flight_54_reg(err_n_85),
        .flight_54_reg_0(hints_n_80),
        .flight_55_reg(err_n_77),
        .flight_55_reg_0(hints_n_81),
        .flight_56_reg(err_n_109),
        .flight_56_reg_0(hints_n_82),
        .flight_57_reg(err_n_116),
        .flight_57_reg_0(hints_n_83),
        .flight_58_reg(err_n_108),
        .flight_58_reg_0(hints_n_84),
        .flight_59_reg(err_n_115),
        .flight_59_reg_0(hints_n_85),
        .flight_60_reg(err_n_84),
        .flight_60_reg_0(hints_n_86),
        .flight_61_reg(err_n_76),
        .flight_61_reg_0(hints_n_87),
        .flight_62_reg(err_n_83),
        .flight_62_reg_0(hints_n_88),
        .flight_63_reg(err_n_75),
        .flight_63_reg_0(hints_n_89),
        .flight_64_reg(err_n_35),
        .flight_64_reg_0(hints_n_106),
        .flight_65_reg(err_n_42),
        .flight_65_reg_0(hints_n_91),
        .flight_66_reg(err_n_38),
        .flight_66_reg_0(hints_n_92),
        .flight_67_reg(err_n_41),
        .flight_67_reg_0(hints_n_93),
        .flight_68_reg(err_n_18),
        .flight_68_reg_0(hints_n_94),
        .flight_69_reg(err_n_14),
        .flight_69_reg_0(hints_n_95),
        .flight_70_reg(err_n_17),
        .flight_70_reg_0(hints_n_96),
        .flight_71_reg(err_n_13),
        .flight_71_reg_0(hints_n_97),
        .flight_72_reg(err_n_37),
        .flight_72_reg_0(hints_n_98),
        .flight_73_reg(err_n_40),
        .flight_73_reg_0(hints_n_99),
        .flight_74_reg(err_n_36),
        .flight_74_reg_0(hints_n_100),
        .flight_75_reg(err_n_39),
        .flight_75_reg_0(hints_n_101),
        .flight_76_reg(err_n_16),
        .flight_76_reg_0(hints_n_102),
        .flight_77_reg(err_n_12),
        .flight_77_reg_0(hints_n_103),
        .flight_78_reg(err_n_15),
        .flight_78_reg_0(hints_n_104),
        .flight_79_reg(err_n_8),
        .flight_79_reg_0(hints_n_105),
        .flight_80_reg(err_n_91),
        .flight_80_reg_0(hints_n_122),
        .flight_81_reg(err_n_102),
        .flight_81_reg_0(hints_n_107),
        .flight_82_reg(err_n_94),
        .flight_82_reg_0(hints_n_108),
        .flight_83_reg(err_n_101),
        .flight_83_reg_0(hints_n_109),
        .flight_84_reg(err_n_70),
        .flight_84_reg_0(hints_n_110),
        .flight_85_reg(err_n_62),
        .flight_85_reg_0(hints_n_111),
        .flight_86_reg(err_n_69),
        .flight_86_reg_0(hints_n_112),
        .flight_87_reg(err_n_61),
        .flight_87_reg_0(hints_n_113),
        .flight_88_reg(err_n_93),
        .flight_88_reg_0(hints_n_114),
        .flight_89_reg(err_n_100),
        .flight_89_reg_0(hints_n_115),
        .flight_90_reg(err_n_92),
        .flight_90_reg_0(hints_n_116),
        .flight_91_reg(err_n_99),
        .flight_91_reg_0(hints_n_117),
        .flight_92_reg(err_n_68),
        .flight_92_reg_0(hints_n_118),
        .flight_93_reg(err_n_60),
        .flight_93_reg_0(hints_n_119),
        .flight_94_reg(err_n_67),
        .flight_94_reg_0(hints_n_120),
        .flight_95_reg(err_n_59),
        .flight_95_reg_0(hints_n_121),
        .flight_96_reg(err_n_43),
        .flight_96_reg_0(hints_n_138),
        .flight_97_reg(err_n_54),
        .flight_97_reg_0(hints_n_123),
        .flight_98_reg(err_n_46),
        .flight_98_reg_0(hints_n_124),
        .flight_99_reg(err_n_53),
        .flight_99_reg_0(hints_n_125),
        .full(\repeated_repeater/full_4 ),
        .full_0(\repeated_repeater/full ),
        .full_reg(\a/do_enq ),
        .maybe_full(maybe_full_1),
        .maybe_full_reg(err_n_1),
        .muxStateEarly_1(muxStateEarly_1_6),
        .\ram_param_reg[1] (chiplink_auto_mbypass_out_d_bits_param),
        .\ram_source_reg[0] (xbar_n_31),
        .\ram_source_reg[0]_0 (xbar_n_32),
        .\ram_source_reg[0]_1 (xbar_n_29),
        .\ram_source_reg[5] (xbar_n_30),
        .\ram_source_reg[6] (xbar_auto_in_d_bits_source[6]),
        .\readys_mask_reg[0] (xbar_n_20),
        .\readys_mask_reg[0]_0 (xbar_n_27),
        .\readys_mask_reg[1] (xbar_n_6),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .\saved_opcode_reg[2] (err_auto_in_a_bits_opcode),
        .\saved_param_reg[1] (err_auto_in_c_bits_param),
        .\saved_size_reg[2] (err_auto_in_a_bits_size),
        .\saved_size_reg[2]_0 (err_auto_in_c_bits_size),
        .\saved_source_reg[3] (err_auto_in_c_bits_source),
        .\saved_source_reg[5] ({a_io_deq_bits_source[6:4],a_io_deq_bits_source[0]}),
        .\saved_source_reg[6] (err_auto_in_a_bits_source),
        .state_1_reg_0(err_n_7),
        .state_1_reg_1(xbar_auto_in_d_bits_opcode[0]),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode[2:1]),
        .xbar_auto_in_d_bits_source(xbar_auto_in_d_bits_source[3:1]),
        .xbar_auto_out_0_d_bits_size(xbar_auto_out_0_d_bits_size[1:0]),
        .xbar_auto_out_1_a_valid(xbar_auto_out_1_a_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLFIFOFixer_1 fixer_1
       (._a_repeater_io_repeat_T(_a_repeater_io_repeat_T),
        .\a_first_counter_reg[2]_0 (fixer_1_n_117),
        .\a_first_counter_reg[2]_1 (fixer_1_n_118),
        .a_id(a_id),
        .atomics_auto_in_a_ready(atomics_auto_in_a_ready),
        .atomics_auto_in_d_bits_opcode(atomics_auto_in_d_bits_opcode),
        .bypass_reg_rep(_a_id_T_33),
        .bypass_reg_rep_0(_a_id_T_24),
        .bypass_reg_rep_1(_a_id_T_4),
        .\cam_s_0_state_reg[0] (atomics_n_78),
        .\cam_s_0_state_reg[0]_0 (atomics_n_380),
        .\cdc_reg_reg[5] (chiplink_auto_mbypass_out_a_bits_opcode),
        .clk(clk),
        .\d_first_counter_reg[0]_0 (fixer_1_n_112),
        .\d_first_counter_reg[0]_1 (fixer_1_n_113),
        .\d_first_counter_reg[0]_2 (fixer_1_n_114),
        .\d_first_counter_reg[2]_0 (xbar_n_28),
        .fixer_1_auto_in_a_bits_source({fixer_1_auto_in_a_bits_source[6:4],fixer_1_auto_in_a_bits_source[0]}),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .flight_100_reg_0(fixer_1_n_99),
        .flight_101_reg_0(fixer_1_n_100),
        .flight_102_reg_0(fixer_1_n_101),
        .flight_103_reg_0(fixer_1_n_102),
        .flight_104_reg_0(fixer_1_n_103),
        .flight_105_reg_0(fixer_1_n_104),
        .flight_106_reg_0(fixer_1_n_105),
        .flight_107_reg_0(fixer_1_n_106),
        .flight_108_reg_0(fixer_1_n_107),
        .flight_109_reg_0(fixer_1_n_108),
        .flight_110_reg_0(fixer_1_n_109),
        .flight_111_reg_0(fixer_1_n_110),
        .flight_112_reg_0(fixer_1_n_15),
        .flight_113_reg_0(fixer_1_n_0),
        .flight_113_reg_1(fixer_1_n_124),
        .flight_114_reg_0(fixer_1_n_1),
        .flight_115_reg_0(fixer_1_n_2),
        .flight_116_reg_0(fixer_1_n_3),
        .flight_117_reg_0(fixer_1_n_4),
        .flight_118_reg_0(fixer_1_n_5),
        .flight_119_reg_0(fixer_1_n_6),
        .flight_120_reg_0(fixer_1_n_7),
        .flight_121_reg_0(fixer_1_n_8),
        .flight_122_reg_0(fixer_1_n_9),
        .flight_123_reg_0(fixer_1_n_10),
        .flight_124_reg_0(fixer_1_n_11),
        .flight_125_reg_0(fixer_1_n_12),
        .flight_126_reg_0(fixer_1_n_13),
        .flight_127_reg_0(fixer_1_n_14),
        .flight_16_reg_0(fixer_1_n_31),
        .flight_17_reg_0(fixer_1_n_16),
        .flight_18_reg_0(fixer_1_n_17),
        .flight_19_reg_0(fixer_1_n_18),
        .flight_20_reg_0(fixer_1_n_19),
        .flight_21_reg_0(fixer_1_n_20),
        .flight_22_reg_0(fixer_1_n_21),
        .flight_23_reg_0(fixer_1_n_22),
        .flight_24_reg_0(fixer_1_n_23),
        .flight_25_reg_0(fixer_1_n_24),
        .flight_26_reg_0(fixer_1_n_25),
        .flight_27_reg_0(fixer_1_n_26),
        .flight_28_reg_0(fixer_1_n_27),
        .flight_29_reg_0(fixer_1_n_28),
        .flight_30_reg_0(fixer_1_n_29),
        .flight_31_reg_0(fixer_1_n_30),
        .flight_32_reg_0(fixer_1_n_47),
        .flight_33_reg_0(fixer_1_n_32),
        .flight_33_reg_1(fixer_1_n_123),
        .flight_34_reg_0(fixer_1_n_33),
        .flight_35_reg_0(fixer_1_n_34),
        .flight_36_reg_0(fixer_1_n_35),
        .flight_37_reg_0(fixer_1_n_36),
        .flight_38_reg_0(fixer_1_n_37),
        .flight_39_reg_0(fixer_1_n_38),
        .flight_40_reg_0(fixer_1_n_39),
        .flight_41_reg_0(fixer_1_n_40),
        .flight_42_reg_0(fixer_1_n_41),
        .flight_43_reg_0(fixer_1_n_42),
        .flight_44_reg_0(fixer_1_n_43),
        .flight_45_reg_0(fixer_1_n_44),
        .flight_46_reg_0(fixer_1_n_45),
        .flight_47_reg_0(fixer_1_n_46),
        .flight_48_reg_0(fixer_1_n_63),
        .flight_49_reg_0(fixer_1_n_48),
        .flight_50_reg_0(fixer_1_n_49),
        .flight_51_reg_0(fixer_1_n_50),
        .flight_52_reg_0(fixer_1_n_51),
        .flight_53_reg_0(fixer_1_n_52),
        .flight_54_reg_0(fixer_1_n_53),
        .flight_55_reg_0(fixer_1_n_54),
        .flight_56_reg_0(fixer_1_n_55),
        .flight_57_reg_0(fixer_1_n_56),
        .flight_58_reg_0(fixer_1_n_57),
        .flight_59_reg_0(fixer_1_n_58),
        .flight_60_reg_0(fixer_1_n_59),
        .flight_61_reg_0(fixer_1_n_60),
        .flight_62_reg_0(fixer_1_n_61),
        .flight_63_reg_0(fixer_1_n_62),
        .flight_64_reg_0(fixer_1_n_79),
        .flight_65_reg_0(fixer_1_n_64),
        .flight_66_reg_0(fixer_1_n_65),
        .flight_67_reg_0(fixer_1_n_66),
        .flight_68_reg_0(fixer_1_n_67),
        .flight_69_reg_0(fixer_1_n_68),
        .flight_70_reg_0(fixer_1_n_69),
        .flight_71_reg_0(fixer_1_n_70),
        .flight_72_reg_0(fixer_1_n_71),
        .flight_73_reg_0(fixer_1_n_72),
        .flight_74_reg_0(fixer_1_n_73),
        .flight_75_reg_0(fixer_1_n_74),
        .flight_76_reg_0(fixer_1_n_75),
        .flight_77_reg_0(fixer_1_n_76),
        .flight_78_reg_0(fixer_1_n_77),
        .flight_79_reg_0(fixer_1_n_78),
        .flight_80_reg_0(fixer_1_n_95),
        .flight_81_reg_0(fixer_1_n_80),
        .flight_82_reg_0(fixer_1_n_81),
        .flight_83_reg_0(fixer_1_n_82),
        .flight_84_reg_0(fixer_1_n_83),
        .flight_85_reg_0(fixer_1_n_84),
        .flight_86_reg_0(fixer_1_n_85),
        .flight_87_reg_0(fixer_1_n_86),
        .flight_88_reg_0(fixer_1_n_87),
        .flight_89_reg_0(fixer_1_n_88),
        .flight_90_reg_0(fixer_1_n_89),
        .flight_91_reg_0(fixer_1_n_90),
        .flight_92_reg_0(fixer_1_n_91),
        .flight_93_reg_0(fixer_1_n_92),
        .flight_94_reg_0(fixer_1_n_93),
        .flight_95_reg_0(fixer_1_n_94),
        .flight_96_reg_0(fixer_1_n_111),
        .flight_96_reg_1(fixer_1_n_120),
        .flight_97_reg_0(fixer_1_n_96),
        .flight_98_reg_0(fixer_1_n_97),
        .flight_99_reg_0(fixer_1_n_98),
        .full_reg(chiplink_n_279),
        .p_231_in(p_231_in),
        .p_29_in(p_29_in),
        .p_31_in(p_31_in),
        .\ram_opcode_reg[1] (err_n_140),
        .\ram_source_reg[2] (err_n_122),
        .\ram_source_reg[2]_0 (err_n_114),
        .\ram_source_reg[2]_1 (err_n_121),
        .\ram_source_reg[2]_10 (err_n_88),
        .\ram_source_reg[2]_100 (err_n_29),
        .\ram_source_reg[2]_101 (err_n_21),
        .\ram_source_reg[2]_102 (err_n_45),
        .\ram_source_reg[2]_103 (err_n_52),
        .\ram_source_reg[2]_104 (err_n_44),
        .\ram_source_reg[2]_105 (err_n_51),
        .\ram_source_reg[2]_106 (err_n_28),
        .\ram_source_reg[2]_107 (err_n_20),
        .\ram_source_reg[2]_108 (err_n_27),
        .\ram_source_reg[2]_109 (err_n_19),
        .\ram_source_reg[2]_11 (err_n_80),
        .\ram_source_reg[2]_110 (err_n_43),
        .\ram_source_reg[2]_12 (err_n_87),
        .\ram_source_reg[2]_13 (err_n_79),
        .\ram_source_reg[2]_14 (err_n_111),
        .\ram_source_reg[2]_15 (err_n_106),
        .\ram_source_reg[2]_16 (err_n_98),
        .\ram_source_reg[2]_17 (err_n_105),
        .\ram_source_reg[2]_18 (err_n_74),
        .\ram_source_reg[2]_19 (err_n_66),
        .\ram_source_reg[2]_2 (err_n_90),
        .\ram_source_reg[2]_20 (err_n_73),
        .\ram_source_reg[2]_21 (err_n_65),
        .\ram_source_reg[2]_22 (err_n_97),
        .\ram_source_reg[2]_23 (err_n_104),
        .\ram_source_reg[2]_24 (err_n_96),
        .\ram_source_reg[2]_25 (err_n_103),
        .\ram_source_reg[2]_26 (err_n_72),
        .\ram_source_reg[2]_27 (err_n_64),
        .\ram_source_reg[2]_28 (err_n_71),
        .\ram_source_reg[2]_29 (err_n_63),
        .\ram_source_reg[2]_3 (err_n_82),
        .\ram_source_reg[2]_30 (err_n_95),
        .\ram_source_reg[2]_31 (err_n_58),
        .\ram_source_reg[2]_32 (err_n_50),
        .\ram_source_reg[2]_33 (err_n_57),
        .\ram_source_reg[2]_34 (err_n_34),
        .\ram_source_reg[2]_35 (err_n_26),
        .\ram_source_reg[2]_36 (err_n_33),
        .\ram_source_reg[2]_37 (err_n_25),
        .\ram_source_reg[2]_38 (err_n_49),
        .\ram_source_reg[2]_39 (err_n_56),
        .\ram_source_reg[2]_4 (err_n_89),
        .\ram_source_reg[2]_40 (err_n_48),
        .\ram_source_reg[2]_41 (err_n_55),
        .\ram_source_reg[2]_42 (err_n_32),
        .\ram_source_reg[2]_43 (err_n_24),
        .\ram_source_reg[2]_44 (err_n_31),
        .\ram_source_reg[2]_45 (err_n_23),
        .\ram_source_reg[2]_46 (err_n_47),
        .\ram_source_reg[2]_47 (err_n_118),
        .\ram_source_reg[2]_48 (err_n_110),
        .\ram_source_reg[2]_49 (err_n_117),
        .\ram_source_reg[2]_5 (err_n_81),
        .\ram_source_reg[2]_50 (err_n_86),
        .\ram_source_reg[2]_51 (err_n_78),
        .\ram_source_reg[2]_52 (err_n_85),
        .\ram_source_reg[2]_53 (err_n_77),
        .\ram_source_reg[2]_54 (err_n_109),
        .\ram_source_reg[2]_55 (err_n_116),
        .\ram_source_reg[2]_56 (err_n_108),
        .\ram_source_reg[2]_57 (err_n_115),
        .\ram_source_reg[2]_58 (err_n_84),
        .\ram_source_reg[2]_59 (err_n_76),
        .\ram_source_reg[2]_6 (err_n_113),
        .\ram_source_reg[2]_60 (err_n_83),
        .\ram_source_reg[2]_61 (err_n_75),
        .\ram_source_reg[2]_62 (err_n_107),
        .\ram_source_reg[2]_63 (err_n_42),
        .\ram_source_reg[2]_64 (err_n_38),
        .\ram_source_reg[2]_65 (err_n_41),
        .\ram_source_reg[2]_66 (err_n_18),
        .\ram_source_reg[2]_67 (err_n_14),
        .\ram_source_reg[2]_68 (err_n_17),
        .\ram_source_reg[2]_69 (err_n_13),
        .\ram_source_reg[2]_7 (err_n_120),
        .\ram_source_reg[2]_70 (err_n_37),
        .\ram_source_reg[2]_71 (err_n_40),
        .\ram_source_reg[2]_72 (err_n_36),
        .\ram_source_reg[2]_73 (err_n_39),
        .\ram_source_reg[2]_74 (err_n_16),
        .\ram_source_reg[2]_75 (err_n_12),
        .\ram_source_reg[2]_76 (err_n_15),
        .\ram_source_reg[2]_77 (err_n_8),
        .\ram_source_reg[2]_78 (err_n_35),
        .\ram_source_reg[2]_79 (err_n_102),
        .\ram_source_reg[2]_8 (err_n_112),
        .\ram_source_reg[2]_80 (err_n_94),
        .\ram_source_reg[2]_81 (err_n_101),
        .\ram_source_reg[2]_82 (err_n_70),
        .\ram_source_reg[2]_83 (err_n_62),
        .\ram_source_reg[2]_84 (err_n_69),
        .\ram_source_reg[2]_85 (err_n_61),
        .\ram_source_reg[2]_86 (err_n_93),
        .\ram_source_reg[2]_87 (err_n_100),
        .\ram_source_reg[2]_88 (err_n_92),
        .\ram_source_reg[2]_89 (err_n_99),
        .\ram_source_reg[2]_9 (err_n_119),
        .\ram_source_reg[2]_90 (err_n_68),
        .\ram_source_reg[2]_91 (err_n_60),
        .\ram_source_reg[2]_92 (err_n_67),
        .\ram_source_reg[2]_93 (err_n_59),
        .\ram_source_reg[2]_94 (err_n_91),
        .\ram_source_reg[2]_95 (err_n_54),
        .\ram_source_reg[2]_96 (err_n_46),
        .\ram_source_reg[2]_97 (err_n_53),
        .\ram_source_reg[2]_98 (err_n_30),
        .\ram_source_reg[2]_99 (err_n_22),
        .resetn(resetn),
        .\saved_address_reg[0] (fixer_1_n_122),
        .\saved_address_reg[30] (chiplink_n_285),
        .\saved_address_reg[31] (chiplink_n_274),
        .\saved_address_reg[31]_0 (chiplink_n_288),
        .\saved_opcode_reg[2] (fixer_1_n_125),
        .\saved_opcode_reg[2]_0 (fixer_1_n_126),
        .\saved_size_reg[1] (hints_n_16),
        .\saved_size_reg[1]_0 (\saved_size_reg[1]_1 ),
        .\saved_size_reg[2] (\cam_a_0_bits_size_reg[2] ),
        .\saved_source_reg[3] (hints_n_25),
        .\saved_source_reg[3]_0 (hints_n_24),
        .\saved_source_reg[3]_1 (hints_n_18),
        .\saved_source_reg[3]_2 (hints_n_26),
        .\saved_source_reg[4] (hints_n_23),
        .\saved_source_reg[4]_0 (hints_n_17),
        .\saved_source_reg[4]_1 (hints_n_19),
        .\saved_source_reg[4]_2 (hints_n_22),
        .\saved_source_reg[4]_3 (hints_n_20),
        .\saved_source_reg[4]_4 (hints_n_21),
        .\saved_source_reg[5] (chiplink_n_284),
        .\stalls_id_1_reg[1]_0 (fixer_1_n_119),
        .stalls_id_3(stalls_id_3),
        .\stalls_id_3_reg[0]_0 (chiplink_n_272),
        .\stalls_id_3_reg[0]_1 (chiplink_n_275),
        .\stalls_id_3_reg[1]_0 (fixer_1_n_116),
        .\stalls_id_6_reg[1]_0 (chiplink_n_278),
        .state_1_reg(xbar_n_16),
        .xbar_auto_in_d_bits_size(xbar_auto_in_d_bits_size[2]),
        .xbar_auto_in_d_bits_source(xbar_auto_in_d_bits_source[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLHintHandler hints
       (.S(hints_n_174),
        ._GEN_00(\a_repeater/_GEN_00 ),
        ._a_repeater_io_repeat_T(_a_repeater_io_repeat_T),
        .\a_first_counter_reg[1] (hints_n_16),
        .\a_first_counter_reg[2] (hints_n_18),
        .\a_first_counter_reg[2]_0 (hints_n_26),
        .\a_repeater_io_repeat_counter_reg[0]_0 (hints_n_173),
        .\a_repeater_io_repeat_counter_reg[0]_1 (chiplink_n_289),
        .\a_repeater_io_repeat_counter_reg[1]_0 (a_repeater_io_repeat_counter),
        .\beatsLeft_reg[1] (hints_n_12),
        .bypass_reg_rep(chiplink_n_316),
        .bypass_reg_rep_0(chiplink_n_89),
        .bypass_reg_rep_1(chiplink_n_27),
        .\cam_a_0_bits_address_reg[31] ({saved_address[31:30],saved_address[28:0]}),
        .\cam_a_0_bits_source_reg[3] (fixer_1_auto_in_a_bits_source[3:1]),
        .\cdc_reg_reg[10] (chiplink_n_314),
        .\cdc_reg_reg[10]_0 (\saved_size_reg[1] ),
        .\cdc_reg_reg[11] (chiplink_n_315),
        .\cdc_reg_reg[14] (chiplink_auto_mbypass_out_a_bits_source),
        .\cdc_reg_reg[15] (chiplink_n_132),
        .\cdc_reg_reg[29] ({chiplink_auto_mbypass_out_a_bits_address[29],chiplink_auto_mbypass_out_a_bits_address[2]}),
        .\cdc_reg_reg[5] (chiplink_auto_mbypass_out_a_bits_opcode),
        .\cdc_reg_reg[9] (chiplink_n_313),
        .\cdc_reg_reg[9]_0 (chiplink_auto_mbypass_out_a_bits_size),
        .clk(clk),
        .fixer_1_auto_in_a_bits_address({fixer_1_auto_in_a_bits_address[29],fixer_1_auto_in_a_bits_address[2]}),
        .fixer_1_auto_in_a_bits_source({fixer_1_auto_in_a_bits_source[6],fixer_1_auto_in_a_bits_source[0]}),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .flight_100_reg(hints_n_126),
        .flight_100_reg_0(fixer_1_n_99),
        .flight_101_reg(hints_n_127),
        .flight_101_reg_0(fixer_1_n_100),
        .flight_102_reg(hints_n_128),
        .flight_102_reg_0(fixer_1_n_101),
        .flight_103_reg(hints_n_129),
        .flight_103_reg_0(fixer_1_n_102),
        .flight_104_reg(hints_n_130),
        .flight_104_reg_0(fixer_1_n_103),
        .flight_105_reg(hints_n_131),
        .flight_105_reg_0(fixer_1_n_104),
        .flight_106_reg(hints_n_132),
        .flight_106_reg_0(fixer_1_n_105),
        .flight_107_reg(hints_n_133),
        .flight_107_reg_0(fixer_1_n_106),
        .flight_108_reg(hints_n_134),
        .flight_108_reg_0(fixer_1_n_107),
        .flight_109_reg(hints_n_135),
        .flight_109_reg_0(fixer_1_n_108),
        .flight_110_reg(hints_n_136),
        .flight_110_reg_0(fixer_1_n_109),
        .flight_111_reg(hints_n_137),
        .flight_111_reg_0(fixer_1_n_110),
        .flight_112_reg(hints_n_20),
        .flight_112_reg_0(hints_n_42),
        .flight_112_reg_1(fixer_1_n_15),
        .flight_113_reg(hints_n_27),
        .flight_113_reg_0(fixer_1_n_0),
        .flight_114_reg(hints_n_28),
        .flight_114_reg_0(fixer_1_n_1),
        .flight_115_reg(hints_n_29),
        .flight_115_reg_0(fixer_1_n_2),
        .flight_116_reg(hints_n_30),
        .flight_116_reg_0(fixer_1_n_3),
        .flight_117_reg(hints_n_31),
        .flight_117_reg_0(fixer_1_n_4),
        .flight_118_reg(hints_n_32),
        .flight_118_reg_0(fixer_1_n_5),
        .flight_119_reg(hints_n_33),
        .flight_119_reg_0(fixer_1_n_6),
        .flight_120_reg(hints_n_34),
        .flight_120_reg_0(fixer_1_n_7),
        .flight_121_reg(hints_n_35),
        .flight_121_reg_0(fixer_1_n_8),
        .flight_122_reg(hints_n_36),
        .flight_122_reg_0(fixer_1_n_9),
        .flight_123_reg(hints_n_37),
        .flight_123_reg_0(fixer_1_n_10),
        .flight_124_reg(hints_n_38),
        .flight_124_reg_0(fixer_1_n_11),
        .flight_125_reg(hints_n_39),
        .flight_125_reg_0(fixer_1_n_12),
        .flight_126_reg(hints_n_40),
        .flight_126_reg_0(fixer_1_n_13),
        .flight_127_reg(hints_n_41),
        .flight_127_reg_0(fixer_1_n_14),
        .flight_16_reg(hints_n_22),
        .flight_16_reg_0(hints_n_58),
        .flight_16_reg_1(fixer_1_n_31),
        .flight_17_reg(hints_n_43),
        .flight_17_reg_0(fixer_1_n_16),
        .flight_18_reg(hints_n_44),
        .flight_18_reg_0(fixer_1_n_17),
        .flight_19_reg(hints_n_45),
        .flight_19_reg_0(fixer_1_n_18),
        .flight_20_reg(hints_n_46),
        .flight_20_reg_0(fixer_1_n_19),
        .flight_21_reg(hints_n_47),
        .flight_21_reg_0(fixer_1_n_20),
        .flight_22_reg(hints_n_48),
        .flight_22_reg_0(fixer_1_n_21),
        .flight_23_reg(hints_n_49),
        .flight_23_reg_0(fixer_1_n_22),
        .flight_24_reg(hints_n_50),
        .flight_24_reg_0(fixer_1_n_23),
        .flight_25_reg(hints_n_51),
        .flight_25_reg_0(fixer_1_n_24),
        .flight_26_reg(hints_n_52),
        .flight_26_reg_0(fixer_1_n_25),
        .flight_27_reg(hints_n_53),
        .flight_27_reg_0(fixer_1_n_26),
        .flight_28_reg(hints_n_54),
        .flight_28_reg_0(fixer_1_n_27),
        .flight_29_reg(hints_n_55),
        .flight_29_reg_0(fixer_1_n_28),
        .flight_30_reg(hints_n_56),
        .flight_30_reg_0(fixer_1_n_29),
        .flight_31_reg(hints_n_57),
        .flight_31_reg_0(fixer_1_n_30),
        .flight_32_reg(hints_n_24),
        .flight_32_reg_0(hints_n_74),
        .flight_32_reg_1(fixer_1_n_47),
        .flight_33_reg(hints_n_59),
        .flight_33_reg_0(fixer_1_n_32),
        .flight_34_reg(hints_n_60),
        .flight_34_reg_0(fixer_1_n_33),
        .flight_35_reg(hints_n_61),
        .flight_35_reg_0(fixer_1_n_34),
        .flight_36_reg(hints_n_62),
        .flight_36_reg_0(fixer_1_n_35),
        .flight_37_reg(hints_n_63),
        .flight_37_reg_0(fixer_1_n_36),
        .flight_38_reg(hints_n_64),
        .flight_38_reg_0(fixer_1_n_37),
        .flight_39_reg(hints_n_65),
        .flight_39_reg_0(fixer_1_n_38),
        .flight_40_reg(hints_n_66),
        .flight_40_reg_0(fixer_1_n_39),
        .flight_41_reg(hints_n_67),
        .flight_41_reg_0(fixer_1_n_40),
        .flight_42_reg(hints_n_68),
        .flight_42_reg_0(fixer_1_n_41),
        .flight_43_reg(hints_n_69),
        .flight_43_reg_0(fixer_1_n_42),
        .flight_44_reg(hints_n_70),
        .flight_44_reg_0(fixer_1_n_43),
        .flight_45_reg(hints_n_71),
        .flight_45_reg_0(fixer_1_n_44),
        .flight_46_reg(hints_n_72),
        .flight_46_reg_0(fixer_1_n_45),
        .flight_47_reg(hints_n_73),
        .flight_47_reg_0(fixer_1_n_46),
        .flight_48_reg(hints_n_19),
        .flight_48_reg_0(hints_n_90),
        .flight_48_reg_1(fixer_1_n_63),
        .flight_49_reg(hints_n_75),
        .flight_49_reg_0(fixer_1_n_48),
        .flight_50_reg(hints_n_76),
        .flight_50_reg_0(fixer_1_n_49),
        .flight_51_reg(hints_n_77),
        .flight_51_reg_0(fixer_1_n_50),
        .flight_52_reg(hints_n_78),
        .flight_52_reg_0(fixer_1_n_51),
        .flight_53_reg(hints_n_79),
        .flight_53_reg_0(fixer_1_n_52),
        .flight_54_reg(hints_n_80),
        .flight_54_reg_0(fixer_1_n_53),
        .flight_55_reg(hints_n_81),
        .flight_55_reg_0(fixer_1_n_54),
        .flight_56_reg(hints_n_82),
        .flight_56_reg_0(fixer_1_n_55),
        .flight_57_reg(hints_n_83),
        .flight_57_reg_0(fixer_1_n_56),
        .flight_58_reg(hints_n_84),
        .flight_58_reg_0(fixer_1_n_57),
        .flight_59_reg(hints_n_85),
        .flight_59_reg_0(fixer_1_n_58),
        .flight_60_reg(hints_n_86),
        .flight_60_reg_0(fixer_1_n_59),
        .flight_61_reg(hints_n_87),
        .flight_61_reg_0(fixer_1_n_60),
        .flight_62_reg(hints_n_88),
        .flight_62_reg_0(fixer_1_n_61),
        .flight_63_reg(hints_n_89),
        .flight_63_reg_0(fixer_1_n_62),
        .flight_64_reg(hints_n_17),
        .flight_64_reg_0(hints_n_106),
        .flight_64_reg_1(fixer_1_n_79),
        .flight_65_reg(hints_n_91),
        .flight_65_reg_0(fixer_1_n_64),
        .flight_66_reg(hints_n_92),
        .flight_66_reg_0(fixer_1_n_65),
        .flight_67_reg(hints_n_93),
        .flight_67_reg_0(fixer_1_n_66),
        .flight_68_reg(hints_n_94),
        .flight_68_reg_0(fixer_1_n_67),
        .flight_69_reg(hints_n_95),
        .flight_69_reg_0(fixer_1_n_68),
        .flight_70_reg(hints_n_96),
        .flight_70_reg_0(fixer_1_n_69),
        .flight_71_reg(hints_n_97),
        .flight_71_reg_0(fixer_1_n_70),
        .flight_72_reg(hints_n_98),
        .flight_72_reg_0(fixer_1_n_71),
        .flight_73_reg(hints_n_99),
        .flight_73_reg_0(fixer_1_n_72),
        .flight_74_reg(hints_n_100),
        .flight_74_reg_0(fixer_1_n_73),
        .flight_75_reg(hints_n_101),
        .flight_75_reg_0(fixer_1_n_74),
        .flight_76_reg(hints_n_102),
        .flight_76_reg_0(fixer_1_n_75),
        .flight_77_reg(hints_n_103),
        .flight_77_reg_0(fixer_1_n_76),
        .flight_78_reg(hints_n_104),
        .flight_78_reg_0(fixer_1_n_77),
        .flight_79_reg(hints_n_105),
        .flight_79_reg_0(fixer_1_n_78),
        .flight_80_reg(hints_n_23),
        .flight_80_reg_0(hints_n_122),
        .flight_80_reg_1(fixer_1_n_95),
        .flight_81_reg(hints_n_107),
        .flight_81_reg_0(fixer_1_n_80),
        .flight_82_reg(hints_n_108),
        .flight_82_reg_0(fixer_1_n_81),
        .flight_83_reg(hints_n_109),
        .flight_83_reg_0(fixer_1_n_82),
        .flight_84_reg(hints_n_110),
        .flight_84_reg_0(fixer_1_n_83),
        .flight_85_reg(hints_n_111),
        .flight_85_reg_0(fixer_1_n_84),
        .flight_86_reg(hints_n_112),
        .flight_86_reg_0(fixer_1_n_85),
        .flight_87_reg(hints_n_113),
        .flight_87_reg_0(fixer_1_n_86),
        .flight_88_reg(hints_n_114),
        .flight_88_reg_0(fixer_1_n_87),
        .flight_89_reg(hints_n_115),
        .flight_89_reg_0(fixer_1_n_88),
        .flight_90_reg(hints_n_116),
        .flight_90_reg_0(fixer_1_n_89),
        .flight_91_reg(hints_n_117),
        .flight_91_reg_0(fixer_1_n_90),
        .flight_92_reg(hints_n_118),
        .flight_92_reg_0(fixer_1_n_91),
        .flight_93_reg(hints_n_119),
        .flight_93_reg_0(fixer_1_n_92),
        .flight_94_reg(hints_n_120),
        .flight_94_reg_0(fixer_1_n_93),
        .flight_95_reg(hints_n_121),
        .flight_95_reg_0(fixer_1_n_94),
        .flight_96_reg(hints_n_25),
        .flight_96_reg_0(hints_n_138),
        .flight_96_reg_1(fixer_1_n_111),
        .flight_97_reg(hints_n_123),
        .flight_97_reg_0(fixer_1_n_96),
        .flight_98_reg(hints_n_124),
        .flight_98_reg_0(fixer_1_n_97),
        .flight_99_reg(hints_n_125),
        .flight_99_reg_0(fixer_1_n_98),
        .full_reg(a_repeater_io_full),
        .full_reg_0(chiplink_n_280),
        .full_reg_1(chiplink_n_281),
        .full_reg_2(chiplink_n_282),
        .full_reg_3(chiplink_n_283),
        .mbypass_auto_in_1_a_bits_address(mbypass_auto_in_1_a_bits_address),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .\saved_opcode_reg[2] (hints_n_21),
        .saved_size({\a_repeater/saved_size [2],\a_repeater/saved_size [0]}),
        .\saved_size_reg[1] (\saved_size_reg[1]_0 ),
        .\saved_size_reg[1]_0 (\saved_size_reg[1]_1 ),
        .\saved_size_reg[2] (\cam_a_0_bits_size_reg[2] ),
        .\saved_size_reg[2]_0 (chiplink_n_293),
        .saved_source(\a_repeater/saved_source ),
        .\stalls_id_5_reg[0] (hints_n_13),
        .\stalls_id_6_reg[1] (fixer_1_n_120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLToAXI4 tl2axi4
       (.D(xbar_auto_in_a_bits_data),
        .DIA(axi4index_1_auto_in_awecho_tl_state_size),
        .E(_T),
        .Q({ram_len[3],ram_len[1]}),
        .QueueCompatibility_21_io_enq_ready(QueueCompatibility_21_io_enq_ready),
        .QueueCompatibility_5_io_enq_ready(QueueCompatibility_5_io_enq_ready),
        .a_first(a_first),
        .a_isPut(a_isPut),
        .axi4index_1_auto_in_arvalid(axi4index_1_auto_in_arvalid),
        .axi4index_1_auto_in_awvalid(axi4index_1_auto_in_awvalid),
        .\b_delay_reg[0]_0 (d_sel_shiftAmount),
        .\beatsLeft_reg[0] (tl2axi4_n_198),
        .bypass_reg_rep(_helpPP_T_4),
        .bypass_reg_rep_0(_helpPP_T_24),
        .\cam_a_0_bits_address_reg[31] (xbar_auto_in_a_bits_address),
        .\cam_a_0_bits_size_reg[0] (_out_arw_bits_len_T_3),
        .\cam_a_0_bits_size_reg[1] (xbar_auto_in_a_bits_mask),
        .\cam_a_0_bits_size_reg[2] (atomics_n_287),
        .\cam_a_0_bits_size_reg[2]_0 (queue_arw_deq_io_enq_bits_size),
        .\cam_a_0_bits_source_reg[0] (tl2axi4_n_216),
        .\cam_a_0_bits_source_reg[4] (atomics_n_303),
        .\cam_a_0_bits_source_reg[4]_0 (atomics_n_217),
        .\cam_a_0_bits_source_reg[4]_1 (atomics_n_116),
        .\cam_a_0_bits_source_reg[4]_2 (atomics_n_216),
        .\cam_a_0_bits_source_reg[5] (atomics_n_122),
        .\cam_a_0_bits_source_reg[5]_0 (cam_a_0_bits_source[5:4]),
        .\cam_a_0_bits_source_reg[6] (atomics_n_213),
        .\cam_a_0_bits_source_reg[6]_0 (atomics_n_211),
        .\cam_a_0_bits_source_reg[6]_1 (atomics_n_210),
        .\cam_a_0_bits_source_reg[6]_2 (atomics_n_212),
        .\cam_a_0_bits_source_reg[6]_3 (atomics_n_209),
        .\cam_a_0_bits_source_reg[6]_4 (atomics_n_208),
        .\cam_a_0_bits_source_reg[6]_5 (atomics_n_207),
        .\cam_a_0_bits_source_reg[6]_6 (atomics_n_214),
        .clk(clk),
        .count_10(count_10),
        .count_1002_out(count_1002_out),
        .count_11(count_11),
        .count_1103_out(count_1103_out),
        .count_12(count_12),
        .count_1204_out(count_1204_out),
        .count_13(count_13),
        .count_1305_out(count_1305_out),
        .count_14(count_14),
        .count_1406_out(count_1406_out),
        .count_15(count_15),
        .count_1507_out(count_1507_out),
        .count_16(count_16),
        .count_1608_out(count_1608_out),
        .count_17(count_17),
        .count_1709_out(count_1709_out),
        .count_18(count_18),
        .count_18010_out(count_18010_out),
        .count_19(count_19),
        .count_19011_out(count_19011_out),
        .\count_1_reg[0]_0 (tl2axi4_n_77),
        .\count_1_reg[0]_1 (atomics_n_222),
        .\count_1_reg[1]_0 (tl2axi4_n_57),
        .\count_1_reg[4]_0 ({count_1[4],count_1[0]}),
        .count_20(count_20),
        .count_20012_out(count_20012_out),
        .count_21(count_21),
        .count_21013_out(count_21013_out),
        .count_22(count_22),
        .count_22014_out(count_22014_out),
        .count_23(count_23),
        .count_23015_out(count_23015_out),
        .\count_2_reg[0]_0 (tl2axi4_n_79),
        .\count_2_reg[0]_1 (atomics_n_224),
        .\count_2_reg[1]_0 (count_2),
        .\count_2_reg[1]_1 (tl2axi4_n_59),
        .\count_3_reg[0]_0 (tl2axi4_n_80),
        .\count_3_reg[0]_1 (atomics_n_225),
        .\count_3_reg[1]_0 (count_3),
        .\count_3_reg[1]_1 (tl2axi4_n_61),
        .\count_4_reg[0]_0 (tl2axi4_n_81),
        .\count_4_reg[0]_1 (atomics_n_226),
        .\count_4_reg[1]_0 (tl2axi4_n_64),
        .\count_4_reg[4]_0 ({count_4[4],count_4[0]}),
        .\count_5_reg[0]_0 (tl2axi4_n_82),
        .\count_5_reg[0]_1 (atomics_n_227),
        .\count_5_reg[1]_0 (tl2axi4_n_67),
        .\count_5_reg[4]_0 ({count_5[4],count_5[0]}),
        .\count_6_reg[0]_0 (tl2axi4_n_83),
        .\count_6_reg[0]_1 (atomics_n_228),
        .\count_6_reg[1]_0 (tl2axi4_n_70),
        .\count_6_reg[4]_0 ({count_6[4],count_6[0]}),
        .\count_7_reg[0]_0 (tl2axi4_n_84),
        .\count_7_reg[0]_1 (atomics_n_229),
        .\count_7_reg[1]_0 (tl2axi4_n_73),
        .\count_7_reg[4]_0 ({count_7[4],count_7[0]}),
        .count_8_reg_0(tl2axi4_n_76),
        .count_9(count_9),
        .count_901_out(count_901_out),
        .count_9_reg_0(tl2axi4_n_28),
        .count_9_reg_1(tl2axi4_n_35),
        .count_9_reg_2(tl2axi4_n_217),
        .count_9_reg_3(tl2axi4_n_218),
        .\counter_reg[2]_0 (tl2axi4_n_196),
        .\counter_reg[2]_1 (tl2axi4_n_197),
        .\counter_reg[2]_2 (tl2axi4_n_206),
        .\counter_reg[2]_3 (tl2axi4_n_207),
        .\counter_reg[2]_4 (tl2axi4_n_209),
        .\counter_reg[2]_5 (tl2axi4_n_210),
        .\counter_reg[2]_6 (tl2axi4_n_211),
        .\counter_reg[2]_7 (tl2axi4_n_212),
        .deq_io_enq_valid(deq_io_enq_valid),
        .\deq_ptr_value_reg[0] (tl2axi4_n_237),
        .\deq_ptr_value_reg[0]_0 (tl2axi4_n_238),
        .do_enq(\QueueCompatibility_17/do_enq ),
        .doneAW(doneAW),
        .\enq_ptr_value_reg[0] (tl2axi4_n_31),
        .\enq_ptr_value_reg[0]_0 (\QueueCompatibility_21/do_enq ),
        .\enq_ptr_value_reg[4] (tl2axi4_n_29),
        .\enq_ptr_value_reg[4]_0 (tl2axi4_n_30),
        .\enq_ptr_value_reg[4]_1 (\QueueCompatibility_1/enq_ptr_value_reg ),
        .\enq_ptr_value_reg[4]_2 (\QueueCompatibility_17/enq_ptr_value_reg ),
        .fixer_1_auto_in_a_bits_source(fixer_1_auto_in_a_bits_source[5:4]),
        .full_reg(a_repeater_io_full),
        .io_axi4_0_araddr({io_axi4_0_araddr[31:30],io_axi4_0_araddr[2]}),
        .io_axi4_0_arlen({io_axi4_0_arlen[2],io_axi4_0_arlen[0]}),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arsize(io_axi4_0_arsize),
        .\io_axi4_0_awaddr[29] ({ram_addr[29:3],ram_addr[1:0]}),
        .\io_axi4_0_awid[1] (\io_axi4_0_awid[1] ),
        .\io_axi4_0_awid[2] (\io_axi4_0_awid[2] ),
        .\io_axi4_0_awid[3] (\io_axi4_0_awid[3] ),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_bready(io_axi4_0_bready),
        .io_axi4_0_bresp(io_axi4_0_bresp),
        .io_axi4_0_bvalid(io_axi4_0_bvalid),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_axi4_0_rready(io_axi4_0_rready),
        .io_axi4_0_rresp(io_axi4_0_rresp),
        .io_axi4_0_rvalid(io_axi4_0_rvalid),
        .io_axi4_0_wdata(io_axi4_0_wdata),
        .io_axi4_0_wlast(io_axi4_0_wlast),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wstrb(io_axi4_0_wstrb),
        .io_enq_bits_tl_state_source({axi4index_1_auto_in_awecho_tl_state_source[6],axi4index_1_auto_in_awecho_tl_state_source[3:1]}),
        .maybe_full(maybe_full_2),
        .maybe_full_0(maybe_full_0),
        .maybe_full_reg(tl2axi4_n_32),
        .maybe_full_reg_0(tl2axi4_n_34),
        .maybe_full_reg_1(tl2axi4_n_37),
        .maybe_full_reg_10(tl2axi4_n_48),
        .maybe_full_reg_11(tl2axi4_n_49),
        .maybe_full_reg_12(tl2axi4_n_50),
        .maybe_full_reg_13(tl2axi4_n_51),
        .maybe_full_reg_14(tl2axi4_n_52),
        .maybe_full_reg_15(tl2axi4_n_53),
        .maybe_full_reg_16(tl2axi4_n_54),
        .maybe_full_reg_17(tl2axi4_n_239),
        .maybe_full_reg_18(tl2axi4_n_240),
        .maybe_full_reg_19(atomics_n_218),
        .maybe_full_reg_2(tl2axi4_n_38),
        .maybe_full_reg_20(atomics_n_220),
        .maybe_full_reg_21(axi4yank_1_n_16),
        .maybe_full_reg_22(axi4yank_1_n_15),
        .maybe_full_reg_23(axi4yank_1_n_14),
        .maybe_full_reg_24(axi4yank_1_n_12),
        .maybe_full_reg_25(axi4yank_1_n_11),
        .maybe_full_reg_26(axi4yank_1_n_10),
        .maybe_full_reg_27(axi4yank_1_n_51),
        .maybe_full_reg_28(axi4yank_1_n_25),
        .maybe_full_reg_29(axi4yank_1_n_24),
        .maybe_full_reg_3(tl2axi4_n_39),
        .maybe_full_reg_30(axi4yank_1_n_23),
        .maybe_full_reg_31(axi4yank_1_n_22),
        .maybe_full_reg_32(axi4yank_1_n_21),
        .maybe_full_reg_33(axi4yank_1_n_20),
        .maybe_full_reg_34(axi4yank_1_n_19),
        .maybe_full_reg_35(axi4yank_1_n_18),
        .maybe_full_reg_36(axi4yank_1_n_17),
        .maybe_full_reg_37(axi4yank_1_n_47),
        .maybe_full_reg_38(atomics_n_223),
        .maybe_full_reg_39(axi4yank_1_n_13),
        .maybe_full_reg_4(tl2axi4_n_40),
        .maybe_full_reg_40(axi4yank_1_n_9),
        .maybe_full_reg_5(tl2axi4_n_41),
        .maybe_full_reg_6(tl2axi4_n_42),
        .maybe_full_reg_7(tl2axi4_n_43),
        .maybe_full_reg_8(tl2axi4_n_46),
        .maybe_full_reg_9(tl2axi4_n_47),
        .muxStateEarly_0(muxStateEarly_0),
        .muxStateEarly_1(muxStateEarly_1),
        .out_arw_valid(out_arw_valid),
        .queue_arw_deq_io_deq_bits_wen(queue_arw_deq_io_deq_bits_wen),
        .queue_arw_deq_io_deq_ready(queue_arw_deq_io_deq_ready),
        .\r_4_reg[0] (chiplink_auto_mbypass_out_a_bits_source[3]),
        .\ram_extra_id_reg[0] (\QueueCompatibility_15/do_enq ),
        .\ram_extra_id_reg[0]_0 (\QueueCompatibility_14/do_enq ),
        .\ram_extra_id_reg[0]_1 (\QueueCompatibility_13/do_enq ),
        .\ram_extra_id_reg[0]_10 (\QueueCompatibility_29/do_enq ),
        .\ram_extra_id_reg[0]_11 (\QueueCompatibility_28/do_enq ),
        .\ram_extra_id_reg[0]_12 (\QueueCompatibility_27/do_enq ),
        .\ram_extra_id_reg[0]_13 (\QueueCompatibility_26/do_enq ),
        .\ram_extra_id_reg[0]_14 (\QueueCompatibility_25/do_enq ),
        .\ram_extra_id_reg[0]_15 (\QueueCompatibility_24/do_enq ),
        .\ram_extra_id_reg[0]_16 (\QueueCompatibility_23/do_enq ),
        .\ram_extra_id_reg[0]_17 ({tl2axi4_n_242,tl2axi4_n_243}),
        .\ram_extra_id_reg[0]_2 (\QueueCompatibility_12/do_enq ),
        .\ram_extra_id_reg[0]_3 (\QueueCompatibility_11/do_enq ),
        .\ram_extra_id_reg[0]_4 (\QueueCompatibility_10/do_enq ),
        .\ram_extra_id_reg[0]_5 (\QueueCompatibility_9/do_enq ),
        .\ram_extra_id_reg[0]_6 (\QueueCompatibility_8/do_enq ),
        .\ram_extra_id_reg[0]_7 (\QueueCompatibility_7/do_enq ),
        .\ram_extra_id_reg[0]_8 (\QueueCompatibility_31/do_enq ),
        .\ram_extra_id_reg[0]_9 (\QueueCompatibility_30/do_enq ),
        .\ram_id_reg[0] (tl2axi4_n_241),
        .\ram_id_reg[0]_0 (atomics_n_196),
        .\ram_id_reg[0]_1 (atomics_n_197),
        .\ram_id_reg[0]_2 (atomics_n_70),
        .\ram_id_reg[0]_3 (\io_axi4_0_awid[0] ),
        .\ram_id_reg[2] ({tl2axi4_n_199,tl2axi4_n_200}),
        .\ram_tl_state_source_reg[1] (tl2axi4_n_20),
        .\ram_tl_state_source_reg[5] ({tl2axi4_n_244,tl2axi4_n_245,tl2axi4_n_246}),
        .ram_wen(\queue_arw_deq/ram_wen ),
        .\readys_mask_reg[1] (xbar_n_5),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .saved_source(\a_repeater/saved_source [3]),
        .write(write),
        .write_1(write_1),
        .write_1_reg_0(atomics_n_237),
        .write_2(write_2),
        .write_2_reg_0(atomics_n_236),
        .write_3(write_3),
        .write_3_reg_0(atomics_n_235),
        .write_4(write_4),
        .write_4_reg_0(atomics_n_234),
        .write_5(write_5),
        .write_5_reg_0(atomics_n_233),
        .write_6(write_6),
        .write_6_reg_0(atomics_n_232),
        .write_reg_0(atomics_n_238),
        .write_reg_1(atomics_n_296),
        .xbar_auto_in_a_bits_opcode(xbar_auto_in_a_bits_opcode[2]),
        .xbar_auto_in_a_bits_size(xbar_auto_in_a_bits_size),
        .xbar_auto_in_a_bits_source(xbar_auto_in_a_bits_source),
        .xbar_auto_out_0_d_bits_denied(xbar_auto_out_0_d_bits_denied),
        .xbar_auto_out_0_d_bits_opcode(xbar_auto_out_0_d_bits_opcode),
        .xbar_auto_out_0_d_valid(xbar_auto_out_0_d_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLWidthWidget widget
       (.clk(clk),
        .count_reg_0(widget_n_0),
        .count_reg_1(axi42tl_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLWidthWidget_1 widget_1
       (.D(hints_auto_in_a_bits_data),
        .E(chiplink_n_79),
        .Q(bundleOut_0_a_bits_mask_rdata_0),
        ._GEN_4(_GEN_4),
        ._GEN_6(_GEN_6),
        .atomics_auto_in_d_bits_denied(atomics_auto_in_d_bits_denied),
        .\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 (widget_1_n_3),
        .bundleOut_0_a_bits_data_rdata_written_once(bundleOut_0_a_bits_data_rdata_written_once),
        .\bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 (widget_1_n_73),
        .bundleOut_0_a_bits_mask_rdata_written_once(bundleOut_0_a_bits_mask_rdata_written_once),
        .bypass_reg_rep(chiplink_n_27),
        .bypass_reg_rep_0(chiplink_n_90),
        .\cam_d_0_data_reg[0] (indexes_0),
        .\cam_d_0_data_reg[10] (indexes_10),
        .\cam_d_0_data_reg[11] (indexes_11),
        .\cam_d_0_data_reg[12] (indexes_12),
        .\cam_d_0_data_reg[13] (indexes_13),
        .\cam_d_0_data_reg[14] (indexes_14),
        .\cam_d_0_data_reg[16] (indexes_16),
        .\cam_d_0_data_reg[17] (indexes_17),
        .\cam_d_0_data_reg[18] (indexes_18),
        .\cam_d_0_data_reg[19] (indexes_19),
        .\cam_d_0_data_reg[1] (indexes_1),
        .\cam_d_0_data_reg[20] (indexes_20),
        .\cam_d_0_data_reg[21] (indexes_21),
        .\cam_d_0_data_reg[22] (indexes_22),
        .\cam_d_0_data_reg[24] (indexes_24),
        .\cam_d_0_data_reg[25] (indexes_25),
        .\cam_d_0_data_reg[26] (indexes_26),
        .\cam_d_0_data_reg[27] (indexes_27),
        .\cam_d_0_data_reg[28] (indexes_28),
        .\cam_d_0_data_reg[29] (indexes_29),
        .\cam_d_0_data_reg[2] (indexes_2),
        .\cam_d_0_data_reg[30] (indexes_30),
        .\cam_d_0_data_reg[32] (indexes_32),
        .\cam_d_0_data_reg[33] (indexes_33),
        .\cam_d_0_data_reg[34] (indexes_34),
        .\cam_d_0_data_reg[35] (indexes_35),
        .\cam_d_0_data_reg[36] (indexes_36),
        .\cam_d_0_data_reg[37] (indexes_37),
        .\cam_d_0_data_reg[38] (indexes_38),
        .\cam_d_0_data_reg[3] (indexes_3),
        .\cam_d_0_data_reg[40] (indexes_40),
        .\cam_d_0_data_reg[41] (indexes_41),
        .\cam_d_0_data_reg[42] (indexes_42),
        .\cam_d_0_data_reg[43] (indexes_43),
        .\cam_d_0_data_reg[44] (indexes_44),
        .\cam_d_0_data_reg[45] (indexes_45),
        .\cam_d_0_data_reg[46] (indexes_46),
        .\cam_d_0_data_reg[48] (indexes_48),
        .\cam_d_0_data_reg[49] (indexes_49),
        .\cam_d_0_data_reg[4] (indexes_4),
        .\cam_d_0_data_reg[50] (indexes_50),
        .\cam_d_0_data_reg[51] (indexes_51),
        .\cam_d_0_data_reg[52] (indexes_52),
        .\cam_d_0_data_reg[53] (indexes_53),
        .\cam_d_0_data_reg[54] (indexes_54),
        .\cam_d_0_data_reg[56] (indexes_56),
        .\cam_d_0_data_reg[57] (indexes_57),
        .\cam_d_0_data_reg[58] (indexes_58),
        .\cam_d_0_data_reg[59] (indexes_59),
        .\cam_d_0_data_reg[5] (indexes_5),
        .\cam_d_0_data_reg[60] (indexes_60),
        .\cam_d_0_data_reg[61] (indexes_61),
        .\cam_d_0_data_reg[62] (indexes_62),
        .\cam_d_0_data_reg[63] (indexes_63),
        .\cam_d_0_data_reg[63]_0 (atomics_auto_in_d_bits_data[63:32]),
        .\cam_d_0_data_reg[6] (indexes_6),
        .\cam_d_0_data_reg[8] (indexes_8),
        .\cam_d_0_data_reg[9] (indexes_9),
        .chiplink_auto_mbypass_out_a_bits_data({chiplink_auto_mbypass_out_a_bits_data[20:14],chiplink_auto_mbypass_out_a_bits_data[9:0]}),
        .chiplink_auto_mbypass_out_a_bits_mask(chiplink_auto_mbypass_out_a_bits_mask),
        .chiplink_auto_mbypass_out_d_bits_denied(chiplink_auto_mbypass_out_d_bits_denied),
        .chiplink_auto_mbypass_out_d_bits_size(chiplink_auto_mbypass_out_d_bits_size),
        .clk(clk),
        .count_1(count_1_3),
        .count_1_reg_0(chiplink_n_242),
        .count_reg_0(chiplink_n_209),
        .\counter_3_reg[0] (widget_1_n_77),
        .\counter_3_reg[1] (chiplink_n_251),
        .\counter_3_reg[2] (widget_1_n_76),
        .\counter_3_reg[2]_0 (\mbypass/p_0_in__0 ),
        .\counter_3_reg[3] (\mbypass/counter_3_reg ),
        .d_io_deq_bits_denied(\sinkD/d_io_deq_bits_denied ),
        .d_replace(d_replace),
        .\elts_1_beats_reg[0] (\sinkD/d_io_deq_bits_size ),
        .full(\repeated_repeater/full ),
        .full_reg(chiplink_n_151),
        .full_reg_0(chiplink_n_80),
        .indexes_lo_15(indexes_lo_15),
        .indexes_lo_23(indexes_lo_23),
        .indexes_lo_31(indexes_lo_31),
        .indexes_lo_39(indexes_lo_39),
        .indexes_lo_47(indexes_lo_47),
        .indexes_lo_55(indexes_lo_55),
        .indexes_lo_7(indexes_lo_7),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .maybe_full(\sinkD/maybe_full ),
        .mbypass_auto_in_1_a_bits_data({mbypass_auto_in_1_a_bits_data[31:21],mbypass_auto_in_1_a_bits_data[13:10]}),
        .muxStateEarly_0(muxStateEarly_0_5),
        .\ram_data_reg[31] (chiplink_auto_mbypass_out_d_bits_data),
        .\ram_data_reg[31]_0 ({repeat_bundleIn_0_d_bits_data_mux_0[63:45],repeat_bundleIn_0_d_bits_data_mux_0[43:35],repeat_bundleIn_0_d_bits_data_mux_0[33:32]}),
        .ram_denied(\sinkD/d/ram_denied ),
        .\ram_opcode_reg[1] ({atomics_n_81,hints_auto_in_d_bits_opcode,xbar_n_8}),
        .\ram_opcode_reg[2] (chiplink_auto_mbypass_out_d_bits_opcode),
        .\ram_param_reg[1] (\repeated_repeater/saved_param ),
        .\ram_param_reg[1]_0 (xbar_auto_in_d_bits_param),
        .\ram_size_reg[2] (chiplink_n_409),
        .\ram_source_reg[5] (chiplink_auto_mbypass_out_d_bits_source),
        .repeat_count_reg_0(widget_1_n_69),
        .repeat_index(repeat_index),
        .repeat_sel_sel_sources_0(repeat_sel_sel_sources_0),
        .repeat_sel_sel_sources_0_reg_0(chiplink_n_241),
        .repeat_sel_sel_sources_1(repeat_sel_sel_sources_1),
        .repeat_sel_sel_sources_10(repeat_sel_sel_sources_10),
        .repeat_sel_sel_sources_10_reg_0(chiplink_n_236),
        .repeat_sel_sel_sources_11(repeat_sel_sel_sources_11),
        .repeat_sel_sel_sources_11_reg_0(chiplink_n_182),
        .repeat_sel_sel_sources_12(repeat_sel_sel_sources_12),
        .repeat_sel_sel_sources_12_reg_0(chiplink_n_235),
        .repeat_sel_sel_sources_13(repeat_sel_sel_sources_13),
        .repeat_sel_sel_sources_13_reg_0(chiplink_n_183),
        .repeat_sel_sel_sources_14(repeat_sel_sel_sources_14),
        .repeat_sel_sel_sources_14_reg_0(chiplink_n_234),
        .repeat_sel_sel_sources_15(repeat_sel_sel_sources_15),
        .repeat_sel_sel_sources_15_reg_0(chiplink_n_184),
        .repeat_sel_sel_sources_16(repeat_sel_sel_sources_16),
        .repeat_sel_sel_sources_16_reg_0(chiplink_n_233),
        .repeat_sel_sel_sources_17(repeat_sel_sel_sources_17),
        .repeat_sel_sel_sources_17_reg_0(chiplink_n_185),
        .repeat_sel_sel_sources_18(repeat_sel_sel_sources_18),
        .repeat_sel_sel_sources_18_reg_0(chiplink_n_232),
        .repeat_sel_sel_sources_19(repeat_sel_sel_sources_19),
        .repeat_sel_sel_sources_19_reg_0(chiplink_n_186),
        .repeat_sel_sel_sources_1_reg_0(chiplink_n_177),
        .repeat_sel_sel_sources_2(repeat_sel_sel_sources_2),
        .repeat_sel_sel_sources_20(repeat_sel_sel_sources_20),
        .repeat_sel_sel_sources_20_reg_0(chiplink_n_231),
        .repeat_sel_sel_sources_21(repeat_sel_sel_sources_21),
        .repeat_sel_sel_sources_21_reg_0(chiplink_n_187),
        .repeat_sel_sel_sources_22(repeat_sel_sel_sources_22),
        .repeat_sel_sel_sources_22_reg_0(chiplink_n_230),
        .repeat_sel_sel_sources_23(repeat_sel_sel_sources_23),
        .repeat_sel_sel_sources_23_reg_0(chiplink_n_188),
        .repeat_sel_sel_sources_24(repeat_sel_sel_sources_24),
        .repeat_sel_sel_sources_24_reg_0(chiplink_n_229),
        .repeat_sel_sel_sources_25(repeat_sel_sel_sources_25),
        .repeat_sel_sel_sources_25_reg_0(chiplink_n_189),
        .repeat_sel_sel_sources_26(repeat_sel_sel_sources_26),
        .repeat_sel_sel_sources_26_reg_0(chiplink_n_228),
        .repeat_sel_sel_sources_27(repeat_sel_sel_sources_27),
        .repeat_sel_sel_sources_27_reg_0(chiplink_n_190),
        .repeat_sel_sel_sources_28(repeat_sel_sel_sources_28),
        .repeat_sel_sel_sources_28_reg_0(chiplink_n_227),
        .repeat_sel_sel_sources_29(repeat_sel_sel_sources_29),
        .repeat_sel_sel_sources_29_reg_0(chiplink_n_191),
        .repeat_sel_sel_sources_2_reg_0(chiplink_n_240),
        .repeat_sel_sel_sources_3(repeat_sel_sel_sources_3),
        .repeat_sel_sel_sources_30(repeat_sel_sel_sources_30),
        .repeat_sel_sel_sources_30_reg_0(chiplink_n_226),
        .repeat_sel_sel_sources_31(repeat_sel_sel_sources_31),
        .repeat_sel_sel_sources_31_reg_0(chiplink_n_192),
        .repeat_sel_sel_sources_32(repeat_sel_sel_sources_32),
        .repeat_sel_sel_sources_32_reg_0(chiplink_n_225),
        .repeat_sel_sel_sources_33(repeat_sel_sel_sources_33),
        .repeat_sel_sel_sources_33_reg_0(chiplink_n_193),
        .repeat_sel_sel_sources_34(repeat_sel_sel_sources_34),
        .repeat_sel_sel_sources_34_reg_0(chiplink_n_224),
        .repeat_sel_sel_sources_35(repeat_sel_sel_sources_35),
        .repeat_sel_sel_sources_35_reg_0(chiplink_n_194),
        .repeat_sel_sel_sources_36(repeat_sel_sel_sources_36),
        .repeat_sel_sel_sources_36_reg_0(chiplink_n_223),
        .repeat_sel_sel_sources_37(repeat_sel_sel_sources_37),
        .repeat_sel_sel_sources_37_reg_0(chiplink_n_195),
        .repeat_sel_sel_sources_38(repeat_sel_sel_sources_38),
        .repeat_sel_sel_sources_38_reg_0(chiplink_n_222),
        .repeat_sel_sel_sources_39(repeat_sel_sel_sources_39),
        .repeat_sel_sel_sources_39_reg_0(chiplink_n_196),
        .repeat_sel_sel_sources_3_reg_0(chiplink_n_178),
        .repeat_sel_sel_sources_4(repeat_sel_sel_sources_4),
        .repeat_sel_sel_sources_40(repeat_sel_sel_sources_40),
        .repeat_sel_sel_sources_40_reg_0(chiplink_n_221),
        .repeat_sel_sel_sources_41(repeat_sel_sel_sources_41),
        .repeat_sel_sel_sources_41_reg_0(chiplink_n_197),
        .repeat_sel_sel_sources_42(repeat_sel_sel_sources_42),
        .repeat_sel_sel_sources_42_reg_0(chiplink_n_220),
        .repeat_sel_sel_sources_43(repeat_sel_sel_sources_43),
        .repeat_sel_sel_sources_43_reg_0(chiplink_n_198),
        .repeat_sel_sel_sources_44(repeat_sel_sel_sources_44),
        .repeat_sel_sel_sources_44_reg_0(chiplink_n_219),
        .repeat_sel_sel_sources_45(repeat_sel_sel_sources_45),
        .repeat_sel_sel_sources_45_reg_0(chiplink_n_199),
        .repeat_sel_sel_sources_46(repeat_sel_sel_sources_46),
        .repeat_sel_sel_sources_46_reg_0(chiplink_n_218),
        .repeat_sel_sel_sources_47(repeat_sel_sel_sources_47),
        .repeat_sel_sel_sources_47_reg_0(chiplink_n_200),
        .repeat_sel_sel_sources_48(repeat_sel_sel_sources_48),
        .repeat_sel_sel_sources_48_reg_0(chiplink_n_217),
        .repeat_sel_sel_sources_49(repeat_sel_sel_sources_49),
        .repeat_sel_sel_sources_49_reg_0(chiplink_n_201),
        .repeat_sel_sel_sources_4_reg_0(chiplink_n_239),
        .repeat_sel_sel_sources_5(repeat_sel_sel_sources_5),
        .repeat_sel_sel_sources_50(repeat_sel_sel_sources_50),
        .repeat_sel_sel_sources_50_reg_0(chiplink_n_216),
        .repeat_sel_sel_sources_51(repeat_sel_sel_sources_51),
        .repeat_sel_sel_sources_51_reg_0(chiplink_n_202),
        .repeat_sel_sel_sources_52(repeat_sel_sel_sources_52),
        .repeat_sel_sel_sources_52_reg_0(chiplink_n_215),
        .repeat_sel_sel_sources_53(repeat_sel_sel_sources_53),
        .repeat_sel_sel_sources_53_reg_0(chiplink_n_203),
        .repeat_sel_sel_sources_54(repeat_sel_sel_sources_54),
        .repeat_sel_sel_sources_54_reg_0(chiplink_n_214),
        .repeat_sel_sel_sources_55(repeat_sel_sel_sources_55),
        .repeat_sel_sel_sources_55_reg_0(chiplink_n_204),
        .repeat_sel_sel_sources_56(repeat_sel_sel_sources_56),
        .repeat_sel_sel_sources_56_reg_0(chiplink_n_213),
        .repeat_sel_sel_sources_57(repeat_sel_sel_sources_57),
        .repeat_sel_sel_sources_57_reg_0(chiplink_n_205),
        .repeat_sel_sel_sources_58(repeat_sel_sel_sources_58),
        .repeat_sel_sel_sources_58_reg_0(chiplink_n_212),
        .repeat_sel_sel_sources_59(repeat_sel_sel_sources_59),
        .repeat_sel_sel_sources_59_reg_0(chiplink_n_206),
        .repeat_sel_sel_sources_5_reg_0(chiplink_n_179),
        .repeat_sel_sel_sources_6(repeat_sel_sel_sources_6),
        .repeat_sel_sel_sources_60(repeat_sel_sel_sources_60),
        .repeat_sel_sel_sources_60_reg_0(chiplink_n_211),
        .repeat_sel_sel_sources_61(repeat_sel_sel_sources_61),
        .repeat_sel_sel_sources_61_reg_0(chiplink_n_207),
        .repeat_sel_sel_sources_62(repeat_sel_sel_sources_62),
        .repeat_sel_sel_sources_62_reg_0(chiplink_n_210),
        .repeat_sel_sel_sources_63(repeat_sel_sel_sources_63),
        .repeat_sel_sel_sources_63_reg_0(chiplink_n_208),
        .repeat_sel_sel_sources_6_reg_0(chiplink_n_238),
        .repeat_sel_sel_sources_7(repeat_sel_sel_sources_7),
        .repeat_sel_sel_sources_7_reg_0(chiplink_n_180),
        .repeat_sel_sel_sources_8(repeat_sel_sel_sources_8),
        .repeat_sel_sel_sources_8_reg_0(chiplink_n_237),
        .repeat_sel_sel_sources_9(repeat_sel_sel_sources_9),
        .repeat_sel_sel_sources_9_reg_0(chiplink_n_181),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .state_0_reg(xbar_n_2),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode),
        .xbar_auto_in_d_bits_size(xbar_auto_in_d_bits_size),
        .xbar_auto_in_d_bits_source(xbar_auto_in_d_bits_source));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLWidthWidget_2 widget_2
       (.D(xbar_auto_in_a_bits_size),
        .E(\c/do_enq ),
        .Q({\repeated_repeater/saved_source [5:4],\repeated_repeater/saved_source [0]}),
        .bypass_reg_rep(chiplink_n_317),
        .\cam_a_0_bits_source_reg[6] (xbar_auto_in_a_bits_source),
        .\cdc_reg_reg[10] (chiplink_n_319),
        .\cdc_reg_reg[11] ({mbypass_auto_in_1_c_bits_size[2],mbypass_auto_in_1_c_bits_size[0]}),
        .clk(clk),
        .count(count),
        .count_reg_0(err_n_141),
        .full(\repeated_repeater/full_4 ),
        .full_0(\repeated_repeater_1/full ),
        .hints_auto_in_c_valid(hints_auto_in_c_valid),
        .maybe_full(maybe_full_1),
        .maybe_full_reg(err_n_1),
        .maybe_full_reg_0(\repeated_repeater/_GEN_00 ),
        .mbypass_auto_in_1_c_bits_param(mbypass_auto_in_1_c_bits_param),
        .mbypass_auto_in_1_c_bits_source(mbypass_auto_in_1_c_bits_source),
        .\r_1_reg[0] (chiplink_n_311),
        .\r_2_reg[0] (chiplink_n_318),
        .\ram_opcode_reg[2] (err_auto_in_a_bits_opcode),
        .\ram_size_reg[2] (err_auto_in_a_bits_size),
        .\ram_source_reg[0] (\a/do_enq ),
        .\ram_source_reg[6] ({err_auto_in_a_bits_source[6],err_auto_in_a_bits_source[3:1]}),
        .repeat_count_1(repeat_count_1),
        .repeat_count_1_reg_0(chiplink_n_305),
        .repeat_count_1_reg_1(chiplink_n_306),
        .repeat_count_reg_0(widget_2_n_10),
        .repeat_count_reg_1(atomics_n_270),
        .repeat_count_reg_2(atomics_n_382),
        .resetn(resetn),
        .saved_opcode(\repeated_repeater_1/saved_opcode ),
        .saved_param(\repeated_repeater_1/saved_param ),
        .\saved_param_reg[1] (widget_2_n_2),
        .saved_size(\repeated_repeater_1/saved_size ),
        .saved_source(\repeated_repeater_1/saved_source ),
        .state_1_reg(xbar_auto_in_a_bits_opcode),
        .xbar_auto_out_1_a_valid(xbar_auto_out_1_a_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLXbar xbar
       (.atomics_auto_in_d_bits_denied(atomics_auto_in_d_bits_denied),
        .\beatsLeft_reg[0]_0 (xbar_n_20),
        .\cam_a_0_bits_source_reg[6] ({cam_a_0_bits_source[6],cam_a_0_bits_source[0]}),
        .cam_d_0_data(cam_d_0_data),
        .\cam_d_0_data_reg[63] (xbar_n_25),
        .\cam_d_0_data_reg[63]_0 (xbar_n_26),
        .cam_d_0_denied(cam_d_0_denied),
        .cam_d_0_denied_reg(xbar_n_15),
        .clk(clk),
        .count_17_reg(xbar_n_22),
        .\count_7_reg[1] (xbar_n_5),
        .count_9_reg(xbar_n_21),
        .count_reg(xbar_n_6),
        .count_reg_0(err_n_2),
        .d_drop(d_drop),
        .d_first(d_first),
        .\d_first_counter_reg[0] (xbar_n_3),
        .\d_first_counter_reg[0]_0 (xbar_n_23),
        .\d_first_counter_reg[0]_1 (atomics_n_4),
        .\d_first_counter_reg[0]_2 (fixer_1_n_113),
        .\d_first_counter_reg[1] (xbar_n_24),
        .\d_first_counter_reg[1]_0 (xbar_n_28),
        .\d_first_counter_reg[1]_1 (atomics_n_3),
        .\d_first_counter_reg[1]_2 (fixer_1_n_114),
        .\d_first_counter_reg[2] (xbar_n_16),
        .\d_first_counter_reg[2]_0 (atomics_n_2),
        .\d_first_counter_reg[2]_1 (fixer_1_n_112),
        .d_replace(d_replace),
        .d_sel_shiftAmount(d_sel_shiftAmount),
        .err_auto_in_d_bits_opcode(err_auto_in_d_bits_opcode),
        .err_auto_in_d_bits_size(err_auto_in_d_bits_size),
        .flight_113_reg(xbar_n_29),
        .flight_114_reg(xbar_n_30),
        .flight_17_reg(xbar_n_31),
        .flight_18_reg(xbar_n_32),
        .io_axi4_0_bid(io_axi4_0_bid[3]),
        .io_axi4_0_bvalid(io_axi4_0_bvalid),
        .io_axi4_0_rid(io_axi4_0_rid[3]),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_axi4_0_rvalid(io_axi4_0_rvalid),
        .muxStateEarly_0(muxStateEarly_0_5),
        .muxStateEarly_1(muxStateEarly_1_6),
        .\ram_opcode_reg[2] (err_n_129),
        .\ram_opcode_reg[2]_0 (xbar_auto_in_d_bits_opcode[1]),
        .\ram_size_reg[0] (err_n_139),
        .\ram_size_reg[1] (err_n_128),
        .\ram_source_reg[6] ({a_io_deq_bits_source[6:4],a_io_deq_bits_source[0]}),
        .\readys_mask_reg[0]_0 (xbar_n_4),
        .resetn(resetn),
        .resetn_0(chiplink_n_25),
        .\saved_opcode_reg[1] ({hints_auto_in_d_bits_opcode,xbar_n_8}),
        .\saved_opcode_reg[2] (xbar_n_2),
        .state_1_reg_0(xbar_n_27),
        .state_1_reg_1(err_n_7),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode[0]),
        .xbar_auto_in_d_bits_size(xbar_auto_in_d_bits_size),
        .xbar_auto_in_d_bits_source({xbar_auto_in_d_bits_source[6:4],xbar_auto_in_d_bits_source[0]}),
        .xbar_auto_in_d_ready(xbar_auto_in_d_ready),
        .xbar_auto_out_0_d_bits_denied(xbar_auto_out_0_d_bits_denied),
        .xbar_auto_out_0_d_bits_opcode(xbar_auto_out_0_d_bits_opcode),
        .xbar_auto_out_0_d_bits_size(xbar_auto_out_0_d_bits_size),
        .xbar_auto_out_0_d_bits_source({xbar_auto_out_0_d_bits_source[6:4],xbar_auto_out_0_d_bits_source[0]}),
        .xbar_auto_out_0_d_valid(xbar_auto_out_0_d_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLXbar_1 xbar_1
       (.D({chiplink_n_243,chiplink_n_244}),
        .Q(beatsLeft),
        .\beatsLeft_reg[0]_0 (xbar_1_n_10),
        .\beatsLeft_reg[2]_0 (xbar_1_n_2),
        .\beatsLeft_reg[3]_0 (xbar_1_n_7),
        .bypass_reg_reg(chiplink_n_246),
        .\cdc_reg_reg[10] (chiplink_n_247),
        .\cdc_reg_reg[11] (chiplink_n_84),
        .clk(clk),
        .\counter_3_reg[0] (xbar_1_n_9),
        .maybe_full_reg(axi42tl_n_0),
        .muxStateEarly_0(muxStateEarly_0_7),
        .\q_last_count_reg[0] (xbar_1_n_11),
        .\r_1_reg[0] (chiplink_n_312),
        .resetn(chiplink_n_25),
        .state_0(state_0),
        .state_0_reg_0(chiplink_n_245),
        .sync_0_reg(chiplink_n_85),
        .xbar_1_auto_in_d_valid(xbar_1_auto_in_d_valid),
        .xbar_1_auto_out_0_d_valid(xbar_1_auto_out_0_d_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChiplinkBridge
   (ADDRARDADDR,
    \hqb/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg ,
    E,
    \enq_ptr_reg[0] ,
    Q,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    \hqe/fq/ram/ram_ext/ram_reg_0 ,
    \enq_ptr_reg[0]_0 ,
    \enq_ptr_reg[0]_1 ,
    \enq_ptr_reg[0]_2 ,
    \io_axi4_0_awid[3] ,
    \io_axi4_0_awid[2] ,
    \io_axi4_0_awid[0] ,
    io_axi4_0_bready,
    io_axi4_0_araddr,
    \hqa/fq/ram/ram_ext/ram_reg ,
    \hqb/fq/ram/ram_ext/ram_reg_0 ,
    \hqc/fq/ram/ram_ext/ram_reg_0 ,
    chiplink_tx_rst,
    chiplink_tx_send,
    chiplink_tx_data,
    io_axi4_0_wvalid,
    io_axi4_0_rready,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_wlast,
    io_axi4_0_arlen,
    \io_axi4_0_awid[1] ,
    io_axi4_0_arsize,
    io_axi4_0_arvalid,
    io_axi4_0_awvalid,
    chiplink_rx_clk,
    chiplink_rx_send,
    chiplink_rx_rst,
    clk,
    DOBDO,
    resetn,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    io_axi4_0_bvalid,
    io_axi4_0_rvalid,
    io_axi4_0_arready,
    io_axi4_0_bid,
    io_axi4_0_awready,
    io_axi4_0_wready,
    chiplink_rx_data,
    ram_R0_data,
    DOADO,
    ram_R0_data_0,
    \hqd/fq/ram/ram_ext/ram_reg_1 ,
    io_axi4_0_bresp,
    io_axi4_0_rresp,
    io_axi4_0_rdata);
  output [4:0]ADDRARDADDR;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output [0:0]E;
  output [0:0]\enq_ptr_reg[0] ;
  output [31:0]Q;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]\enq_ptr_reg[0]_0 ;
  output [0:0]\enq_ptr_reg[0]_1 ;
  output [0:0]\enq_ptr_reg[0]_2 ;
  output \io_axi4_0_awid[3] ;
  output \io_axi4_0_awid[2] ;
  output \io_axi4_0_awid[0] ;
  output io_axi4_0_bready;
  output [31:0]io_axi4_0_araddr;
  output [4:0]\hqa/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  output chiplink_tx_rst;
  output chiplink_tx_send;
  output [7:0]chiplink_tx_data;
  output io_axi4_0_wvalid;
  output io_axi4_0_rready;
  output [63:0]io_axi4_0_wdata;
  output [7:0]io_axi4_0_wstrb;
  output io_axi4_0_wlast;
  output [3:0]io_axi4_0_arlen;
  output \io_axi4_0_awid[1] ;
  output [1:0]io_axi4_0_arsize;
  output io_axi4_0_arvalid;
  output io_axi4_0_awvalid;
  input chiplink_rx_clk;
  input chiplink_rx_send;
  input chiplink_rx_rst;
  input clk;
  input [0:0]DOBDO;
  input resetn;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input io_axi4_0_bvalid;
  input io_axi4_0_rvalid;
  input io_axi4_0_arready;
  input [3:0]io_axi4_0_bid;
  input io_axi4_0_awready;
  input io_axi4_0_wready;
  input [7:0]chiplink_rx_data;
  input [31:0]ram_R0_data;
  input [6:0]DOADO;
  input [24:0]ram_R0_data_0;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  input [1:0]io_axi4_0_bresp;
  input [1:0]io_axi4_0_rresp;
  input [63:0]io_axi4_0_rdata;

  wire [4:0]ADDRARDADDR;
  wire [6:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [31:0]Q;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_rst;
  wire chiplink_rx_send;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire [0:0]\enq_ptr_reg[0] ;
  wire [0:0]\enq_ptr_reg[0]_0 ;
  wire [0:0]\enq_ptr_reg[0]_1 ;
  wire [0:0]\enq_ptr_reg[0]_2 ;
  wire [4:0]\hqa/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  wire [31:0]io_axi4_0_araddr;
  wire [3:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire [1:0]io_axi4_0_arsize;
  wire io_axi4_0_arvalid;
  wire \io_axi4_0_awid[0] ;
  wire \io_axi4_0_awid[1] ;
  wire \io_axi4_0_awid[2] ;
  wire \io_axi4_0_awid[3] ;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bready;
  wire [1:0]io_axi4_0_bresp;
  wire io_axi4_0_bvalid;
  wire [63:0]io_axi4_0_rdata;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rready;
  wire [1:0]io_axi4_0_rresp;
  wire io_axi4_0_rvalid;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire io_axi4_0_wvalid;
  wire [31:0]ram_R0_data;
  wire [24:0]ram_R0_data_0;
  wire resetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChipLinkBridgeLazy clBridge
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .O618(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .O623(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .O628(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .O633(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .Q(Q),
        .chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_data(chiplink_rx_data),
        .chiplink_rx_rst(chiplink_rx_rst),
        .chiplink_rx_send(chiplink_rx_send),
        .chiplink_tx_data(chiplink_tx_data),
        .chiplink_tx_rst(chiplink_tx_rst),
        .chiplink_tx_send(chiplink_tx_send),
        .clk(clk),
        .\enq_ptr_reg[0] (\enq_ptr_reg[0] ),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0]_0 ),
        .\enq_ptr_reg[0]_1 (\enq_ptr_reg[0]_1 ),
        .\enq_ptr_reg[0]_2 (\enq_ptr_reg[0]_2 ),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (\hqd/fq/ram/ram_ext/ram_reg_1 ),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .io_axi4_0_araddr(io_axi4_0_araddr),
        .io_axi4_0_arlen(io_axi4_0_arlen),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arsize(io_axi4_0_arsize),
        .io_axi4_0_arvalid(io_axi4_0_arvalid),
        .\io_axi4_0_awid[0] (\io_axi4_0_awid[0] ),
        .\io_axi4_0_awid[1] (\io_axi4_0_awid[1] ),
        .\io_axi4_0_awid[2] (\io_axi4_0_awid[2] ),
        .\io_axi4_0_awid[3] (\io_axi4_0_awid[3] ),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_awvalid(io_axi4_0_awvalid),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_bready(io_axi4_0_bready),
        .io_axi4_0_bresp(io_axi4_0_bresp),
        .io_axi4_0_bvalid(io_axi4_0_bvalid),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_axi4_0_rready(io_axi4_0_rready),
        .io_axi4_0_rresp(io_axi4_0_rresp),
        .io_axi4_0_rvalid(io_axi4_0_rvalid),
        .io_axi4_0_wdata(io_axi4_0_wdata),
        .io_axi4_0_wlast(io_axi4_0_wlast),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wstrb(io_axi4_0_wstrb),
        .io_axi4_0_wvalid(io_axi4_0_wvalid),
        .out(\hqa/fq/ram/ram_ext/ram_reg ),
        .ram_R0_data(ram_R0_data),
        .ram_R0_data_0(ram_R0_data_0),
        .resetn(resetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w100
   (DI,
    \tx_d_reg[7] ,
    D,
    S,
    Q,
    source_valid_io_out,
    valid_reg_reg,
    valid_1_reg,
    sync_0_reg,
    CO,
    E,
    \mem_0_d_reg[19] ,
    clk);
  output [1:0]DI;
  output [5:0]\tx_d_reg[7] ;
  output [11:0]D;
  output [1:0]S;
  input [14:0]Q;
  input source_valid_io_out;
  input valid_reg_reg;
  input valid_1_reg;
  input sync_0_reg;
  input [0:0]CO;
  input [0:0]E;
  input [19:0]\mem_0_d_reg[19] ;
  input clk;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [14:0]Q;
  wire [1:0]S;
  wire \cdc_reg_reg_n_0_[26] ;
  wire \cdc_reg_reg_n_0_[27] ;
  wire \cdc_reg_reg_n_0_[28] ;
  wire \cdc_reg_reg_n_0_[29] ;
  wire \cdc_reg_reg_n_0_[30] ;
  wire \cdc_reg_reg_n_0_[31] ;
  wire \cdc_reg_reg_n_0_[32] ;
  wire \cdc_reg_reg_n_0_[33] ;
  wire \cdc_reg_reg_n_0_[34] ;
  wire \cdc_reg_reg_n_0_[35] ;
  wire \cdc_reg_reg_n_0_[36] ;
  wire \cdc_reg_reg_n_0_[37] ;
  wire \cdc_reg_reg_n_0_[38] ;
  wire \cdc_reg_reg_n_0_[39] ;
  wire clk;
  wire [19:0]\mem_0_d_reg[19] ;
  wire source_valid_io_out;
  wire sync_0_reg;
  wire \tx_d[11]_i_2__0_n_0 ;
  wire \tx_d[11]_i_3_n_0 ;
  wire \tx_d[11]_i_4__0_n_0 ;
  wire \tx_d[11]_i_5__0_n_0 ;
  wire \tx_d[11]_i_6__0_n_0 ;
  wire \tx_d[11]_i_7__0_n_0 ;
  wire \tx_d[11]_i_8__0_n_0 ;
  wire \tx_d[11]_i_9_n_0 ;
  wire \tx_d[15]_i_2__0_n_0 ;
  wire \tx_d[15]_i_3_n_0 ;
  wire \tx_d[15]_i_4__0_n_0 ;
  wire \tx_d[15]_i_5__0_n_0 ;
  wire \tx_d[15]_i_6__0_n_0 ;
  wire \tx_d[15]_i_7__0_n_0 ;
  wire \tx_d[15]_i_8_n_0 ;
  wire \tx_d[15]_i_9_n_0 ;
  wire \tx_d[19]_i_2__0_n_0 ;
  wire \tx_d[19]_i_3_n_0 ;
  wire \tx_d[19]_i_4_n_0 ;
  wire \tx_d[19]_i_5__0_n_0 ;
  wire \tx_d[19]_i_6__0_n_0 ;
  wire \tx_d[19]_i_7__0_n_0 ;
  wire \tx_d[19]_i_8__0_n_0 ;
  wire \tx_d[19]_i_9__0_n_0 ;
  wire \tx_d_reg[11]_i_1_n_0 ;
  wire \tx_d_reg[11]_i_1_n_1 ;
  wire \tx_d_reg[11]_i_1_n_2 ;
  wire \tx_d_reg[11]_i_1_n_3 ;
  wire \tx_d_reg[15]_i_1_n_0 ;
  wire \tx_d_reg[15]_i_1_n_1 ;
  wire \tx_d_reg[15]_i_1_n_2 ;
  wire \tx_d_reg[15]_i_1_n_3 ;
  wire \tx_d_reg[19]_i_1_n_1 ;
  wire \tx_d_reg[19]_i_1_n_2 ;
  wire \tx_d_reg[19]_i_1_n_3 ;
  wire [5:0]\tx_d_reg[7] ;
  wire valid_1_reg;
  wire valid_reg_reg;
  wire [3:3]\NLW_tx_d_reg[19]_i_1_CO_UNCONNECTED ;

  FDRE \cdc_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [0]),
        .Q(\tx_d_reg[7] [0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [1]),
        .Q(\tx_d_reg[7] [1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [2]),
        .Q(\tx_d_reg[7] [2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [3]),
        .Q(\tx_d_reg[7] [3]),
        .R(1'b0));
  FDRE \cdc_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [4]),
        .Q(\tx_d_reg[7] [4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [5]),
        .Q(\tx_d_reg[7] [5]),
        .R(1'b0));
  FDRE \cdc_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [6]),
        .Q(\cdc_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [7]),
        .Q(\cdc_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [8]),
        .Q(\cdc_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [9]),
        .Q(\cdc_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [10]),
        .Q(\cdc_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [11]),
        .Q(\cdc_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[32] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [12]),
        .Q(\cdc_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[33] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [13]),
        .Q(\cdc_reg_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[34] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [14]),
        .Q(\cdc_reg_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[35] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [15]),
        .Q(\cdc_reg_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[36] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [16]),
        .Q(\cdc_reg_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[37] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [17]),
        .Q(\cdc_reg_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[38] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [18]),
        .Q(\cdc_reg_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \cdc_reg_reg[39] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_d_reg[19] [19]),
        .Q(\cdc_reg_reg_n_0_[39] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[11]_i_2__0 
       (.I0(\cdc_reg_reg_n_0_[29] ),
        .I1(Q[4]),
        .I2(\cdc_reg_reg_n_0_[30] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[5]),
        .O(\tx_d[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[11]_i_3 
       (.I0(\cdc_reg_reg_n_0_[28] ),
        .I1(Q[3]),
        .I2(\cdc_reg_reg_n_0_[29] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[4]),
        .O(\tx_d[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB00000000BBBBBBB)) 
    \tx_d[11]_i_4__0 
       (.I0(Q[2]),
        .I1(valid_1_reg),
        .I2(\cdc_reg_reg_n_0_[28] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[3]),
        .O(\tx_d[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h60000000)) 
    \tx_d[11]_i_5__0 
       (.I0(valid_1_reg),
        .I1(Q[2]),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(\cdc_reg_reg_n_0_[27] ),
        .O(\tx_d[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[11]_i_6__0 
       (.I0(\tx_d[11]_i_2__0_n_0 ),
        .I1(Q[6]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[31] ),
        .I4(Q[5]),
        .I5(\cdc_reg_reg_n_0_[30] ),
        .O(\tx_d[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[11]_i_7__0 
       (.I0(\tx_d[11]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[30] ),
        .I4(Q[4]),
        .I5(\cdc_reg_reg_n_0_[29] ),
        .O(\tx_d[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[11]_i_8__0 
       (.I0(\tx_d[11]_i_4__0_n_0 ),
        .I1(Q[4]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[29] ),
        .I4(Q[3]),
        .I5(\cdc_reg_reg_n_0_[28] ),
        .O(\tx_d[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966696696996966)) 
    \tx_d[11]_i_9 
       (.I0(\tx_d[11]_i_5__0_n_0 ),
        .I1(Q[3]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[28] ),
        .I4(valid_1_reg),
        .I5(Q[2]),
        .O(\tx_d[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[15]_i_2__0 
       (.I0(\cdc_reg_reg_n_0_[33] ),
        .I1(Q[8]),
        .I2(\cdc_reg_reg_n_0_[34] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[9]),
        .O(\tx_d[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[15]_i_3 
       (.I0(\cdc_reg_reg_n_0_[32] ),
        .I1(Q[7]),
        .I2(\cdc_reg_reg_n_0_[33] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[8]),
        .O(\tx_d[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[15]_i_4__0 
       (.I0(\cdc_reg_reg_n_0_[31] ),
        .I1(Q[6]),
        .I2(\cdc_reg_reg_n_0_[32] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[7]),
        .O(\tx_d[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[15]_i_5__0 
       (.I0(\cdc_reg_reg_n_0_[30] ),
        .I1(Q[5]),
        .I2(\cdc_reg_reg_n_0_[31] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[6]),
        .O(\tx_d[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[15]_i_6__0 
       (.I0(\tx_d[15]_i_2__0_n_0 ),
        .I1(Q[10]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[35] ),
        .I4(Q[9]),
        .I5(\cdc_reg_reg_n_0_[34] ),
        .O(\tx_d[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[15]_i_7__0 
       (.I0(\tx_d[15]_i_3_n_0 ),
        .I1(Q[9]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[34] ),
        .I4(Q[8]),
        .I5(\cdc_reg_reg_n_0_[33] ),
        .O(\tx_d[15]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[15]_i_8 
       (.I0(\tx_d[15]_i_4__0_n_0 ),
        .I1(Q[8]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[33] ),
        .I4(Q[7]),
        .I5(\cdc_reg_reg_n_0_[32] ),
        .O(\tx_d[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[15]_i_9 
       (.I0(\tx_d[15]_i_5__0_n_0 ),
        .I1(Q[7]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[32] ),
        .I4(Q[6]),
        .I5(\cdc_reg_reg_n_0_[31] ),
        .O(\tx_d[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[19]_i_2__0 
       (.I0(\cdc_reg_reg_n_0_[36] ),
        .I1(Q[11]),
        .I2(\cdc_reg_reg_n_0_[37] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[12]),
        .O(\tx_d[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[19]_i_3 
       (.I0(\cdc_reg_reg_n_0_[35] ),
        .I1(Q[10]),
        .I2(\cdc_reg_reg_n_0_[36] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[11]),
        .O(\tx_d[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE00000000ECCCCCC)) 
    \tx_d[19]_i_4 
       (.I0(\cdc_reg_reg_n_0_[34] ),
        .I1(Q[9]),
        .I2(\cdc_reg_reg_n_0_[35] ),
        .I3(valid_reg_reg),
        .I4(source_valid_io_out),
        .I5(Q[10]),
        .O(\tx_d[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC6C9636CC3CC6966)) 
    \tx_d[19]_i_5__0 
       (.I0(\tx_d[19]_i_9__0_n_0 ),
        .I1(Q[14]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[39] ),
        .I4(Q[13]),
        .I5(\cdc_reg_reg_n_0_[38] ),
        .O(\tx_d[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[19]_i_6__0 
       (.I0(\tx_d[19]_i_2__0_n_0 ),
        .I1(Q[13]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[38] ),
        .I4(Q[12]),
        .I5(\cdc_reg_reg_n_0_[37] ),
        .O(\tx_d[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[19]_i_7__0 
       (.I0(\tx_d[19]_i_3_n_0 ),
        .I1(Q[12]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[37] ),
        .I4(Q[11]),
        .I5(\cdc_reg_reg_n_0_[36] ),
        .O(\tx_d[19]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    \tx_d[19]_i_8__0 
       (.I0(\tx_d[19]_i_4_n_0 ),
        .I1(Q[11]),
        .I2(sync_0_reg),
        .I3(\cdc_reg_reg_n_0_[36] ),
        .I4(Q[10]),
        .I5(\cdc_reg_reg_n_0_[35] ),
        .O(\tx_d[19]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \tx_d[19]_i_9__0 
       (.I0(Q[12]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(\cdc_reg_reg_n_0_[37] ),
        .O(\tx_d[19]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \tx_d[7]_i_2__0 
       (.I0(valid_1_reg),
        .I1(Q[2]),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(\cdc_reg_reg_n_0_[27] ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hEAAA8000)) 
    \tx_d[7]_i_3 
       (.I0(Q[0]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(\tx_d_reg[7] [5]),
        .I4(valid_1_reg),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hCCCC69663C3C6696)) 
    \tx_d[7]_i_6__0 
       (.I0(\cdc_reg_reg_n_0_[27] ),
        .I1(Q[2]),
        .I2(valid_1_reg),
        .I3(\cdc_reg_reg_n_0_[26] ),
        .I4(sync_0_reg),
        .I5(Q[1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \tx_d[7]_i_7__0 
       (.I0(DI[0]),
        .I1(Q[1]),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(\cdc_reg_reg_n_0_[26] ),
        .I5(valid_1_reg),
        .O(S[0]));
  CARRY4 \tx_d_reg[11]_i_1 
       (.CI(CO),
        .CO({\tx_d_reg[11]_i_1_n_0 ,\tx_d_reg[11]_i_1_n_1 ,\tx_d_reg[11]_i_1_n_2 ,\tx_d_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d[11]_i_2__0_n_0 ,\tx_d[11]_i_3_n_0 ,\tx_d[11]_i_4__0_n_0 ,\tx_d[11]_i_5__0_n_0 }),
        .O(D[3:0]),
        .S({\tx_d[11]_i_6__0_n_0 ,\tx_d[11]_i_7__0_n_0 ,\tx_d[11]_i_8__0_n_0 ,\tx_d[11]_i_9_n_0 }));
  CARRY4 \tx_d_reg[15]_i_1 
       (.CI(\tx_d_reg[11]_i_1_n_0 ),
        .CO({\tx_d_reg[15]_i_1_n_0 ,\tx_d_reg[15]_i_1_n_1 ,\tx_d_reg[15]_i_1_n_2 ,\tx_d_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d[15]_i_2__0_n_0 ,\tx_d[15]_i_3_n_0 ,\tx_d[15]_i_4__0_n_0 ,\tx_d[15]_i_5__0_n_0 }),
        .O(D[7:4]),
        .S({\tx_d[15]_i_6__0_n_0 ,\tx_d[15]_i_7__0_n_0 ,\tx_d[15]_i_8_n_0 ,\tx_d[15]_i_9_n_0 }));
  CARRY4 \tx_d_reg[19]_i_1 
       (.CI(\tx_d_reg[15]_i_1_n_0 ),
        .CO({\NLW_tx_d_reg[19]_i_1_CO_UNCONNECTED [3],\tx_d_reg[19]_i_1_n_1 ,\tx_d_reg[19]_i_1_n_2 ,\tx_d_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tx_d[19]_i_2__0_n_0 ,\tx_d[19]_i_3_n_0 ,\tx_d[19]_i_4_n_0 }),
        .O(D[11:8]),
        .S({\tx_d[19]_i_5__0_n_0 ,\tx_d[19]_i_6__0_n_0 ,\tx_d[19]_i_7__0_n_0 ,\tx_d[19]_i_8__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "FPGA_ClockCrossingReg_w100" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w100_9
   (S,
    \rx_d_reg[3] ,
    \rx_b_reg[3] ,
    \rx_a_reg[3] ,
    \rx_a_reg[7] ,
    \rx_a_reg[11] ,
    \rx_a_reg[15] ,
    \rx_a_reg[19] ,
    \rx_b_reg[7] ,
    \rx_b_reg[11] ,
    \rx_b_reg[15] ,
    \rx_b_reg[19] ,
    \rx_c_reg[3] ,
    \rx_c_reg[7] ,
    \rx_c_reg[11] ,
    \rx_c_reg[15] ,
    \rx_c_reg[19] ,
    \rx_d_reg[7] ,
    \rx_d_reg[11] ,
    \rx_d_reg[15] ,
    \rx_d_reg[19] ,
    \rx_e_reg[7] ,
    \rx_e_reg[11] ,
    \rx_e_reg[15] ,
    \rx_e_reg[19] ,
    \rx_a_reg[19]_0 ,
    Q,
    valid_1_reg,
    \rx_e_reg[3] ,
    source_valid_io_out,
    valid_reg_reg,
    \rx_d_reg[19]_0 ,
    \rx_d_reg[4] ,
    \rx_d_reg[8] ,
    \rx_b_reg[19]_0 ,
    \rx_b_reg[2] ,
    \rx_a_reg[19]_1 ,
    \rx_a_reg[9] ,
    _rx_T_1_a,
    \rx_a_reg[4] ,
    \rx_a_reg[5] ,
    \rx_a_reg[7]_0 ,
    \rx_a_reg[10] ,
    \rx_a_reg[9]_0 ,
    \rx_a_reg[11]_0 ,
    \rx_a_reg[12] ,
    \rx_a_reg[12]_0 ,
    \rx_a_reg[15]_0 ,
    msb_hi_1,
    \rx_a_reg[17] ,
    \rx_b_reg[1] ,
    \rx_b_reg[3]_0 ,
    \rx_b_reg[4] ,
    \rx_b_reg[11]_0 ,
    _rx_T_1_b,
    \rx_b_reg[8] ,
    \rx_b_reg[11]_1 ,
    \rx_b_reg[13] ,
    \rx_b_reg[17] ,
    \rx_b_reg[19]_1 ,
    D,
    _rx_T_1_c,
    \rx_c_reg[4] ,
    \rx_c_reg[19]_0 ,
    \rx_c_reg[5] ,
    \rx_c_reg[8] ,
    \rx_c_reg[8]_0 ,
    \rx_c_reg[9] ,
    \rx_c_reg[11]_0 ,
    \rx_c_reg[12] ,
    \rx_c_reg[17] ,
    \rx_c_reg[19]_1 ,
    \rx_d_reg[1] ,
    \rx_d_reg[4]_0 ,
    \rx_d_reg[5] ,
    DI,
    \rx_d_reg[8]_0 ,
    \rx_d_reg[9] ,
    \rx_d_reg[11]_0 ,
    \rx_d_reg[12] ,
    \rx_d_reg[12]_0 ,
    \rx_d_reg[17] ,
    \rx_d_reg[19]_1 ,
    _rx_T_1_e,
    \rx_e_reg[6] ,
    \rx_e_reg[4] ,
    \rx_e_reg[5] ,
    \rx_e_reg[7]_0 ,
    \rx_e_reg[9] ,
    \rx_e_reg[9]_0 ,
    \rx_e_reg[12] ,
    \rx_e_reg[12]_0 ,
    \rx_e_reg[16] ,
    \rx_e_reg[13] ,
    \rx_e_reg[17] ,
    E,
    \mem_0_a_reg[19] ,
    clk);
  output [3:0]S;
  output [3:0]\rx_d_reg[3] ;
  output [3:0]\rx_b_reg[3] ;
  output [2:0]\rx_a_reg[3] ;
  output [3:0]\rx_a_reg[7] ;
  output [3:0]\rx_a_reg[11] ;
  output [2:0]\rx_a_reg[15] ;
  output [2:0]\rx_a_reg[19] ;
  output [2:0]\rx_b_reg[7] ;
  output [3:0]\rx_b_reg[11] ;
  output [3:0]\rx_b_reg[15] ;
  output [1:0]\rx_b_reg[19] ;
  output [2:0]\rx_c_reg[3] ;
  output [3:0]\rx_c_reg[7] ;
  output [3:0]\rx_c_reg[11] ;
  output [2:0]\rx_c_reg[15] ;
  output [1:0]\rx_c_reg[19] ;
  output [3:0]\rx_d_reg[7] ;
  output [3:0]\rx_d_reg[11] ;
  output [2:0]\rx_d_reg[15] ;
  output [1:0]\rx_d_reg[19] ;
  output [3:0]\rx_e_reg[7] ;
  output [3:0]\rx_e_reg[11] ;
  output [1:0]\rx_e_reg[15] ;
  output [2:0]\rx_e_reg[19] ;
  output [15:0]\rx_a_reg[19]_0 ;
  input [14:0]Q;
  input valid_1_reg;
  input \rx_e_reg[3] ;
  input source_valid_io_out;
  input valid_reg_reg;
  input [14:0]\rx_d_reg[19]_0 ;
  input \rx_d_reg[4] ;
  input \rx_d_reg[8] ;
  input [12:0]\rx_b_reg[19]_0 ;
  input \rx_b_reg[2] ;
  input [13:0]\rx_a_reg[19]_1 ;
  input \rx_a_reg[9] ;
  input [2:0]_rx_T_1_a;
  input \rx_a_reg[4] ;
  input \rx_a_reg[5] ;
  input \rx_a_reg[7]_0 ;
  input \rx_a_reg[10] ;
  input \rx_a_reg[9]_0 ;
  input \rx_a_reg[11]_0 ;
  input \rx_a_reg[12] ;
  input \rx_a_reg[12]_0 ;
  input \rx_a_reg[15]_0 ;
  input msb_hi_1;
  input \rx_a_reg[17] ;
  input \rx_b_reg[1] ;
  input \rx_b_reg[3]_0 ;
  input \rx_b_reg[4] ;
  input \rx_b_reg[11]_0 ;
  input [3:0]_rx_T_1_b;
  input \rx_b_reg[8] ;
  input \rx_b_reg[11]_1 ;
  input \rx_b_reg[13] ;
  input \rx_b_reg[17] ;
  input \rx_b_reg[19]_1 ;
  input [3:0]D;
  input [3:0]_rx_T_1_c;
  input \rx_c_reg[4] ;
  input [11:0]\rx_c_reg[19]_0 ;
  input \rx_c_reg[5] ;
  input \rx_c_reg[8] ;
  input \rx_c_reg[8]_0 ;
  input \rx_c_reg[9] ;
  input \rx_c_reg[11]_0 ;
  input \rx_c_reg[12] ;
  input \rx_c_reg[17] ;
  input \rx_c_reg[19]_1 ;
  input \rx_d_reg[1] ;
  input \rx_d_reg[4]_0 ;
  input \rx_d_reg[5] ;
  input [1:0]DI;
  input \rx_d_reg[8]_0 ;
  input \rx_d_reg[9] ;
  input \rx_d_reg[11]_0 ;
  input \rx_d_reg[12] ;
  input \rx_d_reg[12]_0 ;
  input \rx_d_reg[17] ;
  input \rx_d_reg[19]_1 ;
  input [1:0]_rx_T_1_e;
  input \rx_e_reg[6] ;
  input \rx_e_reg[4] ;
  input \rx_e_reg[5] ;
  input \rx_e_reg[7]_0 ;
  input \rx_e_reg[9] ;
  input \rx_e_reg[9]_0 ;
  input \rx_e_reg[12] ;
  input \rx_e_reg[12]_0 ;
  input \rx_e_reg[16] ;
  input \rx_e_reg[13] ;
  input \rx_e_reg[17] ;
  input [0:0]E;
  input [99:0]\mem_0_a_reg[19] ;
  input clk;

  wire [3:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [14:0]Q;
  wire [3:0]S;
  wire [2:0]_rx_T_1_a;
  wire [3:0]_rx_T_1_b;
  wire [3:0]_rx_T_1_c;
  wire [1:0]_rx_T_1_e;
  wire [99:0]cdc_reg;
  wire clk;
  wire [99:0]\mem_0_a_reg[19] ;
  wire msb_hi_1;
  wire \rx_a_reg[10] ;
  wire [3:0]\rx_a_reg[11] ;
  wire \rx_a_reg[11]_0 ;
  wire \rx_a_reg[12] ;
  wire \rx_a_reg[12]_0 ;
  wire [2:0]\rx_a_reg[15] ;
  wire \rx_a_reg[15]_0 ;
  wire \rx_a_reg[17] ;
  wire [2:0]\rx_a_reg[19] ;
  wire [15:0]\rx_a_reg[19]_0 ;
  wire [13:0]\rx_a_reg[19]_1 ;
  wire [2:0]\rx_a_reg[3] ;
  wire \rx_a_reg[4] ;
  wire \rx_a_reg[5] ;
  wire [3:0]\rx_a_reg[7] ;
  wire \rx_a_reg[7]_0 ;
  wire \rx_a_reg[9] ;
  wire \rx_a_reg[9]_0 ;
  wire [3:0]\rx_b_reg[11] ;
  wire \rx_b_reg[11]_0 ;
  wire \rx_b_reg[11]_1 ;
  wire \rx_b_reg[13] ;
  wire [3:0]\rx_b_reg[15] ;
  wire \rx_b_reg[17] ;
  wire [1:0]\rx_b_reg[19] ;
  wire [12:0]\rx_b_reg[19]_0 ;
  wire \rx_b_reg[19]_1 ;
  wire \rx_b_reg[1] ;
  wire \rx_b_reg[2] ;
  wire [3:0]\rx_b_reg[3] ;
  wire \rx_b_reg[3]_0 ;
  wire \rx_b_reg[4] ;
  wire [2:0]\rx_b_reg[7] ;
  wire \rx_b_reg[8] ;
  wire [3:0]\rx_c_reg[11] ;
  wire \rx_c_reg[11]_0 ;
  wire \rx_c_reg[12] ;
  wire [2:0]\rx_c_reg[15] ;
  wire \rx_c_reg[17] ;
  wire [1:0]\rx_c_reg[19] ;
  wire [11:0]\rx_c_reg[19]_0 ;
  wire \rx_c_reg[19]_1 ;
  wire [2:0]\rx_c_reg[3] ;
  wire \rx_c_reg[4] ;
  wire \rx_c_reg[5] ;
  wire [3:0]\rx_c_reg[7] ;
  wire \rx_c_reg[8] ;
  wire \rx_c_reg[8]_0 ;
  wire \rx_c_reg[9] ;
  wire [3:0]\rx_d_reg[11] ;
  wire \rx_d_reg[11]_0 ;
  wire \rx_d_reg[12] ;
  wire \rx_d_reg[12]_0 ;
  wire [2:0]\rx_d_reg[15] ;
  wire \rx_d_reg[17] ;
  wire [1:0]\rx_d_reg[19] ;
  wire [14:0]\rx_d_reg[19]_0 ;
  wire \rx_d_reg[19]_1 ;
  wire \rx_d_reg[1] ;
  wire [3:0]\rx_d_reg[3] ;
  wire \rx_d_reg[4] ;
  wire \rx_d_reg[4]_0 ;
  wire \rx_d_reg[5] ;
  wire [3:0]\rx_d_reg[7] ;
  wire \rx_d_reg[8] ;
  wire \rx_d_reg[8]_0 ;
  wire \rx_d_reg[9] ;
  wire [3:0]\rx_e_reg[11] ;
  wire \rx_e_reg[12] ;
  wire \rx_e_reg[12]_0 ;
  wire \rx_e_reg[13] ;
  wire [1:0]\rx_e_reg[15] ;
  wire \rx_e_reg[16] ;
  wire \rx_e_reg[17] ;
  wire [2:0]\rx_e_reg[19] ;
  wire \rx_e_reg[3] ;
  wire \rx_e_reg[4] ;
  wire \rx_e_reg[5] ;
  wire \rx_e_reg[6] ;
  wire [3:0]\rx_e_reg[7] ;
  wire \rx_e_reg[7]_0 ;
  wire \rx_e_reg[9] ;
  wire \rx_e_reg[9]_0 ;
  wire source_valid_io_out;
  wire valid_1_reg;
  wire valid_reg_reg;

  FDRE \cdc_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [0]),
        .Q(cdc_reg[0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [10]),
        .Q(cdc_reg[10]),
        .R(1'b0));
  FDRE \cdc_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [11]),
        .Q(cdc_reg[11]),
        .R(1'b0));
  FDRE \cdc_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [12]),
        .Q(cdc_reg[12]),
        .R(1'b0));
  FDRE \cdc_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [13]),
        .Q(\rx_a_reg[19]_0 [0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [14]),
        .Q(cdc_reg[14]),
        .R(1'b0));
  FDRE \cdc_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [15]),
        .Q(\rx_a_reg[19]_0 [1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [16]),
        .Q(cdc_reg[16]),
        .R(1'b0));
  FDRE \cdc_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [17]),
        .Q(\rx_a_reg[19]_0 [2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [18]),
        .Q(cdc_reg[18]),
        .R(1'b0));
  FDRE \cdc_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [19]),
        .Q(cdc_reg[19]),
        .R(1'b0));
  FDRE \cdc_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [1]),
        .Q(cdc_reg[1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [20]),
        .Q(cdc_reg[20]),
        .R(1'b0));
  FDRE \cdc_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [21]),
        .Q(cdc_reg[21]),
        .R(1'b0));
  FDRE \cdc_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [22]),
        .Q(cdc_reg[22]),
        .R(1'b0));
  FDRE \cdc_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [23]),
        .Q(cdc_reg[23]),
        .R(1'b0));
  FDRE \cdc_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [24]),
        .Q(cdc_reg[24]),
        .R(1'b0));
  FDRE \cdc_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [25]),
        .Q(cdc_reg[25]),
        .R(1'b0));
  FDRE \cdc_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [26]),
        .Q(cdc_reg[26]),
        .R(1'b0));
  FDRE \cdc_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [27]),
        .Q(cdc_reg[27]),
        .R(1'b0));
  FDRE \cdc_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [28]),
        .Q(cdc_reg[28]),
        .R(1'b0));
  FDRE \cdc_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [29]),
        .Q(cdc_reg[29]),
        .R(1'b0));
  FDRE \cdc_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [2]),
        .Q(cdc_reg[2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [30]),
        .Q(cdc_reg[30]),
        .R(1'b0));
  FDRE \cdc_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [31]),
        .Q(cdc_reg[31]),
        .R(1'b0));
  FDRE \cdc_reg_reg[32] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [32]),
        .Q(cdc_reg[32]),
        .R(1'b0));
  FDRE \cdc_reg_reg[33] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [33]),
        .Q(\rx_a_reg[19]_0 [3]),
        .R(1'b0));
  FDRE \cdc_reg_reg[34] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [34]),
        .Q(cdc_reg[34]),
        .R(1'b0));
  FDRE \cdc_reg_reg[35] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [35]),
        .Q(cdc_reg[35]),
        .R(1'b0));
  FDRE \cdc_reg_reg[36] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [36]),
        .Q(\rx_a_reg[19]_0 [4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[37] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [37]),
        .Q(\rx_a_reg[19]_0 [5]),
        .R(1'b0));
  FDRE \cdc_reg_reg[38] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [38]),
        .Q(cdc_reg[38]),
        .R(1'b0));
  FDRE \cdc_reg_reg[39] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [39]),
        .Q(cdc_reg[39]),
        .R(1'b0));
  FDRE \cdc_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [3]),
        .Q(cdc_reg[3]),
        .R(1'b0));
  FDRE \cdc_reg_reg[40] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [40]),
        .Q(cdc_reg[40]),
        .R(1'b0));
  FDRE \cdc_reg_reg[41] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [41]),
        .Q(cdc_reg[41]),
        .R(1'b0));
  FDRE \cdc_reg_reg[42] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [42]),
        .Q(\rx_a_reg[19]_0 [6]),
        .R(1'b0));
  FDRE \cdc_reg_reg[43] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [43]),
        .Q(cdc_reg[43]),
        .R(1'b0));
  FDRE \cdc_reg_reg[44] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [44]),
        .Q(cdc_reg[44]),
        .R(1'b0));
  FDRE \cdc_reg_reg[45] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [45]),
        .Q(cdc_reg[45]),
        .R(1'b0));
  FDRE \cdc_reg_reg[46] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [46]),
        .Q(cdc_reg[46]),
        .R(1'b0));
  FDRE \cdc_reg_reg[47] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [47]),
        .Q(cdc_reg[47]),
        .R(1'b0));
  FDRE \cdc_reg_reg[48] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [48]),
        .Q(cdc_reg[48]),
        .R(1'b0));
  FDRE \cdc_reg_reg[49] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [49]),
        .Q(cdc_reg[49]),
        .R(1'b0));
  FDRE \cdc_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [4]),
        .Q(cdc_reg[4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[50] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [50]),
        .Q(cdc_reg[50]),
        .R(1'b0));
  FDRE \cdc_reg_reg[51] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [51]),
        .Q(cdc_reg[51]),
        .R(1'b0));
  FDRE \cdc_reg_reg[52] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [52]),
        .Q(cdc_reg[52]),
        .R(1'b0));
  FDRE \cdc_reg_reg[53] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [53]),
        .Q(\rx_a_reg[19]_0 [7]),
        .R(1'b0));
  FDRE \cdc_reg_reg[54] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [54]),
        .Q(cdc_reg[54]),
        .R(1'b0));
  FDRE \cdc_reg_reg[55] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [55]),
        .Q(cdc_reg[55]),
        .R(1'b0));
  FDRE \cdc_reg_reg[56] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [56]),
        .Q(\rx_a_reg[19]_0 [8]),
        .R(1'b0));
  FDRE \cdc_reg_reg[57] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [57]),
        .Q(\rx_a_reg[19]_0 [9]),
        .R(1'b0));
  FDRE \cdc_reg_reg[58] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [58]),
        .Q(cdc_reg[58]),
        .R(1'b0));
  FDRE \cdc_reg_reg[59] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [59]),
        .Q(cdc_reg[59]),
        .R(1'b0));
  FDRE \cdc_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [5]),
        .Q(cdc_reg[5]),
        .R(1'b0));
  FDRE \cdc_reg_reg[60] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [60]),
        .Q(cdc_reg[60]),
        .R(1'b0));
  FDRE \cdc_reg_reg[61] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [61]),
        .Q(cdc_reg[61]),
        .R(1'b0));
  FDRE \cdc_reg_reg[62] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [62]),
        .Q(cdc_reg[62]),
        .R(1'b0));
  FDRE \cdc_reg_reg[63] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [63]),
        .Q(cdc_reg[63]),
        .R(1'b0));
  FDRE \cdc_reg_reg[64] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [64]),
        .Q(\rx_a_reg[19]_0 [10]),
        .R(1'b0));
  FDRE \cdc_reg_reg[65] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [65]),
        .Q(cdc_reg[65]),
        .R(1'b0));
  FDRE \cdc_reg_reg[66] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [66]),
        .Q(cdc_reg[66]),
        .R(1'b0));
  FDRE \cdc_reg_reg[67] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [67]),
        .Q(cdc_reg[67]),
        .R(1'b0));
  FDRE \cdc_reg_reg[68] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [68]),
        .Q(cdc_reg[68]),
        .R(1'b0));
  FDRE \cdc_reg_reg[69] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [69]),
        .Q(cdc_reg[69]),
        .R(1'b0));
  FDRE \cdc_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [6]),
        .Q(cdc_reg[6]),
        .R(1'b0));
  FDRE \cdc_reg_reg[70] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [70]),
        .Q(cdc_reg[70]),
        .R(1'b0));
  FDRE \cdc_reg_reg[71] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [71]),
        .Q(cdc_reg[71]),
        .R(1'b0));
  FDRE \cdc_reg_reg[72] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [72]),
        .Q(cdc_reg[72]),
        .R(1'b0));
  FDRE \cdc_reg_reg[73] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [73]),
        .Q(cdc_reg[73]),
        .R(1'b0));
  FDRE \cdc_reg_reg[74] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [74]),
        .Q(cdc_reg[74]),
        .R(1'b0));
  FDRE \cdc_reg_reg[75] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [75]),
        .Q(cdc_reg[75]),
        .R(1'b0));
  FDRE \cdc_reg_reg[76] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [76]),
        .Q(\rx_a_reg[19]_0 [11]),
        .R(1'b0));
  FDRE \cdc_reg_reg[77] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [77]),
        .Q(\rx_a_reg[19]_0 [12]),
        .R(1'b0));
  FDRE \cdc_reg_reg[78] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [78]),
        .Q(cdc_reg[78]),
        .R(1'b0));
  FDRE \cdc_reg_reg[79] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [79]),
        .Q(cdc_reg[79]),
        .R(1'b0));
  FDRE \cdc_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [7]),
        .Q(cdc_reg[7]),
        .R(1'b0));
  FDRE \cdc_reg_reg[80] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [80]),
        .Q(cdc_reg[80]),
        .R(1'b0));
  FDRE \cdc_reg_reg[81] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [81]),
        .Q(cdc_reg[81]),
        .R(1'b0));
  FDRE \cdc_reg_reg[82] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [82]),
        .Q(\rx_a_reg[19]_0 [13]),
        .R(1'b0));
  FDRE \cdc_reg_reg[83] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [83]),
        .Q(cdc_reg[83]),
        .R(1'b0));
  FDRE \cdc_reg_reg[84] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [84]),
        .Q(cdc_reg[84]),
        .R(1'b0));
  FDRE \cdc_reg_reg[85] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [85]),
        .Q(cdc_reg[85]),
        .R(1'b0));
  FDRE \cdc_reg_reg[86] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [86]),
        .Q(cdc_reg[86]),
        .R(1'b0));
  FDRE \cdc_reg_reg[87] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [87]),
        .Q(cdc_reg[87]),
        .R(1'b0));
  FDRE \cdc_reg_reg[88] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [88]),
        .Q(cdc_reg[88]),
        .R(1'b0));
  FDRE \cdc_reg_reg[89] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [89]),
        .Q(cdc_reg[89]),
        .R(1'b0));
  FDRE \cdc_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [8]),
        .Q(cdc_reg[8]),
        .R(1'b0));
  FDRE \cdc_reg_reg[90] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [90]),
        .Q(cdc_reg[90]),
        .R(1'b0));
  FDRE \cdc_reg_reg[91] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [91]),
        .Q(cdc_reg[91]),
        .R(1'b0));
  FDRE \cdc_reg_reg[92] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [92]),
        .Q(cdc_reg[92]),
        .R(1'b0));
  FDRE \cdc_reg_reg[93] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [93]),
        .Q(\rx_a_reg[19]_0 [14]),
        .R(1'b0));
  FDRE \cdc_reg_reg[94] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [94]),
        .Q(cdc_reg[94]),
        .R(1'b0));
  FDRE \cdc_reg_reg[95] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [95]),
        .Q(cdc_reg[95]),
        .R(1'b0));
  FDRE \cdc_reg_reg[96] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [96]),
        .Q(cdc_reg[96]),
        .R(1'b0));
  FDRE \cdc_reg_reg[97] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [97]),
        .Q(\rx_a_reg[19]_0 [15]),
        .R(1'b0));
  FDRE \cdc_reg_reg[98] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [98]),
        .Q(cdc_reg[98]),
        .R(1'b0));
  FDRE \cdc_reg_reg[99] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [99]),
        .Q(cdc_reg[99]),
        .R(1'b0));
  FDRE \cdc_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\mem_0_a_reg[19] [9]),
        .Q(cdc_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[11]_i_10 
       (.I0(\rx_a_reg[9]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [5]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[88]),
        .O(\rx_a_reg[11] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[11]_i_7 
       (.I0(\rx_a_reg[12]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [8]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[91]),
        .O(\rx_a_reg[11] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[11]_i_8 
       (.I0(\rx_a_reg[12] ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [7]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[90]),
        .O(\rx_a_reg[11] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[11]_i_9 
       (.I0(\rx_a_reg[11]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [6]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[89]),
        .O(\rx_a_reg[11] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[15]_i_10 
       (.I0(\rx_a_reg[15]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [9]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[92]),
        .O(\rx_a_reg[15] [0]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_a[15]_i_7 
       (.I0(_rx_T_1_a[2]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[95]),
        .O(\rx_a_reg[15] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[15]_i_8 
       (.I0(msb_hi_1),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [10]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[94]),
        .O(\rx_a_reg[15] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[19]_i_11 
       (.I0(\rx_a_reg[17] ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [11]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[96]),
        .O(\rx_a_reg[19] [0]));
  LUT5 #(
    .INIT(32'h78888888)) 
    \rx_a[19]_i_8 
       (.I0(\rx_a_reg[19]_1 [13]),
        .I1(valid_1_reg),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(cdc_reg[99]),
        .O(\rx_a_reg[19] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[19]_i_9 
       (.I0(\rx_a_reg[19]_1 [13]),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [12]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[98]),
        .O(\rx_a_reg[19] [1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_a[3]_i_10 
       (.I0(_rx_T_1_a[0]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[80]),
        .O(\rx_a_reg[3] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[3]_i_7 
       (.I0(\rx_a_reg[4] ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [1]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[83]),
        .O(\rx_a_reg[3] [2]));
  LUT6 #(
    .INIT(64'h57A8A8A8A8A8A8A8)) 
    \rx_a[3]_i_9 
       (.I0(\rx_a_reg[19]_1 [0]),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[9] ),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[81]),
        .O(\rx_a_reg[3] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[7]_i_10 
       (.I0(\rx_a_reg[5] ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [2]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[84]),
        .O(\rx_a_reg[7] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[7]_i_7 
       (.I0(\rx_a_reg[10] ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [4]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[87]),
        .O(\rx_a_reg[7] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_a[7]_i_8 
       (.I0(\rx_a_reg[7]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_a_reg[19]_1 [3]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[86]),
        .O(\rx_a_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_a[7]_i_9 
       (.I0(_rx_T_1_a[1]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[85]),
        .O(\rx_a_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[11]_i_10 
       (.I0(\rx_b_reg[11]_1 ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [6]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[68]),
        .O(\rx_b_reg[11] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[11]_i_7 
       (.I0(\rx_b_reg[13] ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [7]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[71]),
        .O(\rx_b_reg[11] [3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_b[11]_i_8 
       (.I0(_rx_T_1_b[2]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[70]),
        .O(\rx_b_reg[11] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_b[11]_i_9 
       (.I0(_rx_T_1_b[1]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[69]),
        .O(\rx_b_reg[11] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[15]_i_10 
       (.I0(\rx_b_reg[17] ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [8]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[72]),
        .O(\rx_b_reg[15] [0]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_b[15]_i_7 
       (.I0(_rx_T_1_b[3]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[75]),
        .O(\rx_b_reg[15] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[15]_i_8 
       (.I0(D[0]),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [10]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[74]),
        .O(\rx_b_reg[15] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[15]_i_9 
       (.I0(\rx_b_reg[19]_1 ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [9]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[73]),
        .O(\rx_b_reg[15] [1]));
  LUT5 #(
    .INIT(32'h78888888)) 
    \rx_b[19]_i_8 
       (.I0(\rx_b_reg[19]_0 [12]),
        .I1(valid_1_reg),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(cdc_reg[79]),
        .O(\rx_b_reg[19] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[19]_i_9 
       (.I0(\rx_b_reg[19]_0 [12]),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [11]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[78]),
        .O(\rx_b_reg[19] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[3]_i_10 
       (.I0(\rx_b_reg[1] ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [0]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[60]),
        .O(\rx_b_reg[3] [0]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_b[3]_i_7 
       (.I0(\rx_b_reg[4] ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [3]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[63]),
        .O(\rx_b_reg[3] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[3]_i_8 
       (.I0(\rx_b_reg[3]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [2]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[62]),
        .O(\rx_b_reg[3] [2]));
  LUT6 #(
    .INIT(64'h57A8A8A8A8A8A8A8)) 
    \rx_b[3]_i_9 
       (.I0(\rx_b_reg[19]_0 [1]),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[2] ),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[61]),
        .O(\rx_b_reg[3] [1]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_b[7]_i_7 
       (.I0(\rx_b_reg[8] ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [5]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[67]),
        .O(\rx_b_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_b[7]_i_8 
       (.I0(_rx_T_1_b[0]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[66]),
        .O(\rx_b_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_b[7]_i_9 
       (.I0(\rx_b_reg[11]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_b_reg[19]_0 [4]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[65]),
        .O(\rx_b_reg[7] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[11]_i_10 
       (.I0(\rx_c_reg[9] ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [4]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[48]),
        .O(\rx_c_reg[11] [0]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_c[11]_i_7 
       (.I0(\rx_c_reg[12] ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [6]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[51]),
        .O(\rx_c_reg[11] [3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_c[11]_i_8 
       (.I0(_rx_T_1_c[3]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[50]),
        .O(\rx_c_reg[11] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[11]_i_9 
       (.I0(\rx_c_reg[11]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [5]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[49]),
        .O(\rx_c_reg[11] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[15]_i_10 
       (.I0(\rx_c_reg[17] ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [7]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[52]),
        .O(\rx_c_reg[15] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[15]_i_7 
       (.I0(\rx_c_reg[19]_1 ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [9]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[55]),
        .O(\rx_c_reg[15] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[15]_i_8 
       (.I0(D[1]),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [8]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[54]),
        .O(\rx_c_reg[15] [1]));
  LUT5 #(
    .INIT(32'h78888888)) 
    \rx_c[19]_i_8 
       (.I0(\rx_c_reg[19]_0 [11]),
        .I1(valid_1_reg),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(cdc_reg[59]),
        .O(\rx_c_reg[19] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[19]_i_9 
       (.I0(\rx_c_reg[19]_0 [11]),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [10]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[58]),
        .O(\rx_c_reg[19] [0]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_c[3]_i_10 
       (.I0(_rx_T_1_c[0]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[40]),
        .O(\rx_c_reg[3] [0]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_c[3]_i_7 
       (.I0(\rx_c_reg[4] ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [0]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[43]),
        .O(\rx_c_reg[3] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_c[3]_i_9 
       (.I0(_rx_T_1_c[1]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[41]),
        .O(\rx_c_reg[3] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[7]_i_10 
       (.I0(\rx_c_reg[5] ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [1]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[44]),
        .O(\rx_c_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_c[7]_i_7 
       (.I0(\rx_c_reg[8]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [3]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[47]),
        .O(\rx_c_reg[7] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_c[7]_i_8 
       (.I0(\rx_c_reg[8] ),
        .I1(valid_1_reg),
        .I2(\rx_c_reg[19]_0 [2]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[46]),
        .O(\rx_c_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_c[7]_i_9 
       (.I0(_rx_T_1_c[2]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[45]),
        .O(\rx_c_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[11]_i_10 
       (.I0(\rx_d_reg[9] ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [6]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[28]),
        .O(\rx_d_reg[11] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[11]_i_7 
       (.I0(\rx_d_reg[12]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [9]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[31]),
        .O(\rx_d_reg[11] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[11]_i_8 
       (.I0(\rx_d_reg[12] ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [8]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[30]),
        .O(\rx_d_reg[11] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[11]_i_9 
       (.I0(\rx_d_reg[11]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [7]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[29]),
        .O(\rx_d_reg[11] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[15]_i_10 
       (.I0(\rx_d_reg[17] ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [10]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[32]),
        .O(\rx_d_reg[15] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[15]_i_7 
       (.I0(\rx_d_reg[19]_1 ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [12]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[35]),
        .O(\rx_d_reg[15] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[15]_i_8 
       (.I0(D[2]),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [11]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[34]),
        .O(\rx_d_reg[15] [1]));
  LUT5 #(
    .INIT(32'h78888888)) 
    \rx_d[19]_i_8 
       (.I0(\rx_d_reg[19]_0 [14]),
        .I1(valid_1_reg),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(cdc_reg[39]),
        .O(\rx_d_reg[19] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[19]_i_9 
       (.I0(\rx_d_reg[19]_0 [14]),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [13]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[38]),
        .O(\rx_d_reg[19] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[3]_i_10 
       (.I0(\rx_d_reg[1] ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [0]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[20]),
        .O(\rx_d_reg[3] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[3]_i_7 
       (.I0(\rx_d_reg[4]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [3]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[23]),
        .O(\rx_d_reg[3] [3]));
  LUT6 #(
    .INIT(64'h57A8A8A8A8A8A8A8)) 
    \rx_d[3]_i_8 
       (.I0(\rx_d_reg[19]_0 [2]),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[8] ),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[22]),
        .O(\rx_d_reg[3] [2]));
  LUT6 #(
    .INIT(64'h57A8A8A8A8A8A8A8)) 
    \rx_d[3]_i_9 
       (.I0(\rx_d_reg[19]_0 [1]),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[4] ),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[21]),
        .O(\rx_d_reg[3] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[7]_i_10 
       (.I0(\rx_d_reg[5] ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [4]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[24]),
        .O(\rx_d_reg[7] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_d[7]_i_7 
       (.I0(\rx_d_reg[8]_0 ),
        .I1(valid_1_reg),
        .I2(\rx_d_reg[19]_0 [5]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[27]),
        .O(\rx_d_reg[7] [3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_d[7]_i_8 
       (.I0(DI[1]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[26]),
        .O(\rx_d_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_d[7]_i_9 
       (.I0(DI[0]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[25]),
        .O(\rx_d_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[11]_i_10 
       (.I0(\rx_e_reg[9]_0 ),
        .I1(valid_1_reg),
        .I2(Q[6]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[8]),
        .O(\rx_e_reg[11] [0]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_e[11]_i_7 
       (.I0(\rx_e_reg[16] ),
        .I1(valid_1_reg),
        .I2(Q[9]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[11]),
        .O(\rx_e_reg[11] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[11]_i_8 
       (.I0(\rx_e_reg[12]_0 ),
        .I1(valid_1_reg),
        .I2(Q[8]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[10]),
        .O(\rx_e_reg[11] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[11]_i_9 
       (.I0(\rx_e_reg[12] ),
        .I1(valid_1_reg),
        .I2(Q[7]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[9]),
        .O(\rx_e_reg[11] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[15]_i_10 
       (.I0(\rx_e_reg[13] ),
        .I1(valid_1_reg),
        .I2(Q[10]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[12]),
        .O(\rx_e_reg[15] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[15]_i_8 
       (.I0(D[3]),
        .I1(valid_1_reg),
        .I2(Q[11]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[14]),
        .O(\rx_e_reg[15] [1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[19]_i_11 
       (.I0(\rx_e_reg[17] ),
        .I1(valid_1_reg),
        .I2(Q[12]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[16]),
        .O(\rx_e_reg[19] [0]));
  LUT5 #(
    .INIT(32'h78888888)) 
    \rx_e[19]_i_8 
       (.I0(Q[14]),
        .I1(valid_1_reg),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(cdc_reg[19]),
        .O(\rx_e_reg[19] [2]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[19]_i_9 
       (.I0(Q[14]),
        .I1(valid_1_reg),
        .I2(Q[13]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[18]),
        .O(\rx_e_reg[19] [1]));
  LUT6 #(
    .INIT(64'h57A8A8A8A8A8A8A8)) 
    \rx_e[3]_i_10 
       (.I0(Q[0]),
        .I1(valid_1_reg),
        .I2(\rx_e_reg[3] ),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h2FD0D0D0D0D0D0D0)) 
    \rx_e[3]_i_7 
       (.I0(\rx_e_reg[4] ),
        .I1(valid_1_reg),
        .I2(Q[2]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[3]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[3]_i_8 
       (.I0(\rx_e_reg[6] ),
        .I1(valid_1_reg),
        .I2(Q[1]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_e[3]_i_9 
       (.I0(_rx_T_1_e[0]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[7]_i_10 
       (.I0(\rx_e_reg[5] ),
        .I1(valid_1_reg),
        .I2(Q[3]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[4]),
        .O(\rx_e_reg[7] [0]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[7]_i_7 
       (.I0(\rx_e_reg[9] ),
        .I1(valid_1_reg),
        .I2(Q[5]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[7]),
        .O(\rx_e_reg[7] [3]));
  LUT6 #(
    .INIT(64'h1FE0E0E0E0E0E0E0)) 
    \rx_e[7]_i_8 
       (.I0(\rx_e_reg[7]_0 ),
        .I1(valid_1_reg),
        .I2(Q[4]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(cdc_reg[6]),
        .O(\rx_e_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_e[7]_i_9 
       (.I0(_rx_T_1_e[1]),
        .I1(source_valid_io_out),
        .I2(valid_reg_reg),
        .I3(cdc_reg[5]),
        .O(\rx_e_reg[7] [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32
   (idle_reg,
    \flight_reg[3] ,
    io_deq_bits_deq_bits_reg_io_en,
    D,
    \ridx_gray_reg[3] ,
    \ridx_ridx_bin_reg[2] ,
    clk,
    bypass,
    divertprobes,
    source_valid_io_out,
    valid_reg,
    resetn,
    bypass_reg_rep,
    widx,
    sync_0,
    Q,
    divertprobes_reg,
    rx_io_e_ridx,
    \mem_5_reg[16] ,
    \mem_1_reg[16] );
  output idle_reg;
  output \flight_reg[3] ;
  output io_deq_bits_deq_bits_reg_io_en;
  output [2:0]D;
  output \ridx_gray_reg[3] ;
  output [2:0]\ridx_ridx_bin_reg[2] ;
  input clk;
  input bypass;
  input divertprobes;
  input source_valid_io_out;
  input valid_reg;
  input resetn;
  input bypass_reg_rep;
  input [2:0]widx;
  input sync_0;
  input [2:0]Q;
  input divertprobes_reg;
  input [0:0]rx_io_e_ridx;
  input \mem_5_reg[16] ;
  input \mem_1_reg[16] ;

  wire [2:0]D;
  wire [2:0]Q;
  wire bypass;
  wire bypass_reg_rep;
  wire \cdc_reg[16]_i_1_n_0 ;
  wire clk;
  wire divertprobes;
  wire divertprobes_reg;
  wire \flight_reg[3] ;
  wire idle_reg;
  wire io_deq_bits_deq_bits_reg_io_en;
  wire \mem_1_reg[16] ;
  wire \mem_5_reg[16] ;
  wire resetn;
  wire \ridx_gray_reg[3] ;
  wire \ridx_ridx_bin[2]_i_2_n_0 ;
  wire [2:0]\ridx_ridx_bin_reg[2] ;
  wire [0:0]rx_io_e_ridx;
  wire [16:16]sourceE_io_q_bits;
  wire source_valid_io_out;
  wire sync_0;
  wire valid_reg;
  wire valid_reg_i_2_n_0;
  wire [2:0]widx;

  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \cdc_reg[16]_i_1 
       (.I0(\mem_5_reg[16] ),
        .I1(D[2]),
        .I2(\ridx_gray_reg[3] ),
        .I3(\mem_1_reg[16] ),
        .I4(io_deq_bits_deq_bits_reg_io_en),
        .I5(sourceE_io_q_bits),
        .O(\cdc_reg[16]_i_1_n_0 ));
  FDRE \cdc_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\cdc_reg[16]_i_1_n_0 ),
        .Q(sourceE_io_q_bits),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \flight[3]_i_14 
       (.I0(source_valid_io_out),
        .I1(valid_reg),
        .I2(divertprobes),
        .I3(bypass_reg_rep),
        .I4(sourceE_io_q_bits),
        .O(\flight_reg[3] ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    idle_i_4
       (.I0(sourceE_io_q_bits),
        .I1(bypass),
        .I2(divertprobes),
        .I3(source_valid_io_out),
        .I4(valid_reg),
        .I5(resetn),
        .O(idle_reg));
  LUT6 #(
    .INIT(64'h6665000066660000)) 
    \ridx_gray[0]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sourceE_io_q_bits),
        .I3(divertprobes_reg),
        .I4(source_valid_io_out),
        .I5(valid_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h4448)) 
    \ridx_gray[1]_i_1__3 
       (.I0(Q[2]),
        .I1(source_valid_io_out),
        .I2(\ridx_ridx_bin[2]_i_2_n_0 ),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h44444888)) 
    \ridx_gray[2]_i_1__1 
       (.I0(rx_io_e_ridx),
        .I1(source_valid_io_out),
        .I2(Q[1]),
        .I3(\ridx_ridx_bin[2]_i_2_n_0 ),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ridx_gray[3]_i_1__3 
       (.I0(Q[2]),
        .I1(\ridx_ridx_bin[2]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(source_valid_io_out),
        .I4(rx_io_e_ridx),
        .O(\ridx_gray_reg[3] ));
  LUT6 #(
    .INIT(64'hFE00FF0001000000)) 
    \ridx_ridx_bin[0]_i_1__3 
       (.I0(sourceE_io_q_bits),
        .I1(bypass_reg_rep),
        .I2(divertprobes),
        .I3(source_valid_io_out),
        .I4(valid_reg),
        .I5(Q[0]),
        .O(\ridx_ridx_bin_reg[2] [0]));
  LUT6 #(
    .INIT(64'hCCC4CCCC00080000)) 
    \ridx_ridx_bin[1]_i_1__1 
       (.I0(valid_reg),
        .I1(source_valid_io_out),
        .I2(divertprobes_reg),
        .I3(sourceE_io_q_bits),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ridx_ridx_bin_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \ridx_ridx_bin[2]_i_1__2 
       (.I0(Q[1]),
        .I1(\ridx_ridx_bin[2]_i_2_n_0 ),
        .I2(source_valid_io_out),
        .I3(Q[2]),
        .O(\ridx_ridx_bin_reg[2] [2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \ridx_ridx_bin[2]_i_2 
       (.I0(valid_reg),
        .I1(source_valid_io_out),
        .I2(divertprobes),
        .I3(bypass_reg_rep),
        .I4(sourceE_io_q_bits),
        .I5(Q[0]),
        .O(\ridx_ridx_bin[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    valid_reg_i_1
       (.I0(source_valid_io_out),
        .I1(valid_reg_i_2_n_0),
        .I2(D[2]),
        .I3(widx[1]),
        .I4(D[1]),
        .I5(widx[0]),
        .O(io_deq_bits_deq_bits_reg_io_en));
  LUT4 #(
    .INIT(16'h6FF6)) 
    valid_reg_i_2
       (.I0(D[0]),
        .I1(sync_0),
        .I2(\ridx_gray_reg[3] ),
        .I3(widx[2]),
        .O(valid_reg_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "FPGA_ClockCrossingReg_w32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_16
   (\cdc_reg_reg[15]_0 ,
    \ridx_gray_reg[0] ,
    D,
    \ridx_ridx_bin_reg[2] ,
    \ridx_gray_reg[3] ,
    \state_reg[1] ,
    \r_4_reg[2] ,
    \state_reg[1]_0 ,
    \q_last_count_reg[1] ,
    \q_last_count_reg[3] ,
    \q_last_count_reg[2] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[0] ,
    Q,
    valid_reg_reg,
    source_valid_io_out,
    rx_io_d_ridx,
    \q_last_count_reg[0]_0 ,
    E,
    sync_0_reg,
    clk);
  output \cdc_reg_reg[15]_0 ;
  output \ridx_gray_reg[0] ;
  output [0:0]D;
  output [0:0]\ridx_ridx_bin_reg[2] ;
  output \ridx_gray_reg[3] ;
  output \state_reg[1] ;
  output [8:0]\r_4_reg[2] ;
  output \state_reg[1]_0 ;
  output \q_last_count_reg[1] ;
  output \q_last_count_reg[3] ;
  output \q_last_count_reg[2] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[0] ;
  input [2:0]Q;
  input valid_reg_reg;
  input source_valid_io_out;
  input [0:0]rx_io_d_ridx;
  input \q_last_count_reg[0]_0 ;
  input [0:0]E;
  input [9:0]sync_0_reg;
  input clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \cdc_reg_reg[15]_0 ;
  wire clk;
  wire \q_last_count[0]_i_4__1_n_0 ;
  wire \q_last_count_reg[0] ;
  wire \q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[1] ;
  wire \q_last_count_reg[2] ;
  wire \q_last_count_reg[3] ;
  wire \q_last_count_reg[4] ;
  wire [8:0]\r_4_reg[2] ;
  wire \ridx_gray_reg[0] ;
  wire \ridx_gray_reg[3] ;
  wire [0:0]\ridx_ridx_bin_reg[2] ;
  wire [0:0]rx_io_d_ridx;
  wire [12:12]sourceD_io_q_bits;
  wire source_valid_io_out;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [9:0]sync_0_reg;
  wire valid_reg_reg;

  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hAA65FFFF)) 
    \cdc_reg[15]_i_3__0 
       (.I0(Q[2]),
        .I1(valid_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(source_valid_io_out),
        .O(\cdc_reg_reg[15]_0 ));
  FDRE \cdc_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[4]),
        .Q(\r_4_reg[2] [4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[5]),
        .Q(\r_4_reg[2] [5]),
        .R(1'b0));
  FDRE \cdc_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[6]),
        .Q(sourceD_io_q_bits),
        .R(1'b0));
  FDRE \cdc_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[7]),
        .Q(\r_4_reg[2] [6]),
        .R(1'b0));
  FDRE \cdc_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[8]),
        .Q(\r_4_reg[2] [7]),
        .R(1'b0));
  FDRE \cdc_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[9]),
        .Q(\r_4_reg[2] [8]),
        .R(1'b0));
  FDRE \cdc_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[0]),
        .Q(\r_4_reg[2] [0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[1]),
        .Q(\r_4_reg[2] [1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[2]),
        .Q(\r_4_reg[2] [2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[3]),
        .Q(\r_4_reg[2] [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444B444444)) 
    \q_last_count[0]_i_3__1 
       (.I0(\r_4_reg[2] [1]),
        .I1(\r_4_reg[2] [2]),
        .I2(sourceD_io_q_bits),
        .I3(\q_last_count[0]_i_4__1_n_0 ),
        .I4(\r_4_reg[2] [0]),
        .I5(\r_4_reg[2] [5]),
        .O(\q_last_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q_last_count[0]_i_4__1 
       (.I0(\r_4_reg[2] [3]),
        .I1(\r_4_reg[2] [4]),
        .O(\q_last_count[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFFF0FF)) 
    \q_last_count[1]_i_2__2 
       (.I0(sourceD_io_q_bits),
        .I1(\state_reg[1]_0 ),
        .I2(\r_4_reg[2] [5]),
        .I3(\r_4_reg[2] [0]),
        .I4(\q_last_count[0]_i_4__1_n_0 ),
        .I5(\q_last_count_reg[0]_0 ),
        .O(\q_last_count_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \q_last_count[2]_i_3__2 
       (.I0(\r_4_reg[2] [4]),
        .I1(\r_4_reg[2] [5]),
        .I2(\r_4_reg[2] [0]),
        .O(\q_last_count_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \q_last_count[3]_i_2__2 
       (.I0(\r_4_reg[2] [0]),
        .I1(\r_4_reg[2] [5]),
        .I2(\r_4_reg[2] [4]),
        .I3(\r_4_reg[2] [3]),
        .O(\q_last_count_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \q_last_count[4]_i_2__2 
       (.I0(\r_4_reg[2] [3]),
        .I1(\r_4_reg[2] [4]),
        .I2(\r_4_reg[2] [0]),
        .I3(\r_4_reg[2] [5]),
        .O(\q_last_count_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h9AFF)) 
    \ridx_gray[0]_i_2__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(valid_reg_reg),
        .I3(source_valid_io_out),
        .O(\ridx_gray_reg[0] ));
  LUT6 #(
    .INIT(64'h6566666600000000)) 
    \ridx_gray[2]_i_1__0 
       (.I0(rx_io_d_ridx),
        .I1(Q[2]),
        .I2(valid_reg_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(source_valid_io_out),
        .O(D));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \ridx_gray[3]_i_1__2 
       (.I0(source_valid_io_out),
        .I1(Q[2]),
        .I2(valid_reg_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(rx_io_d_ridx),
        .O(\ridx_gray_reg[3] ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \ridx_ridx_bin[2]_i_1__1 
       (.I0(source_valid_io_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(valid_reg_reg),
        .I4(Q[2]),
        .O(\ridx_ridx_bin_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_3__1 
       (.I0(\r_4_reg[2] [2]),
        .I1(\r_4_reg[2] [1]),
        .O(\state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000145500001055)) 
    \state[1]_i_5__0 
       (.I0(\q_last_count_reg[0]_0 ),
        .I1(\q_last_count[0]_i_4__1_n_0 ),
        .I2(\r_4_reg[2] [5]),
        .I3(\r_4_reg[2] [0]),
        .I4(\state_reg[1]_0 ),
        .I5(sourceD_io_q_bits),
        .O(\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "FPGA_ClockCrossingReg_w32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_22
   (\cdc_reg_reg[31]_0 ,
    \ridx_gray_reg[0] ,
    D,
    \ridx_gray_reg[3] ,
    \ridx_ridx_bin_reg[2] ,
    q_last_beats_c,
    \r_5_reg[15] ,
    _q_last_beats_c_T_1,
    Q,
    valid_reg_reg,
    source_valid_io_out,
    rx_io_c_ridx,
    E,
    sync_0_reg,
    clk);
  output \cdc_reg_reg[31]_0 ;
  output \ridx_gray_reg[0] ;
  output [0:0]D;
  output \ridx_gray_reg[3] ;
  output [0:0]\ridx_ridx_bin_reg[2] ;
  output [2:0]q_last_beats_c;
  output [23:0]\r_5_reg[15] ;
  output [1:0]_q_last_beats_c_T_1;
  input [2:0]Q;
  input valid_reg_reg;
  input source_valid_io_out;
  input [0:0]rx_io_c_ridx;
  input [0:0]E;
  input [24:0]sync_0_reg;
  input clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]_q_last_beats_c_T_1;
  wire \cdc_reg_reg[31]_0 ;
  wire clk;
  wire [2:0]q_last_beats_c;
  wire [23:0]\r_5_reg[15] ;
  wire \ridx_gray_reg[0] ;
  wire \ridx_gray_reg[3] ;
  wire [0:0]\ridx_ridx_bin_reg[2] ;
  wire [0:0]rx_io_c_ridx;
  wire [12:12]sourceC_io_q_bits;
  wire source_valid_io_out;
  wire [24:0]sync_0_reg;
  wire valid_reg_reg;

  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hA999FFFF)) 
    \cdc_reg[31]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(valid_reg_reg),
        .I3(Q[0]),
        .I4(source_valid_io_out),
        .O(\cdc_reg_reg[31]_0 ));
  FDRE \cdc_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[6]),
        .Q(\r_5_reg[15] [6]),
        .R(1'b0));
  FDRE \cdc_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[7]),
        .Q(\r_5_reg[15] [7]),
        .R(1'b0));
  FDRE \cdc_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[8]),
        .Q(sourceC_io_q_bits),
        .R(1'b0));
  FDRE \cdc_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[9]),
        .Q(\r_5_reg[15] [8]),
        .R(1'b0));
  FDRE \cdc_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[10]),
        .Q(\r_5_reg[15] [9]),
        .R(1'b0));
  FDRE \cdc_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[11]),
        .Q(\r_5_reg[15] [10]),
        .R(1'b0));
  FDRE \cdc_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[12]),
        .Q(\r_5_reg[15] [11]),
        .R(1'b0));
  FDRE \cdc_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[13]),
        .Q(\r_5_reg[15] [12]),
        .R(1'b0));
  FDRE \cdc_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[14]),
        .Q(\r_5_reg[15] [13]),
        .R(1'b0));
  FDRE \cdc_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[15]),
        .Q(\r_5_reg[15] [14]),
        .R(1'b0));
  FDRE \cdc_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[16]),
        .Q(\r_5_reg[15] [15]),
        .R(1'b0));
  FDRE \cdc_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[17]),
        .Q(\r_5_reg[15] [16]),
        .R(1'b0));
  FDRE \cdc_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[18]),
        .Q(\r_5_reg[15] [17]),
        .R(1'b0));
  FDRE \cdc_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[19]),
        .Q(\r_5_reg[15] [18]),
        .R(1'b0));
  FDRE \cdc_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[20]),
        .Q(\r_5_reg[15] [19]),
        .R(1'b0));
  FDRE \cdc_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[21]),
        .Q(\r_5_reg[15] [20]),
        .R(1'b0));
  FDRE \cdc_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[22]),
        .Q(\r_5_reg[15] [21]),
        .R(1'b0));
  FDRE \cdc_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[23]),
        .Q(\r_5_reg[15] [22]),
        .R(1'b0));
  FDRE \cdc_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[24]),
        .Q(\r_5_reg[15] [23]),
        .R(1'b0));
  FDRE \cdc_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[0]),
        .Q(\r_5_reg[15] [0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[1]),
        .Q(\r_5_reg[15] [1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[2]),
        .Q(\r_5_reg[15] [2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[3]),
        .Q(\r_5_reg[15] [3]),
        .R(1'b0));
  FDRE \cdc_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[4]),
        .Q(\r_5_reg[15] [4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[5]),
        .Q(\r_5_reg[15] [5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h00020202)) 
    \q_last_count[0]_i_2__1 
       (.I0(\r_5_reg[15] [0]),
        .I1(\r_5_reg[15] [7]),
        .I2(sourceC_io_q_bits),
        .I3(\r_5_reg[15] [5]),
        .I4(\r_5_reg[15] [6]),
        .O(_q_last_beats_c_T_1[0]));
  LUT4 #(
    .INIT(16'h4000)) 
    \q_last_count[1]_i_2__1 
       (.I0(\r_5_reg[15] [7]),
        .I1(\r_5_reg[15] [0]),
        .I2(\r_5_reg[15] [5]),
        .I3(\r_5_reg[15] [6]),
        .O(_q_last_beats_c_T_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h4020)) 
    \q_last_count[2]_i_3__1 
       (.I0(\r_5_reg[15] [7]),
        .I1(\r_5_reg[15] [6]),
        .I2(\r_5_reg[15] [0]),
        .I3(\r_5_reg[15] [5]),
        .O(q_last_beats_c[0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \q_last_count[3]_i_3__0 
       (.I0(\r_5_reg[15] [7]),
        .I1(\r_5_reg[15] [6]),
        .I2(\r_5_reg[15] [0]),
        .I3(\r_5_reg[15] [5]),
        .O(q_last_beats_c[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \q_last_count[4]_i_4__0 
       (.I0(\r_5_reg[15] [6]),
        .I1(\r_5_reg[15] [7]),
        .I2(\r_5_reg[15] [0]),
        .I3(\r_5_reg[15] [5]),
        .O(q_last_beats_c[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hA9FF)) 
    \ridx_gray[0]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(valid_reg_reg),
        .I3(source_valid_io_out),
        .O(\ridx_gray_reg[0] ));
  LUT6 #(
    .INIT(64'h5666666600000000)) 
    \ridx_gray[2]_i_1 
       (.I0(rx_io_c_ridx),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(valid_reg_reg),
        .I4(Q[0]),
        .I5(source_valid_io_out),
        .O(D));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ridx_gray[3]_i_1__1 
       (.I0(source_valid_io_out),
        .I1(Q[1]),
        .I2(valid_reg_reg),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rx_io_c_ridx),
        .O(\ridx_gray_reg[3] ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ridx_ridx_bin[2]_i_1__0 
       (.I0(source_valid_io_out),
        .I1(Q[0]),
        .I2(valid_reg_reg),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\ridx_ridx_bin_reg[2] ));
endmodule

(* ORIG_REF_NAME = "FPGA_ClockCrossingReg_w32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_28
   (D,
    \ridx_gray_reg[3] ,
    \cdc_reg_reg[12]_0 ,
    \ridx_gray_reg[0] ,
    \ridx_ridx_bin_reg[2] ,
    \q_last_count_reg[2] ,
    \q_last_count_reg[3] ,
    \q_last_count_reg[3]_0 ,
    \q_last_count_reg[0] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[1] ,
    source_valid_io_out,
    Q,
    \state_reg[1] ,
    rx_io_bridx,
    \q_last_count_reg[4]_0 ,
    \q_last_count_reg[2]_0 ,
    \q_last_count_reg[4]_1 ,
    E,
    sync_0_reg,
    clk);
  output [0:0]D;
  output \ridx_gray_reg[3] ;
  output \cdc_reg_reg[12]_0 ;
  output \ridx_gray_reg[0] ;
  output [0:0]\ridx_ridx_bin_reg[2] ;
  output \q_last_count_reg[2] ;
  output [4:0]\q_last_count_reg[3] ;
  output [1:0]\q_last_count_reg[3]_0 ;
  output \q_last_count_reg[0] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[1] ;
  input source_valid_io_out;
  input [2:0]Q;
  input \state_reg[1] ;
  input [0:0]rx_io_bridx;
  input [4:0]\q_last_count_reg[4]_0 ;
  input \q_last_count_reg[2]_0 ;
  input \q_last_count_reg[4]_1 ;
  input [0:0]E;
  input [6:0]sync_0_reg;
  input clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \cdc_reg_reg[12]_0 ;
  wire clk;
  wire \q_last_count[0]_i_2__0_n_0 ;
  wire \q_last_count[0]_i_4__0_n_0 ;
  wire \q_last_count[0]_i_5_n_0 ;
  wire \q_last_count[2]_i_3__0_n_0 ;
  wire \q_last_count[2]_i_4_n_0 ;
  wire \q_last_count[3]_i_2__0_n_0 ;
  wire \q_last_count_reg[0] ;
  wire \q_last_count_reg[1] ;
  wire \q_last_count_reg[2] ;
  wire \q_last_count_reg[2]_0 ;
  wire [4:0]\q_last_count_reg[3] ;
  wire [1:0]\q_last_count_reg[3]_0 ;
  wire \q_last_count_reg[4] ;
  wire [4:0]\q_last_count_reg[4]_0 ;
  wire \q_last_count_reg[4]_1 ;
  wire \ridx_gray_reg[0] ;
  wire \ridx_gray_reg[3] ;
  wire [0:0]\ridx_ridx_bin_reg[2] ;
  wire [0:0]rx_io_bridx;
  wire [12:11]sourceB_io_q_bits;
  wire source_valid_io_out;
  wire \state_reg[1] ;
  wire [6:0]sync_0_reg;

  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hF4FF0BFF)) 
    \cdc_reg[12]_i_3__2 
       (.I0(\state_reg[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(source_valid_io_out),
        .I4(Q[2]),
        .O(\cdc_reg_reg[12]_0 ));
  FDRE \cdc_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[4]),
        .Q(\q_last_count_reg[3] [4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[5]),
        .Q(sourceB_io_q_bits[11]),
        .R(1'b0));
  FDRE \cdc_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[6]),
        .Q(sourceB_io_q_bits[12]),
        .R(1'b0));
  FDRE \cdc_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[0]),
        .Q(\q_last_count_reg[3] [0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[1]),
        .Q(\q_last_count_reg[3] [1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[2]),
        .Q(\q_last_count_reg[3] [2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(sync_0_reg[3]),
        .Q(\q_last_count_reg[3] [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000009)) 
    \q_last_count[0]_i_1 
       (.I0(\q_last_count[0]_i_2__0_n_0 ),
        .I1(\q_last_count_reg[0] ),
        .I2(\q_last_count_reg[4]_0 [0]),
        .I3(\q_last_count_reg[3] [2]),
        .I4(\q_last_count[0]_i_4__0_n_0 ),
        .I5(\q_last_count[0]_i_5_n_0 ),
        .O(\q_last_count_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q_last_count[0]_i_2__0 
       (.I0(\q_last_count_reg[3] [3]),
        .I1(\q_last_count_reg[3] [4]),
        .O(\q_last_count[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \q_last_count[0]_i_3__0 
       (.I0(\q_last_count_reg[3] [1]),
        .I1(\q_last_count_reg[3] [0]),
        .O(\q_last_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q_last_count[0]_i_4__0 
       (.I0(sourceB_io_q_bits[11]),
        .I1(sourceB_io_q_bits[12]),
        .O(\q_last_count[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00AB00AA)) 
    \q_last_count[0]_i_5 
       (.I0(\q_last_count_reg[4]_1 ),
        .I1(sourceB_io_q_bits[12]),
        .I2(\q_last_count_reg[3] [4]),
        .I3(\q_last_count_reg[4]_0 [0]),
        .I4(\q_last_count[3]_i_2__0_n_0 ),
        .I5(\q_last_count_reg[0] ),
        .O(\q_last_count[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000F00030002000A)) 
    \q_last_count[1]_i_2__0 
       (.I0(sourceB_io_q_bits[12]),
        .I1(\q_last_count_reg[3] [4]),
        .I2(\q_last_count_reg[4]_0 [0]),
        .I3(\q_last_count_reg[4]_0 [1]),
        .I4(\q_last_count_reg[3] [3]),
        .I5(sourceB_io_q_bits[11]),
        .O(\q_last_count_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000F00000002)) 
    \q_last_count[2]_i_2__0 
       (.I0(\q_last_count[2]_i_3__0_n_0 ),
        .I1(\q_last_count_reg[3] [2]),
        .I2(\q_last_count_reg[4]_0 [2]),
        .I3(\q_last_count_reg[4]_0 [1]),
        .I4(\q_last_count_reg[4]_0 [0]),
        .I5(\q_last_count[2]_i_4_n_0 ),
        .O(\q_last_count_reg[2] ));
  LUT6 #(
    .INIT(64'h00FF000400040004)) 
    \q_last_count[2]_i_3__0 
       (.I0(\q_last_count_reg[3] [1]),
        .I1(\q_last_count_reg[3] [0]),
        .I2(sourceB_io_q_bits[12]),
        .I3(sourceB_io_q_bits[11]),
        .I4(\q_last_count_reg[3] [3]),
        .I5(\q_last_count_reg[3] [4]),
        .O(\q_last_count[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004040400040004)) 
    \q_last_count[2]_i_4 
       (.I0(\q_last_count_reg[3] [3]),
        .I1(sourceB_io_q_bits[11]),
        .I2(\q_last_count_reg[3] [2]),
        .I3(\q_last_count_reg[3] [4]),
        .I4(\q_last_count_reg[3] [1]),
        .I5(\q_last_count_reg[3] [0]),
        .O(\q_last_count[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFFF000008)) 
    \q_last_count[3]_i_1__0 
       (.I0(\q_last_count[3]_i_2__0_n_0 ),
        .I1(\q_last_count_reg[3] [3]),
        .I2(\q_last_count_reg[3] [4]),
        .I3(\q_last_count_reg[4]_0 [3]),
        .I4(\q_last_count_reg[2]_0 ),
        .I5(\q_last_count_reg[4]_0 [4]),
        .O(\q_last_count_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_last_count[3]_i_2__0 
       (.I0(sourceB_io_q_bits[11]),
        .I1(\q_last_count_reg[3] [2]),
        .O(\q_last_count[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \q_last_count[4]_i_2__0 
       (.I0(\q_last_count_reg[3] [3]),
        .I1(\q_last_count_reg[3] [4]),
        .I2(\q_last_count_reg[4]_0 [0]),
        .I3(\q_last_count_reg[3] [2]),
        .I4(sourceB_io_q_bits[11]),
        .O(\q_last_count_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h9AFF)) 
    \ridx_gray[0]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\state_reg[1] ),
        .I3(source_valid_io_out),
        .O(\ridx_gray_reg[0] ));
  LUT6 #(
    .INIT(64'h55D5FF7FAA2A0080)) 
    \ridx_gray[2]_i_1__3 
       (.I0(source_valid_io_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\state_reg[1] ),
        .I4(Q[2]),
        .I5(\ridx_gray_reg[3] ),
        .O(D));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \ridx_gray[3]_i_1__0 
       (.I0(source_valid_io_out),
        .I1(Q[2]),
        .I2(\state_reg[1] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(rx_io_bridx),
        .O(\ridx_gray_reg[3] ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \ridx_ridx_bin[2]_i_1 
       (.I0(source_valid_io_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\state_reg[1] ),
        .I4(Q[2]),
        .O(\ridx_ridx_bin_reg[2] ));
endmodule

(* ORIG_REF_NAME = "FPGA_ClockCrossingReg_w32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ClockCrossingReg_w32_34
   (\q_last_count_reg[0] ,
    Q,
    \shift_reg[19] ,
    \shift_reg[18] ,
    \shift_reg[17] ,
    \shift_reg[16] ,
    mbypass_auto_in_1_a_bits_data,
    \cam_a_0_bits_data_reg[63] ,
    \cam_a_0_bits_data_reg[62] ,
    \cam_a_0_bits_data_reg[61] ,
    \cam_a_0_bits_data_reg[60] ,
    \shift_reg[19]_0 ,
    \shift_reg[8] ,
    \shift_reg[9] ,
    \shift_reg[10] ,
    \shift_reg[11] ,
    \shift_reg[16]_0 ,
    \shift_reg[17]_0 ,
    \shift_reg[18]_0 ,
    \shift_reg[19]_1 ,
    \q_last_count_reg[2] ,
    \q_last_count_reg[1] ,
    \q_last_count_reg[4] ,
    \q_last_count_reg[3] ,
    \cam_a_0_bits_data_reg[63]_0 ,
    \shift_reg[15] ,
    \shift_reg[23] ,
    \shift_reg[23]_0 ,
    \shift_reg[22] ,
    \shift_reg[22]_0 ,
    \cam_a_0_bits_data_reg[62]_0 ,
    \shift_reg[14] ,
    \cam_a_0_bits_data_reg[61]_0 ,
    \shift_reg[13] ,
    \shift_reg[21] ,
    \shift_reg[21]_0 ,
    \cam_a_0_bits_data_reg[60]_0 ,
    \shift_reg[12] ,
    \shift_reg[20] ,
    \shift_reg[20]_0 ,
    \shift_reg[27] ,
    \shift_reg[3] ,
    \shift_reg[26] ,
    \shift_reg[2] ,
    \shift_reg[25] ,
    \shift_reg[1] ,
    \shift_reg[24] ,
    \shift_reg[0] ,
    \q_last_count_reg[0]_0 ,
    \q_last_count_reg[2]_0 ,
    _wide_T,
    \state_reg[2] ,
    \cdc_reg_reg[3]_0 ,
    \state_reg[3] ,
    E,
    \ridx_ridx_bin_reg[0] ,
    clk);
  output [0:0]\q_last_count_reg[0] ;
  output [31:0]Q;
  output \shift_reg[19] ;
  output \shift_reg[18] ;
  output \shift_reg[17] ;
  output \shift_reg[16] ;
  output [3:0]mbypass_auto_in_1_a_bits_data;
  output \cam_a_0_bits_data_reg[63] ;
  output \cam_a_0_bits_data_reg[62] ;
  output \cam_a_0_bits_data_reg[61] ;
  output \cam_a_0_bits_data_reg[60] ;
  output [7:0]\shift_reg[19]_0 ;
  output \shift_reg[8] ;
  output \shift_reg[9] ;
  output \shift_reg[10] ;
  output \shift_reg[11] ;
  output \shift_reg[16]_0 ;
  output \shift_reg[17]_0 ;
  output \shift_reg[18]_0 ;
  output \shift_reg[19]_1 ;
  output \q_last_count_reg[2] ;
  output \q_last_count_reg[1] ;
  output \q_last_count_reg[4] ;
  output \q_last_count_reg[3] ;
  output \cam_a_0_bits_data_reg[63]_0 ;
  output \shift_reg[15] ;
  output \shift_reg[23] ;
  output \shift_reg[23]_0 ;
  output \shift_reg[22] ;
  output \shift_reg[22]_0 ;
  output \cam_a_0_bits_data_reg[62]_0 ;
  output \shift_reg[14] ;
  output \cam_a_0_bits_data_reg[61]_0 ;
  output \shift_reg[13] ;
  output \shift_reg[21] ;
  output \shift_reg[21]_0 ;
  output \cam_a_0_bits_data_reg[60]_0 ;
  output \shift_reg[12] ;
  output \shift_reg[20] ;
  output \shift_reg[20]_0 ;
  output \shift_reg[27] ;
  output \shift_reg[3] ;
  output \shift_reg[26] ;
  output \shift_reg[2] ;
  output \shift_reg[25] ;
  output \shift_reg[1] ;
  output \shift_reg[24] ;
  output \shift_reg[0] ;
  input [0:0]\q_last_count_reg[0]_0 ;
  input \q_last_count_reg[2]_0 ;
  input [3:0]_wide_T;
  input \state_reg[2] ;
  input \cdc_reg_reg[3]_0 ;
  input \state_reg[3] ;
  input [0:0]E;
  input [31:0]\ridx_ridx_bin_reg[0] ;
  input clk;

  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]_wide_T;
  wire \cam_a_0_bits_data_reg[60] ;
  wire \cam_a_0_bits_data_reg[60]_0 ;
  wire \cam_a_0_bits_data_reg[61] ;
  wire \cam_a_0_bits_data_reg[61]_0 ;
  wire \cam_a_0_bits_data_reg[62] ;
  wire \cam_a_0_bits_data_reg[62]_0 ;
  wire \cam_a_0_bits_data_reg[63] ;
  wire \cam_a_0_bits_data_reg[63]_0 ;
  wire \cdc_reg_reg[3]_0 ;
  wire clk;
  wire [3:0]mbypass_auto_in_1_a_bits_data;
  wire \q_last_count[0]_i_2_n_0 ;
  wire \q_last_count[0]_i_3_n_0 ;
  wire \q_last_count[2]_i_3_n_0 ;
  wire [0:0]\q_last_count_reg[0] ;
  wire [0:0]\q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[1] ;
  wire \q_last_count_reg[2] ;
  wire \q_last_count_reg[2]_0 ;
  wire \q_last_count_reg[3] ;
  wire \q_last_count_reg[4] ;
  wire [31:0]\ridx_ridx_bin_reg[0] ;
  wire \shift[10]_i_2_n_0 ;
  wire \shift[11]_i_3_n_0 ;
  wire \shift[20]_i_4_n_0 ;
  wire \shift[21]_i_4_n_0 ;
  wire \shift[22]_i_4_n_0 ;
  wire \shift[23]_i_5_n_0 ;
  wire \shift[8]_i_3_n_0 ;
  wire \shift[9]_i_3_n_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[10] ;
  wire \shift_reg[11] ;
  wire \shift_reg[12] ;
  wire \shift_reg[13] ;
  wire \shift_reg[14] ;
  wire \shift_reg[15] ;
  wire \shift_reg[16] ;
  wire \shift_reg[16]_0 ;
  wire \shift_reg[17] ;
  wire \shift_reg[17]_0 ;
  wire \shift_reg[18] ;
  wire \shift_reg[18]_0 ;
  wire \shift_reg[19] ;
  wire [7:0]\shift_reg[19]_0 ;
  wire \shift_reg[19]_1 ;
  wire \shift_reg[1] ;
  wire \shift_reg[20] ;
  wire \shift_reg[20]_0 ;
  wire \shift_reg[21] ;
  wire \shift_reg[21]_0 ;
  wire \shift_reg[22] ;
  wire \shift_reg[22]_0 ;
  wire \shift_reg[23] ;
  wire \shift_reg[23]_0 ;
  wire \shift_reg[24] ;
  wire \shift_reg[25] ;
  wire \shift_reg[26] ;
  wire \shift_reg[27] ;
  wire \shift_reg[2] ;
  wire \shift_reg[3] ;
  wire \shift_reg[8] ;
  wire \shift_reg[9] ;
  wire \state_reg[2] ;
  wire \state_reg[3] ;

  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \cam_a_0_bits_data[60]_i_1 
       (.I0(Q[0]),
        .I1(\state_reg[2] ),
        .I2(_wide_T[3]),
        .I3(\cam_a_0_bits_data_reg[60] ),
        .I4(\cdc_reg_reg[3]_0 ),
        .I5(Q[28]),
        .O(mbypass_auto_in_1_a_bits_data[0]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \cam_a_0_bits_data[61]_i_1 
       (.I0(Q[1]),
        .I1(\state_reg[2] ),
        .I2(_wide_T[3]),
        .I3(\cam_a_0_bits_data_reg[61] ),
        .I4(\cdc_reg_reg[3]_0 ),
        .I5(Q[29]),
        .O(mbypass_auto_in_1_a_bits_data[1]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \cam_a_0_bits_data[62]_i_1 
       (.I0(Q[2]),
        .I1(\state_reg[2] ),
        .I2(_wide_T[3]),
        .I3(\cam_a_0_bits_data_reg[62] ),
        .I4(\cdc_reg_reg[3]_0 ),
        .I5(Q[30]),
        .O(mbypass_auto_in_1_a_bits_data[2]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \cam_a_0_bits_data[63]_i_2 
       (.I0(Q[3]),
        .I1(\state_reg[2] ),
        .I2(_wide_T[3]),
        .I3(\cam_a_0_bits_data_reg[63] ),
        .I4(\cdc_reg_reg[3]_0 ),
        .I5(Q[31]),
        .O(mbypass_auto_in_1_a_bits_data[3]));
  FDRE \cdc_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \cdc_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \cdc_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \cdc_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \cdc_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \cdc_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \cdc_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \cdc_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \cdc_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \cdc_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \cdc_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \cdc_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \cdc_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \cdc_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \cdc_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \cdc_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \cdc_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \cdc_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \cdc_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \cdc_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \cdc_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \cdc_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \cdc_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \cdc_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \cdc_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \cdc_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \cdc_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \cdc_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \cdc_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \cdc_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \cdc_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \cdc_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\ridx_ridx_bin_reg[0] [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44415555)) 
    \q_last_count[0]_i_1__2 
       (.I0(\q_last_count_reg[0]_0 ),
        .I1(\q_last_count[0]_i_2_n_0 ),
        .I2(\q_last_count[0]_i_3_n_0 ),
        .I3(Q[12]),
        .I4(\q_last_count_reg[2]_0 ),
        .O(\q_last_count_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000040404)) 
    \q_last_count[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\q_last_count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \q_last_count[0]_i_3 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[5]),
        .O(\q_last_count[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7DFD7FFF7DFD0)) 
    \q_last_count[1]_i_2 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[5]),
        .I4(\q_last_count[2]_i_3_n_0 ),
        .I5(Q[12]),
        .O(\q_last_count_reg[1] ));
  LUT6 #(
    .INIT(64'h000F330100010F01)) 
    \q_last_count[2]_i_2 
       (.I0(Q[12]),
        .I1(\q_last_count[2]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\q_last_count_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \q_last_count[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\q_last_count[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \q_last_count[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[11]),
        .I2(Q[10]),
        .O(\q_last_count_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q_last_count[4]_i_6 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .O(\q_last_count_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[0]_i_2 
       (.I0(Q[8]),
        .I1(Q[12]),
        .I2(_wide_T[1]),
        .I3(Q[16]),
        .I4(_wide_T[0]),
        .I5(Q[20]),
        .O(\shift_reg[0] ));
  LUT6 #(
    .INIT(64'h2C20FFFF2C202C20)) 
    \shift[10]_i_1 
       (.I0(\shift[10]_i_2_n_0 ),
        .I1(_wide_T[3]),
        .I2(_wide_T[2]),
        .I3(\shift_reg[10] ),
        .I4(\state_reg[3] ),
        .I5(Q[10]),
        .O(\shift_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[10]_i_2 
       (.I0(Q[18]),
        .I1(Q[22]),
        .I2(_wide_T[1]),
        .I3(Q[26]),
        .I4(_wide_T[0]),
        .I5(Q[30]),
        .O(\shift[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[10]_i_3 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(_wide_T[1]),
        .I3(Q[10]),
        .I4(_wide_T[0]),
        .I5(Q[14]),
        .O(\shift_reg[10] ));
  LUT6 #(
    .INIT(64'h0C0CFF0CAEAE0C0C)) 
    \shift[11]_i_1 
       (.I0(\shift_reg[11] ),
        .I1(Q[11]),
        .I2(\state_reg[3] ),
        .I3(\shift[11]_i_3_n_0 ),
        .I4(_wide_T[3]),
        .I5(_wide_T[2]),
        .O(\shift_reg[19]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[11]_i_2 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(_wide_T[1]),
        .I3(Q[11]),
        .I4(_wide_T[0]),
        .I5(Q[15]),
        .O(\shift_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[11]_i_3 
       (.I0(Q[19]),
        .I1(Q[23]),
        .I2(_wide_T[1]),
        .I3(Q[27]),
        .I4(_wide_T[0]),
        .I5(Q[31]),
        .O(\shift[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \shift[12]_i_3 
       (.I0(Q[20]),
        .I1(Q[24]),
        .I2(_wide_T[1]),
        .I3(_wide_T[0]),
        .I4(Q[28]),
        .O(\shift_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \shift[13]_i_3 
       (.I0(Q[21]),
        .I1(Q[25]),
        .I2(_wide_T[1]),
        .I3(_wide_T[0]),
        .I4(Q[29]),
        .O(\shift_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \shift[14]_i_3 
       (.I0(Q[22]),
        .I1(Q[26]),
        .I2(_wide_T[1]),
        .I3(_wide_T[0]),
        .I4(Q[30]),
        .O(\shift_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \shift[15]_i_3 
       (.I0(Q[23]),
        .I1(Q[27]),
        .I2(_wide_T[1]),
        .I3(_wide_T[0]),
        .I4(Q[31]),
        .O(\shift_reg[15] ));
  LUT6 #(
    .INIT(64'hAEAEFF0CAEAE0C0C)) 
    \shift[16]_i_1 
       (.I0(\shift_reg[16]_0 ),
        .I1(Q[16]),
        .I2(\state_reg[3] ),
        .I3(\shift_reg[16] ),
        .I4(_wide_T[3]),
        .I5(_wide_T[2]),
        .O(\shift_reg[19]_0 [4]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \shift[16]_i_2 
       (.I0(Q[4]),
        .I1(_wide_T[0]),
        .I2(Q[0]),
        .I3(_wide_T[1]),
        .I4(_wide_T[2]),
        .I5(\shift_reg[0] ),
        .O(\shift_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \shift[16]_i_3 
       (.I0(Q[28]),
        .I1(_wide_T[0]),
        .I2(Q[24]),
        .I3(_wide_T[1]),
        .O(\shift_reg[16] ));
  LUT6 #(
    .INIT(64'hAEAEFF0CAEAE0C0C)) 
    \shift[17]_i_1 
       (.I0(\shift_reg[17]_0 ),
        .I1(Q[17]),
        .I2(\state_reg[3] ),
        .I3(\shift_reg[17] ),
        .I4(_wide_T[3]),
        .I5(_wide_T[2]),
        .O(\shift_reg[19]_0 [5]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \shift[17]_i_2 
       (.I0(Q[5]),
        .I1(_wide_T[0]),
        .I2(Q[1]),
        .I3(_wide_T[1]),
        .I4(_wide_T[2]),
        .I5(\shift_reg[1] ),
        .O(\shift_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \shift[17]_i_3 
       (.I0(Q[29]),
        .I1(_wide_T[0]),
        .I2(Q[25]),
        .I3(_wide_T[1]),
        .O(\shift_reg[17] ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[18]_i_1 
       (.I0(\shift_reg[18]_0 ),
        .I1(\shift_reg[18] ),
        .I2(_wide_T[3]),
        .I3(_wide_T[2]),
        .I4(Q[18]),
        .I5(\state_reg[3] ),
        .O(\shift_reg[19]_0 [6]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \shift[18]_i_2 
       (.I0(Q[6]),
        .I1(_wide_T[0]),
        .I2(Q[2]),
        .I3(_wide_T[1]),
        .I4(_wide_T[2]),
        .I5(\shift_reg[2] ),
        .O(\shift_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \shift[18]_i_3 
       (.I0(Q[30]),
        .I1(_wide_T[0]),
        .I2(Q[26]),
        .I3(_wide_T[1]),
        .O(\shift_reg[18] ));
  LUT6 #(
    .INIT(64'hAEAEFF0CAEAE0C0C)) 
    \shift[19]_i_1 
       (.I0(\shift_reg[19]_1 ),
        .I1(Q[19]),
        .I2(\state_reg[3] ),
        .I3(\shift_reg[19] ),
        .I4(_wide_T[3]),
        .I5(_wide_T[2]),
        .O(\shift_reg[19]_0 [7]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \shift[19]_i_2 
       (.I0(Q[7]),
        .I1(_wide_T[0]),
        .I2(Q[3]),
        .I3(_wide_T[1]),
        .I4(_wide_T[2]),
        .I5(\shift_reg[3] ),
        .O(\shift_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \shift[19]_i_3 
       (.I0(Q[31]),
        .I1(_wide_T[0]),
        .I2(Q[27]),
        .I3(_wide_T[1]),
        .O(\shift_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[1]_i_2 
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(_wide_T[1]),
        .I3(Q[17]),
        .I4(_wide_T[0]),
        .I5(Q[21]),
        .O(\shift_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[20]_i_2 
       (.I0(\shift[20]_i_4_n_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[20]_0 ),
        .O(\shift_reg[20] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \shift[20]_i_4 
       (.I0(Q[0]),
        .I1(_wide_T[1]),
        .I2(Q[4]),
        .I3(_wide_T[0]),
        .I4(Q[8]),
        .O(\shift[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[20]_i_5 
       (.I0(Q[12]),
        .I1(Q[16]),
        .I2(_wide_T[1]),
        .I3(Q[20]),
        .I4(_wide_T[0]),
        .I5(Q[24]),
        .O(\shift_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[21]_i_2 
       (.I0(\shift[21]_i_4_n_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[21]_0 ),
        .O(\shift_reg[21] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \shift[21]_i_4 
       (.I0(Q[1]),
        .I1(_wide_T[1]),
        .I2(Q[5]),
        .I3(_wide_T[0]),
        .I4(Q[9]),
        .O(\shift[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[21]_i_5 
       (.I0(Q[13]),
        .I1(Q[17]),
        .I2(_wide_T[1]),
        .I3(Q[21]),
        .I4(_wide_T[0]),
        .I5(Q[25]),
        .O(\shift_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[22]_i_2 
       (.I0(\shift[22]_i_4_n_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[22]_0 ),
        .O(\shift_reg[22] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \shift[22]_i_4 
       (.I0(Q[2]),
        .I1(_wide_T[1]),
        .I2(Q[6]),
        .I3(_wide_T[0]),
        .I4(Q[10]),
        .O(\shift[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[22]_i_5 
       (.I0(Q[14]),
        .I1(Q[18]),
        .I2(_wide_T[1]),
        .I3(Q[22]),
        .I4(_wide_T[0]),
        .I5(Q[26]),
        .O(\shift_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[23]_i_2 
       (.I0(\shift[23]_i_5_n_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[23]_0 ),
        .O(\shift_reg[23] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \shift[23]_i_5 
       (.I0(Q[3]),
        .I1(_wide_T[1]),
        .I2(Q[7]),
        .I3(_wide_T[0]),
        .I4(Q[11]),
        .O(\shift[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[23]_i_6 
       (.I0(Q[15]),
        .I1(Q[19]),
        .I2(_wide_T[1]),
        .I3(Q[23]),
        .I4(_wide_T[0]),
        .I5(Q[27]),
        .O(\shift_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[24]_i_2 
       (.I0(\shift_reg[8] ),
        .I1(_wide_T[2]),
        .I2(\shift[8]_i_3_n_0 ),
        .O(\shift_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[25]_i_2 
       (.I0(\shift_reg[9] ),
        .I1(_wide_T[2]),
        .I2(\shift[9]_i_3_n_0 ),
        .O(\shift_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[26]_i_2 
       (.I0(\shift_reg[10] ),
        .I1(_wide_T[2]),
        .I2(\shift[10]_i_2_n_0 ),
        .O(\shift_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[27]_i_2 
       (.I0(\shift_reg[11] ),
        .I1(_wide_T[2]),
        .I2(\shift[11]_i_3_n_0 ),
        .O(\shift_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[28]_i_2 
       (.I0(\cam_a_0_bits_data_reg[60]_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[12] ),
        .O(\cam_a_0_bits_data_reg[60] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[28]_i_3 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(_wide_T[1]),
        .I3(Q[12]),
        .I4(_wide_T[0]),
        .I5(Q[16]),
        .O(\cam_a_0_bits_data_reg[60]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[29]_i_2 
       (.I0(\cam_a_0_bits_data_reg[61]_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[13] ),
        .O(\cam_a_0_bits_data_reg[61] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[29]_i_3 
       (.I0(Q[5]),
        .I1(Q[9]),
        .I2(_wide_T[1]),
        .I3(Q[13]),
        .I4(_wide_T[0]),
        .I5(Q[17]),
        .O(\cam_a_0_bits_data_reg[61]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[2]_i_2 
       (.I0(Q[10]),
        .I1(Q[14]),
        .I2(_wide_T[1]),
        .I3(Q[18]),
        .I4(_wide_T[0]),
        .I5(Q[22]),
        .O(\shift_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[30]_i_2 
       (.I0(\cam_a_0_bits_data_reg[62]_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[14] ),
        .O(\cam_a_0_bits_data_reg[62] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[30]_i_3 
       (.I0(Q[6]),
        .I1(Q[10]),
        .I2(_wide_T[1]),
        .I3(Q[14]),
        .I4(_wide_T[0]),
        .I5(Q[18]),
        .O(\cam_a_0_bits_data_reg[62]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift[31]_i_5 
       (.I0(\cam_a_0_bits_data_reg[63]_0 ),
        .I1(_wide_T[2]),
        .I2(\shift_reg[15] ),
        .O(\cam_a_0_bits_data_reg[63] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[31]_i_6 
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(_wide_T[1]),
        .I3(Q[15]),
        .I4(_wide_T[0]),
        .I5(Q[19]),
        .O(\cam_a_0_bits_data_reg[63]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[3]_i_3 
       (.I0(Q[11]),
        .I1(Q[15]),
        .I2(_wide_T[1]),
        .I3(Q[19]),
        .I4(_wide_T[0]),
        .I5(Q[23]),
        .O(\shift_reg[3] ));
  LUT6 #(
    .INIT(64'h0C0CFF0CAEAE0C0C)) 
    \shift[8]_i_1 
       (.I0(\shift_reg[8] ),
        .I1(Q[8]),
        .I2(\state_reg[3] ),
        .I3(\shift[8]_i_3_n_0 ),
        .I4(_wide_T[3]),
        .I5(_wide_T[2]),
        .O(\shift_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(_wide_T[1]),
        .I3(Q[8]),
        .I4(_wide_T[0]),
        .I5(Q[12]),
        .O(\shift_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[8]_i_3 
       (.I0(Q[16]),
        .I1(Q[20]),
        .I2(_wide_T[1]),
        .I3(Q[24]),
        .I4(_wide_T[0]),
        .I5(Q[28]),
        .O(\shift[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C0CFF0CAEAE0C0C)) 
    \shift[9]_i_1 
       (.I0(\shift_reg[9] ),
        .I1(Q[9]),
        .I2(\state_reg[3] ),
        .I3(\shift[9]_i_3_n_0 ),
        .I4(_wide_T[3]),
        .I5(_wide_T[2]),
        .O(\shift_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[9]_i_2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(_wide_T[1]),
        .I3(Q[9]),
        .I4(_wide_T[0]),
        .I5(Q[13]),
        .O(\shift_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shift[9]_i_3 
       (.I0(Q[17]),
        .I1(Q[21]),
        .I2(_wide_T[1]),
        .I3(Q[25]),
        .I4(_wide_T[0]),
        .I5(Q[29]),
        .O(\shift[9]_i_3_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue
   (\hqe/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg_0 ,
    Q,
    maybe_full_reg_0,
    E,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full_reg_1,
    ready_reg,
    sink_valid_io_out,
    maybe_full_reg_2,
    _GEN_9,
    \b2c_data_concat_reg[2] ,
    b2c_data_valid,
    \first_count_reg[0] ,
    \format_r_reg[2] ,
    maybe_full_reg_3);
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output \hqe/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]Q;
  output maybe_full_reg_0;
  output [0:0]E;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full_reg_1;
  input ready_reg;
  input sink_valid_io_out;
  input maybe_full_reg_2;
  input [1:0]_GEN_9;
  input [0:0]\b2c_data_concat_reg[2] ;
  input b2c_data_valid;
  input \first_count_reg[0] ;
  input [0:0]\format_r_reg[2] ;
  input [0:0]maybe_full_reg_3;

  wire [0:0]E;
  wire [4:0]Q;
  wire [1:0]_GEN_9;
  wire [4:0]_enq_ptr_wrap_value_T_1__3;
  wire [4:0]_wrap_value_T_1__3;
  wire [0:0]\b2c_data_concat_reg[2] ;
  wire b2c_data_valid;
  wire chiplink_rx_clk;
  wire [4:0]deq_ptr_reg;
  wire \first_count_reg[0] ;
  wire [0:0]\format_r_reg[2] ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire \hqe/fq/ram/ram_ext/ram_reg_0 ;
  wire maybe_full;
  wire maybe_full_i_1__15_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire [0:0]maybe_full_reg_3;
  wire [4:1]ram_R0_addr;
  wire ram_out_valid;
  wire ram_out_valid_i_1__3_n_0;
  wire ram_out_valid_i_3__3_n_0;
  wire ram_out_valid_i_4__3_n_0;
  wire ram_out_valid_i_5__2_n_0;
  wire ram_out_valid_i_6__2_n_0;
  wire ram_reg_i_10_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_15__3_n_0;
  wire ram_reg_i_16_n_0;
  wire ram_reg_i_19__0_n_0;
  wire ram_reg_i_20__2_n_0;
  wire ram_reg_i_8_n_0;
  wire ready_reg;
  wire ready_reg_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr[0]_i_1__1 
       (.I0(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr[1]_i_1__1 
       (.I0(deq_ptr_reg[0]),
        .I1(deq_ptr_reg[1]),
        .O(_wrap_value_T_1__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr[2]_i_1__1 
       (.I0(deq_ptr_reg[2]),
        .I1(deq_ptr_reg[1]),
        .I2(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr[3]_i_1__1 
       (.I0(deq_ptr_reg[3]),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[2]),
        .O(_wrap_value_T_1__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr[4]_i_2__1 
       (.I0(deq_ptr_reg[4]),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(deq_ptr_reg[3]),
        .O(_wrap_value_T_1__3[4]));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    \deq_ptr[4]_i_4 
       (.I0(maybe_full),
        .I1(ram_reg_i_20__2_n_0),
        .I2(deq_ptr_reg[4]),
        .I3(Q[4]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(maybe_full_reg_0));
  FDRE \deq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_3),
        .D(_wrap_value_T_1__3[0]),
        .Q(deq_ptr_reg[0]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_3),
        .D(_wrap_value_T_1__3[1]),
        .Q(deq_ptr_reg[1]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_3),
        .D(_wrap_value_T_1__3[2]),
        .Q(deq_ptr_reg[2]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_3),
        .D(_wrap_value_T_1__3[3]),
        .Q(deq_ptr_reg[3]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_3),
        .D(_wrap_value_T_1__3[4]),
        .Q(deq_ptr_reg[4]),
        .R(rx_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr[0]_i_1__3 
       (.I0(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(_enq_ptr_wrap_value_T_1__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(_enq_ptr_wrap_value_T_1__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(_enq_ptr_wrap_value_T_1__3[4]));
  FDRE \enq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__3[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__3[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__3[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__3[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__3[4]),
        .Q(Q[4]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hFDD0)) 
    maybe_full_i_1__15
       (.I0(maybe_full_reg_1),
        .I1(maybe_full_reg_0),
        .I2(E),
        .I3(maybe_full),
        .O(maybe_full_i_1__15_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__15_n_0),
        .Q(maybe_full),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h5545555554554554)) 
    ram_out_valid_i_1__3
       (.I0(ready_reg_reg),
        .I1(ram_out_valid_i_3__3_n_0),
        .I2(ram_out_valid_i_4__3_n_0),
        .I3(Q[3]),
        .I4(deq_ptr_reg[3]),
        .I5(ram_out_valid_i_5__2_n_0),
        .O(ram_out_valid_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hDDFC)) 
    ram_out_valid_i_3__3
       (.I0(ram_out_valid),
        .I1(ram_out_valid_i_6__2_n_0),
        .I2(maybe_full),
        .I3(ram_reg_i_15__3_n_0),
        .O(ram_out_valid_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h22B2FFFF000022B2)) 
    ram_out_valid_i_4__3
       (.I0(deq_ptr_reg[1]),
        .I1(Q[1]),
        .I2(deq_ptr_reg[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(deq_ptr_reg[2]),
        .O(ram_out_valid_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_out_valid_i_5__2
       (.I0(Q[4]),
        .I1(deq_ptr_reg[4]),
        .O(ram_out_valid_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h2FF2DFFDFDDF2FF2)) 
    ram_out_valid_i_6__2
       (.I0(deq_ptr_reg[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(deq_ptr_reg[2]),
        .I4(deq_ptr_reg[1]),
        .I5(Q[1]),
        .O(ram_out_valid_i_6__2_n_0));
  FDRE ram_out_valid_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(ram_out_valid_i_1__3_n_0),
        .Q(ram_out_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(ram_R0_addr[4]),
        .I1(ram_out_valid_i_1__3_n_0),
        .I2(ram_reg_i_8_n_0),
        .O(\hqe/fq/ram/ram_ext/ram_reg [4]));
  FDRE ram_reg_i_10
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__3_n_0),
        .D(ram_R0_addr[3]),
        .Q(ram_reg_i_10_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_16_n_0),
        .I1(maybe_full_reg_0),
        .I2(ram_out_valid),
        .O(\hqe/fq/ram/ram_ext/ram_reg_0 ));
  FDRE ram_reg_i_12
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__3_n_0),
        .D(ram_R0_addr[2]),
        .Q(ram_reg_i_12_n_0),
        .R(1'b0));
  FDRE ram_reg_i_13
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__3_n_0),
        .D(ram_R0_addr[1]),
        .Q(ram_reg_i_13_n_0),
        .R(1'b0));
  FDRE ram_reg_i_14
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__3_n_0),
        .D(ram_reg_i_19__0_n_0),
        .Q(ram_reg_i_14_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_reg_i_15__3
       (.I0(Q[0]),
        .I1(deq_ptr_reg[0]),
        .I2(Q[4]),
        .I3(deq_ptr_reg[4]),
        .I4(ram_reg_i_20__2_n_0),
        .O(ram_reg_i_15__3_n_0));
  LUT6 #(
    .INIT(64'hEEFFEFFFFFFFEFFF)) 
    ram_reg_i_16
       (.I0(_GEN_9[1]),
        .I1(_GEN_9[0]),
        .I2(\b2c_data_concat_reg[2] ),
        .I3(b2c_data_valid),
        .I4(\first_count_reg[0] ),
        .I5(\format_r_reg[2] ),
        .O(ram_reg_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h9CCC)) 
    ram_reg_i_17
       (.I0(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .O(ram_R0_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_18__0
       (.I0(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .O(ram_R0_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_19__0
       (.I0(deq_ptr_reg[0]),
        .I1(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .O(ram_reg_i_19__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_R0_addr[3]),
        .I1(ram_out_valid_i_1__3_n_0),
        .I2(ram_reg_i_10_n_0),
        .O(\hqe/fq/ram/ram_ext/ram_reg [3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_reg_i_20__2
       (.I0(deq_ptr_reg[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(deq_ptr_reg[2]),
        .I4(Q[1]),
        .I5(deq_ptr_reg[1]),
        .O(ram_reg_i_20__2_n_0));
  LUT6 #(
    .INIT(64'h9CCCFFFF9CCC0000)) 
    ram_reg_i_3
       (.I0(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(ram_out_valid_i_1__3_n_0),
        .I5(ram_reg_i_12_n_0),
        .O(\hqe/fq/ram/ram_ext/ram_reg [2]));
  LUT5 #(
    .INIT(32'hB4FFB400)) 
    ram_reg_i_4
       (.I0(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(ram_out_valid_i_1__3_n_0),
        .I4(ram_reg_i_13_n_0),
        .O(\hqe/fq/ram/ram_ext/ram_reg [1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_i_5
       (.I0(deq_ptr_reg[0]),
        .I1(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I2(ram_out_valid_i_1__3_n_0),
        .I3(ram_reg_i_14_n_0),
        .O(\hqe/fq/ram/ram_ext/ram_reg [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF0070)) 
    ram_reg_i_6__0
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg_2),
        .I3(maybe_full),
        .I4(ram_reg_i_15__3_n_0),
        .I5(ram_reg_i_16_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    ram_reg_i_7__0
       (.I0(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[4]),
        .I2(deq_ptr_reg[2]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[0]),
        .I5(deq_ptr_reg[3]),
        .O(ram_R0_addr[4]));
  FDRE ram_reg_i_8
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__3_n_0),
        .D(ram_R0_addr[4]),
        .Q(ram_reg_i_8_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    ram_reg_i_9__0
       (.I0(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[3]),
        .I2(deq_ptr_reg[0]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[2]),
        .O(ram_R0_addr[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaFlowQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_107
   (\hqd/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    Q,
    \ram_reg[3] ,
    E,
    \enq_ptr_reg[0]_0 ,
    D,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full_reg_0,
    \format_r_reg[2] ,
    _GEN_9,
    ready_reg,
    sink_valid_io_out,
    maybe_full_reg_1,
    \b2c_data_concat_reg[15] ,
    \format_r_reg[1] ,
    b2c_data_valid,
    \first_count_reg[4] ,
    \hqd/fq/ram/ram_ext/ram_reg_1 ,
    maybe_full_reg_2);
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output \hqd/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]Q;
  output \ram_reg[3] ;
  output [0:0]E;
  output \enq_ptr_reg[0]_0 ;
  output [9:0]D;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full_reg_0;
  input \format_r_reg[2] ;
  input [1:0]_GEN_9;
  input ready_reg;
  input sink_valid_io_out;
  input maybe_full_reg_1;
  input [11:0]\b2c_data_concat_reg[15] ;
  input [1:0]\format_r_reg[1] ;
  input b2c_data_valid;
  input [4:0]\first_count_reg[4] ;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  input [0:0]maybe_full_reg_2;

  wire [9:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [1:0]_GEN_9;
  wire [4:0]_enq_ptr_wrap_value_T_1__2;
  wire [4:0]_wrap_value_T_1__2;
  wire [11:0]\b2c_data_concat_reg[15] ;
  wire b2c_data_valid;
  wire chiplink_rx_clk;
  wire [4:0]deq_ptr_reg;
  wire \enq_ptr_reg[0]_0 ;
  wire [4:0]\first_count_reg[4] ;
  wire [1:0]\format_r_reg[1] ;
  wire \format_r_reg[2] ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire \hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  wire maybe_full;
  wire maybe_full_i_1__17_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire [0:0]maybe_full_reg_2;
  wire [4:1]ram_R0_addr;
  wire ram_out_valid;
  wire ram_out_valid_i_1__2_n_0;
  wire ram_out_valid_i_3__2_n_0;
  wire ram_out_valid_i_4__2_n_0;
  wire ram_out_valid_i_5__3_n_0;
  wire ram_out_valid_i_6__1_n_0;
  wire ram_out_valid_i_7__2_n_0;
  wire \ram_reg[3] ;
  wire ram_reg_i_10_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_15__2_n_0;
  wire ram_reg_i_16__3_n_0;
  wire ram_reg_i_19__3_n_0;
  wire ram_reg_i_20__1_n_0;
  wire ram_reg_i_8_n_0;
  wire ready_reg;
  wire ready_reg_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr[0]_i_1__2 
       (.I0(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr[1]_i_1__2 
       (.I0(deq_ptr_reg[0]),
        .I1(deq_ptr_reg[1]),
        .O(_wrap_value_T_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr[2]_i_1__2 
       (.I0(deq_ptr_reg[2]),
        .I1(deq_ptr_reg[1]),
        .I2(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr[3]_i_1__2 
       (.I0(deq_ptr_reg[3]),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[2]),
        .O(_wrap_value_T_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr[4]_i_2__2 
       (.I0(deq_ptr_reg[4]),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(deq_ptr_reg[3]),
        .O(_wrap_value_T_1__2[4]));
  FDRE \deq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__2[0]),
        .Q(deq_ptr_reg[0]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__2[1]),
        .Q(deq_ptr_reg[1]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__2[2]),
        .Q(deq_ptr_reg[2]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__2[3]),
        .Q(deq_ptr_reg[3]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__2[4]),
        .Q(deq_ptr_reg[4]),
        .R(rx_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr[0]_i_1__2 
       (.I0(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(_enq_ptr_wrap_value_T_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(_enq_ptr_wrap_value_T_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr[4]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(_enq_ptr_wrap_value_T_1__2[4]));
  FDRE \enq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__2[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__2[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__2[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__2[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__2[4]),
        .Q(Q[4]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hFDD0)) 
    maybe_full_i_1__17
       (.I0(maybe_full_reg_0),
        .I1(\ram_reg[3] ),
        .I2(E),
        .I3(maybe_full),
        .O(maybe_full_i_1__17_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__17_n_0),
        .Q(maybe_full),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[10]_i_1__2 
       (.I0(\b2c_data_concat_reg[15] [6]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[11]_i_1__2 
       (.I0(\b2c_data_concat_reg[15] [7]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[12]_i_1__1 
       (.I0(\b2c_data_concat_reg[15] [8]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[13]_i_1__0 
       (.I0(\b2c_data_concat_reg[15] [9]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[14]_i_1__0 
       (.I0(\b2c_data_concat_reg[15] [10]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[15]_i_2 
       (.I0(\b2c_data_concat_reg[15] [11]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0041000000000041)) 
    \ram[15]_i_3 
       (.I0(maybe_full),
        .I1(deq_ptr_reg[4]),
        .I2(Q[4]),
        .I3(ram_reg_i_20__1_n_0),
        .I4(Q[3]),
        .I5(deq_ptr_reg[3]),
        .O(\ram_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[3]_i_1__2 
       (.I0(\b2c_data_concat_reg[15] [2]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[4]_i_1__2 
       (.I0(\b2c_data_concat_reg[15] [3]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[5]_i_1__2 
       (.I0(\b2c_data_concat_reg[15] [4]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[9]_i_1__2 
       (.I0(\b2c_data_concat_reg[15] [5]),
        .I1(\ram_reg[3] ),
        .I2(\hqd/fq/ram/ram_ext/ram_reg_1 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4554454554544554)) 
    ram_out_valid_i_1__2
       (.I0(ready_reg_reg),
        .I1(ram_out_valid_i_3__2_n_0),
        .I2(ram_out_valid_i_4__2_n_0),
        .I3(deq_ptr_reg[3]),
        .I4(Q[3]),
        .I5(ram_out_valid_i_5__3_n_0),
        .O(ram_out_valid_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFF74FFFFFFFFFF74)) 
    ram_out_valid_i_3__2
       (.I0(ram_out_valid),
        .I1(ram_reg_i_15__2_n_0),
        .I2(maybe_full),
        .I3(ram_out_valid_i_6__1_n_0),
        .I4(ram_out_valid_i_7__2_n_0),
        .I5(ram_out_valid_i_5__3_n_0),
        .O(ram_out_valid_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_out_valid_i_4__2
       (.I0(Q[4]),
        .I1(deq_ptr_reg[4]),
        .O(ram_out_valid_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h2F02FFFF00002F02)) 
    ram_out_valid_i_5__3
       (.I0(deq_ptr_reg[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(deq_ptr_reg[1]),
        .I4(Q[2]),
        .I5(deq_ptr_reg[2]),
        .O(ram_out_valid_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h6FF66FF6F96F6FF6)) 
    ram_out_valid_i_6__1
       (.I0(Q[2]),
        .I1(deq_ptr_reg[2]),
        .I2(Q[1]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(ram_out_valid_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_out_valid_i_7__2
       (.I0(Q[3]),
        .I1(deq_ptr_reg[3]),
        .O(ram_out_valid_i_7__2_n_0));
  FDRE ram_out_valid_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(ram_out_valid_i_1__2_n_0),
        .Q(ram_out_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(ram_R0_addr[4]),
        .I1(ram_out_valid_i_1__2_n_0),
        .I2(ram_reg_i_8_n_0),
        .O(\hqd/fq/ram/ram_ext/ram_reg [4]));
  FDRE ram_reg_i_10
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__2_n_0),
        .D(ram_R0_addr[3]),
        .Q(ram_reg_i_10_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBF00BFFF)) 
    ram_reg_i_11__3
       (.I0(\format_r_reg[2] ),
        .I1(_GEN_9[1]),
        .I2(_GEN_9[0]),
        .I3(\ram_reg[3] ),
        .I4(ram_out_valid),
        .O(\hqd/fq/ram/ram_ext/ram_reg_0 ));
  FDRE ram_reg_i_12
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__2_n_0),
        .D(ram_R0_addr[2]),
        .Q(ram_reg_i_12_n_0),
        .R(1'b0));
  FDRE ram_reg_i_13
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__2_n_0),
        .D(ram_R0_addr[1]),
        .Q(ram_reg_i_13_n_0),
        .R(1'b0));
  FDRE ram_reg_i_14
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__2_n_0),
        .D(ram_reg_i_19__3_n_0),
        .Q(ram_reg_i_14_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    ram_reg_i_15__2
       (.I0(deq_ptr_reg[3]),
        .I1(Q[3]),
        .I2(ram_reg_i_20__1_n_0),
        .I3(Q[4]),
        .I4(deq_ptr_reg[4]),
        .O(ram_reg_i_15__2_n_0));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    ram_reg_i_16__3
       (.I0(\format_r_reg[2] ),
        .I1(\b2c_data_concat_reg[15] [1]),
        .I2(\enq_ptr_reg[0]_0 ),
        .I3(\format_r_reg[1] [1]),
        .I4(\b2c_data_concat_reg[15] [0]),
        .I5(\format_r_reg[1] [0]),
        .O(ram_reg_i_16__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h9CCC)) 
    ram_reg_i_17__2
       (.I0(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .O(ram_R0_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_18__3
       (.I0(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .O(ram_R0_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_19__3
       (.I0(deq_ptr_reg[0]),
        .I1(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .O(ram_reg_i_19__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_R0_addr[3]),
        .I1(ram_out_valid_i_1__2_n_0),
        .I2(ram_reg_i_10_n_0),
        .O(\hqd/fq/ram/ram_ext/ram_reg [3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_reg_i_20__1
       (.I0(Q[1]),
        .I1(deq_ptr_reg[1]),
        .I2(Q[2]),
        .I3(deq_ptr_reg[2]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(ram_reg_i_20__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_22
       (.I0(b2c_data_valid),
        .I1(\first_count_reg[4] [3]),
        .I2(\first_count_reg[4] [4]),
        .I3(\first_count_reg[4] [2]),
        .I4(\first_count_reg[4] [1]),
        .I5(\first_count_reg[4] [0]),
        .O(\enq_ptr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9CCCFFFF9CCC0000)) 
    ram_reg_i_3
       (.I0(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(ram_out_valid_i_1__2_n_0),
        .I5(ram_reg_i_12_n_0),
        .O(\hqd/fq/ram/ram_ext/ram_reg [2]));
  LUT5 #(
    .INIT(32'hB4FFB400)) 
    ram_reg_i_4
       (.I0(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(ram_out_valid_i_1__2_n_0),
        .I4(ram_reg_i_13_n_0),
        .O(\hqd/fq/ram/ram_ext/ram_reg [1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_i_5
       (.I0(deq_ptr_reg[0]),
        .I1(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I2(ram_out_valid_i_1__2_n_0),
        .I3(ram_reg_i_14_n_0),
        .O(\hqd/fq/ram/ram_ext/ram_reg [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF0070)) 
    ram_reg_i_6__3
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg_1),
        .I3(maybe_full),
        .I4(ram_reg_i_15__2_n_0),
        .I5(ram_reg_i_16__3_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    ram_reg_i_7__3
       (.I0(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[4]),
        .I2(deq_ptr_reg[2]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[0]),
        .I5(deq_ptr_reg[3]),
        .O(ram_R0_addr[4]));
  FDRE ram_reg_i_8
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__2_n_0),
        .D(ram_R0_addr[4]),
        .Q(ram_reg_i_8_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    ram_reg_i_9__3
       (.I0(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[3]),
        .I2(deq_ptr_reg[0]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[2]),
        .O(ram_R0_addr[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaFlowQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_109
   (\hqc/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg_0 ,
    E,
    \enq_ptr_reg[0]_0 ,
    _GEN_9,
    \format_r_reg[1] ,
    Q,
    D,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full_reg_0,
    sink_valid_io_out,
    ready_reg,
    \b2c_data_concat_reg[31] ,
    b2c_data_valid_reg,
    \format_r_reg[2] ,
    b2c_data_valid,
    \first_count_reg[4] ,
    ram_R0_data_0);
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output \hqc/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]E;
  output \enq_ptr_reg[0]_0 ;
  output [1:0]_GEN_9;
  output \format_r_reg[1] ;
  output [4:0]Q;
  output [24:0]D;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full_reg_0;
  input sink_valid_io_out;
  input ready_reg;
  input [27:0]\b2c_data_concat_reg[31] ;
  input b2c_data_valid_reg;
  input [2:0]\format_r_reg[2] ;
  input b2c_data_valid;
  input [4:0]\first_count_reg[4] ;
  input [24:0]ram_R0_data_0;

  wire [24:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [1:0]_GEN_9;
  wire [4:0]_enq_ptr_wrap_value_T_1__1;
  wire [4:0]_wrap_value_T_1__1;
  wire [27:0]\b2c_data_concat_reg[31] ;
  wire b2c_data_valid;
  wire b2c_data_valid_reg;
  wire chiplink_rx_clk;
  wire [4:0]deq_ptr_reg;
  wire \enq_ptr_reg[0]_0 ;
  wire [4:0]\first_count_reg[4] ;
  wire \format_r_reg[1] ;
  wire [2:0]\format_r_reg[2] ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire \hqc/fq/ram/ram_ext/ram_reg_0 ;
  wire maybe_full;
  wire maybe_full_i_1__1_n_0;
  wire maybe_full_reg_0;
  wire p_2_in;
  wire [4:1]ram_R0_addr;
  wire [24:0]ram_R0_data_0;
  wire ram_out_valid;
  wire ram_out_valid_i_1__1_n_0;
  wire ram_out_valid_i_3__1_n_0;
  wire ram_out_valid_i_4__1_n_0;
  wire ram_out_valid_i_5__1_n_0;
  wire ram_out_valid_i_6__0_n_0;
  wire ram_out_valid_i_7__1_n_0;
  wire ram_out_valid_i_8__1_n_0;
  wire ram_reg_i_10_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_15__1_n_0;
  wire ram_reg_i_16__2_n_0;
  wire ram_reg_i_19__2_n_0;
  wire ram_reg_i_20__0_n_0;
  wire ram_reg_i_8_n_0;
  wire ready_reg;
  wire ready_reg_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr[0]_i_1__0 
       (.I0(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr[1]_i_1__0 
       (.I0(deq_ptr_reg[0]),
        .I1(deq_ptr_reg[1]),
        .O(_wrap_value_T_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr[2]_i_1__0 
       (.I0(deq_ptr_reg[2]),
        .I1(deq_ptr_reg[1]),
        .I2(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr[3]_i_1__0 
       (.I0(deq_ptr_reg[3]),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[2]),
        .O(_wrap_value_T_1__1[3]));
  LUT5 #(
    .INIT(32'h000000D5)) 
    \deq_ptr[4]_i_1__3 
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I4(ram_out_valid_i_5__1_n_0),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr[4]_i_2__0 
       (.I0(deq_ptr_reg[4]),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(deq_ptr_reg[3]),
        .O(_wrap_value_T_1__1[4]));
  FDRE \deq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1__1[0]),
        .Q(deq_ptr_reg[0]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1__1[1]),
        .Q(deq_ptr_reg[1]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1__1[2]),
        .Q(deq_ptr_reg[2]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1__1[3]),
        .Q(deq_ptr_reg[3]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1__1[4]),
        .Q(deq_ptr_reg[4]),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr[0]_i_1__1 
       (.I0(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(_enq_ptr_wrap_value_T_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(_enq_ptr_wrap_value_T_1__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(_enq_ptr_wrap_value_T_1__1[4]));
  FDRE \enq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__1[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__1[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__1[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__1[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__1[4]),
        .Q(Q[4]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hFB08)) 
    \format_r[0]_i_1 
       (.I0(\b2c_data_concat_reg[31] [0]),
        .I1(b2c_data_valid),
        .I2(\format_r_reg[1] ),
        .I3(\format_r_reg[2] [0]),
        .O(_GEN_9[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \format_r[1]_i_1 
       (.I0(\b2c_data_concat_reg[31] [1]),
        .I1(b2c_data_valid),
        .I2(\format_r_reg[1] ),
        .I3(\format_r_reg[2] [1]),
        .O(_GEN_9[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \format_r[2]_i_2 
       (.I0(\first_count_reg[4] [0]),
        .I1(\first_count_reg[4] [1]),
        .I2(\first_count_reg[4] [2]),
        .I3(\first_count_reg[4] [4]),
        .I4(\first_count_reg[4] [3]),
        .O(\format_r_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__1
       (.I0(p_2_in),
        .I1(E),
        .I2(maybe_full),
        .O(maybe_full_i_1__1_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__1_n_0),
        .Q(maybe_full),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[10]_i_1__1 
       (.I0(\b2c_data_concat_reg[31] [9]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[11]_i_1__1 
       (.I0(\b2c_data_concat_reg[31] [10]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[12]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [11]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[16]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [12]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[17]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [13]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[18]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [14]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[19]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [15]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[20]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [16]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[21]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [17]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[22]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [18]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[23]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [19]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[24]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [20]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[25]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [21]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[26]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [22]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[27]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [23]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[28]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [24]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[29]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [25]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[30]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [26]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[23]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[31]_i_2__0 
       (.I0(\b2c_data_concat_reg[31] [27]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[3]_i_1__1 
       (.I0(\b2c_data_concat_reg[31] [3]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[4]_i_1__1 
       (.I0(\b2c_data_concat_reg[31] [4]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[5]_i_1__1 
       (.I0(\b2c_data_concat_reg[31] [5]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[6]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [6]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[7]_i_1__0 
       (.I0(\b2c_data_concat_reg[31] [7]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[9]_i_1__1 
       (.I0(\b2c_data_concat_reg[31] [8]),
        .I1(ram_out_valid_i_5__1_n_0),
        .I2(ram_R0_data_0[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5555555554545455)) 
    ram_out_valid_i_1__1
       (.I0(ready_reg_reg),
        .I1(ram_out_valid_i_3__1_n_0),
        .I2(ram_out_valid_i_4__1_n_0),
        .I3(ram_out_valid),
        .I4(ram_out_valid_i_5__1_n_0),
        .I5(ram_out_valid_i_6__0_n_0),
        .O(ram_out_valid_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hEBBE)) 
    ram_out_valid_i_3__1
       (.I0(ram_out_valid_i_7__1_n_0),
        .I1(ram_out_valid_i_8__1_n_0),
        .I2(Q[3]),
        .I3(deq_ptr_reg[3]),
        .O(ram_out_valid_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h96996696)) 
    ram_out_valid_i_4__1
       (.I0(deq_ptr_reg[4]),
        .I1(Q[4]),
        .I2(deq_ptr_reg[3]),
        .I3(Q[3]),
        .I4(ram_out_valid_i_8__1_n_0),
        .O(ram_out_valid_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_out_valid_i_5__1
       (.I0(maybe_full),
        .I1(ram_reg_i_20__0_n_0),
        .I2(deq_ptr_reg[3]),
        .I3(Q[3]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(ram_out_valid_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6F96F6FF66FF6)) 
    ram_out_valid_i_6__0
       (.I0(Q[2]),
        .I1(deq_ptr_reg[2]),
        .I2(Q[1]),
        .I3(deq_ptr_reg[1]),
        .I4(Q[0]),
        .I5(deq_ptr_reg[0]),
        .O(ram_out_valid_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_out_valid_i_7__1
       (.I0(maybe_full),
        .I1(ram_reg_i_20__0_n_0),
        .I2(deq_ptr_reg[3]),
        .I3(Q[3]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(ram_out_valid_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    ram_out_valid_i_8__1
       (.I0(deq_ptr_reg[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(deq_ptr_reg[0]),
        .I4(Q[2]),
        .I5(deq_ptr_reg[2]),
        .O(ram_out_valid_i_8__1_n_0));
  FDRE ram_out_valid_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(ram_out_valid_i_1__1_n_0),
        .Q(ram_out_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(ram_R0_addr[4]),
        .I1(ram_out_valid_i_1__1_n_0),
        .I2(ram_reg_i_8_n_0),
        .O(\hqc/fq/ram/ram_ext/ram_reg [4]));
  FDRE ram_reg_i_10
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__1_n_0),
        .D(ram_R0_addr[3]),
        .Q(ram_reg_i_10_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFB00FBFF)) 
    ram_reg_i_11__2
       (.I0(\enq_ptr_reg[0]_0 ),
        .I1(_GEN_9[1]),
        .I2(_GEN_9[0]),
        .I3(ram_out_valid_i_5__1_n_0),
        .I4(ram_out_valid),
        .O(\hqc/fq/ram/ram_ext/ram_reg_0 ));
  FDRE ram_reg_i_12
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__1_n_0),
        .D(ram_R0_addr[2]),
        .Q(ram_reg_i_12_n_0),
        .R(1'b0));
  FDRE ram_reg_i_13
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__1_n_0),
        .D(ram_R0_addr[1]),
        .Q(ram_reg_i_13_n_0),
        .R(1'b0));
  FDRE ram_reg_i_14
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__1_n_0),
        .D(ram_reg_i_19__2_n_0),
        .Q(ram_reg_i_14_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_reg_i_15__1
       (.I0(Q[0]),
        .I1(deq_ptr_reg[0]),
        .I2(Q[3]),
        .I3(deq_ptr_reg[3]),
        .I4(ram_reg_i_20__0_n_0),
        .O(ram_reg_i_15__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    ram_reg_i_16__2
       (.I0(\enq_ptr_reg[0]_0 ),
        .I1(\b2c_data_concat_reg[31] [1]),
        .I2(b2c_data_valid_reg),
        .I3(\format_r_reg[2] [1]),
        .I4(\b2c_data_concat_reg[31] [0]),
        .I5(\format_r_reg[2] [0]),
        .O(ram_reg_i_16__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h9CCC)) 
    ram_reg_i_17__1
       (.I0(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .O(ram_R0_addr[2]));
  LUT4 #(
    .INIT(16'hB8FF)) 
    ram_reg_i_17__3
       (.I0(\format_r_reg[2] [2]),
        .I1(\format_r_reg[1] ),
        .I2(\b2c_data_concat_reg[31] [2]),
        .I3(b2c_data_valid),
        .O(\enq_ptr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_18__2
       (.I0(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .O(ram_R0_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_19__2
       (.I0(deq_ptr_reg[0]),
        .I1(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .O(ram_reg_i_19__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_R0_addr[3]),
        .I1(ram_out_valid_i_1__1_n_0),
        .I2(ram_reg_i_10_n_0),
        .O(\hqc/fq/ram/ram_ext/ram_reg [3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_reg_i_20__0
       (.I0(deq_ptr_reg[4]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(deq_ptr_reg[1]),
        .I4(Q[2]),
        .I5(deq_ptr_reg[2]),
        .O(ram_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h9CCCFFFF9CCC0000)) 
    ram_reg_i_3
       (.I0(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(ram_out_valid_i_1__1_n_0),
        .I5(ram_reg_i_12_n_0),
        .O(\hqc/fq/ram/ram_ext/ram_reg [2]));
  LUT5 #(
    .INIT(32'hB4FFB400)) 
    ram_reg_i_4
       (.I0(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(ram_out_valid_i_1__1_n_0),
        .I4(ram_reg_i_13_n_0),
        .O(\hqc/fq/ram/ram_ext/ram_reg [1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_i_5
       (.I0(deq_ptr_reg[0]),
        .I1(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I2(ram_out_valid_i_1__1_n_0),
        .I3(ram_reg_i_14_n_0),
        .O(\hqc/fq/ram/ram_ext/ram_reg [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF0070)) 
    ram_reg_i_6__2
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg_0),
        .I3(maybe_full),
        .I4(ram_reg_i_15__1_n_0),
        .I5(ram_reg_i_16__2_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    ram_reg_i_7__2
       (.I0(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[4]),
        .I2(deq_ptr_reg[2]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[0]),
        .I5(deq_ptr_reg[3]),
        .O(ram_R0_addr[4]));
  FDRE ram_reg_i_8
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__1_n_0),
        .D(ram_R0_addr[4]),
        .Q(ram_reg_i_8_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    ram_reg_i_9__2
       (.I0(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[3]),
        .I2(deq_ptr_reg[0]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[2]),
        .O(ram_R0_addr[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaFlowQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_111
   (\hqb/fq/ram/ram_ext/ram_reg ,
    \hqb/fq/ram/ram_ext/ram_reg_0 ,
    ram_out_valid_reg_0,
    E,
    Q,
    D,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full_reg_0,
    \format_r_reg[2] ,
    _GEN_9,
    ready_reg,
    sink_valid_io_out,
    maybe_full_reg_1,
    \b2c_data_concat_reg[12] ,
    b2c_data_valid_reg,
    \format_r_reg[1] ,
    DOADO,
    maybe_full_reg_2);
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output \hqb/fq/ram/ram_ext/ram_reg_0 ;
  output ram_out_valid_reg_0;
  output [0:0]E;
  output [4:0]Q;
  output [6:0]D;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full_reg_0;
  input \format_r_reg[2] ;
  input [1:0]_GEN_9;
  input ready_reg;
  input sink_valid_io_out;
  input maybe_full_reg_1;
  input [8:0]\b2c_data_concat_reg[12] ;
  input b2c_data_valid_reg;
  input [1:0]\format_r_reg[1] ;
  input [6:0]DOADO;
  input [0:0]maybe_full_reg_2;

  wire [6:0]D;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [4:0]Q;
  wire [1:0]_GEN_9;
  wire [4:0]_enq_ptr_wrap_value_T_1__0;
  wire [4:0]_wrap_value_T_1__0;
  wire [8:0]\b2c_data_concat_reg[12] ;
  wire b2c_data_valid_reg;
  wire chiplink_rx_clk;
  wire [4:0]deq_ptr_reg;
  wire [1:0]\format_r_reg[1] ;
  wire \format_r_reg[2] ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire \hqb/fq/ram/ram_ext/ram_reg_0 ;
  wire maybe_full;
  wire maybe_full_i_1__16_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire [0:0]maybe_full_reg_2;
  wire [4:1]ram_R0_addr;
  wire ram_out_valid;
  wire ram_out_valid_i_1__0_n_0;
  wire ram_out_valid_i_3__0_n_0;
  wire ram_out_valid_i_5__0_n_0;
  wire ram_out_valid_i_6__3_n_0;
  wire ram_out_valid_i_7__0_n_0;
  wire ram_out_valid_i_8_n_0;
  wire ram_out_valid_reg_0;
  wire ram_reg_i_10_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_15__0_n_0;
  wire ram_reg_i_16__1_n_0;
  wire ram_reg_i_19__1_n_0;
  wire ram_reg_i_20_n_0;
  wire ram_reg_i_8_n_0;
  wire ready_reg;
  wire ready_reg_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr[0]_i_1__3 
       (.I0(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr[1]_i_1__3 
       (.I0(deq_ptr_reg[0]),
        .I1(deq_ptr_reg[1]),
        .O(_wrap_value_T_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr[2]_i_1__3 
       (.I0(deq_ptr_reg[2]),
        .I1(deq_ptr_reg[1]),
        .I2(deq_ptr_reg[0]),
        .O(_wrap_value_T_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr[3]_i_1__3 
       (.I0(deq_ptr_reg[3]),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[2]),
        .O(_wrap_value_T_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr[4]_i_2__3 
       (.I0(deq_ptr_reg[4]),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(deq_ptr_reg[3]),
        .O(_wrap_value_T_1__0[4]));
  FDRE \deq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__0[0]),
        .Q(deq_ptr_reg[0]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__0[1]),
        .Q(deq_ptr_reg[1]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__0[2]),
        .Q(deq_ptr_reg[2]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__0[3]),
        .Q(deq_ptr_reg[3]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(maybe_full_reg_2),
        .D(_wrap_value_T_1__0[4]),
        .Q(deq_ptr_reg[4]),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr[0]_i_1__0 
       (.I0(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(_enq_ptr_wrap_value_T_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(_enq_ptr_wrap_value_T_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(_enq_ptr_wrap_value_T_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(_enq_ptr_wrap_value_T_1__0[4]));
  FDRE \enq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__0[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__0[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__0[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__0[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1__0[4]),
        .Q(Q[4]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hFDD0)) 
    maybe_full_i_1__16
       (.I0(maybe_full_reg_0),
        .I1(ram_out_valid_reg_0),
        .I2(E),
        .I3(maybe_full),
        .O(maybe_full_i_1__16_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__16_n_0),
        .Q(maybe_full),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[10]_i_1__0 
       (.I0(\b2c_data_concat_reg[12] [6]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[11]_i_1__0 
       (.I0(\b2c_data_concat_reg[12] [7]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[12]_i_2 
       (.I0(\b2c_data_concat_reg[12] [8]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[3]_i_1__0 
       (.I0(\b2c_data_concat_reg[12] [2]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[4]_i_1__0 
       (.I0(\b2c_data_concat_reg[12] [3]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[5]_i_1__0 
       (.I0(\b2c_data_concat_reg[12] [4]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[9]_i_1__0 
       (.I0(\b2c_data_concat_reg[12] [5]),
        .I1(ram_out_valid_reg_0),
        .I2(DOADO[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h55554445)) 
    ram_out_valid_i_1__0
       (.I0(ready_reg_reg),
        .I1(ram_out_valid_i_3__0_n_0),
        .I2(ram_out_valid_reg_0),
        .I3(ram_out_valid),
        .I4(ram_out_valid_i_5__0_n_0),
        .O(ram_out_valid_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF69)) 
    ram_out_valid_i_3__0
       (.I0(ram_out_valid_i_6__3_n_0),
        .I1(Q[3]),
        .I2(deq_ptr_reg[3]),
        .I3(ram_out_valid_i_7__0_n_0),
        .I4(ram_out_valid_i_8_n_0),
        .O(ram_out_valid_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_out_valid_i_4__0
       (.I0(maybe_full),
        .I1(ram_reg_i_20_n_0),
        .I2(deq_ptr_reg[3]),
        .I3(Q[3]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(ram_out_valid_reg_0));
  LUT5 #(
    .INIT(32'h69996669)) 
    ram_out_valid_i_5__0
       (.I0(deq_ptr_reg[4]),
        .I1(Q[4]),
        .I2(ram_out_valid_i_6__3_n_0),
        .I3(Q[3]),
        .I4(deq_ptr_reg[3]),
        .O(ram_out_valid_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hDF0D4F04DF0DDF0D)) 
    ram_out_valid_i_6__3
       (.I0(deq_ptr_reg[1]),
        .I1(Q[1]),
        .I2(deq_ptr_reg[2]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(deq_ptr_reg[0]),
        .O(ram_out_valid_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h2FF2DFFDFDDF2FF2)) 
    ram_out_valid_i_7__0
       (.I0(deq_ptr_reg[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(deq_ptr_reg[2]),
        .I4(deq_ptr_reg[1]),
        .I5(Q[1]),
        .O(ram_out_valid_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_out_valid_i_8
       (.I0(maybe_full),
        .I1(ram_reg_i_20_n_0),
        .I2(deq_ptr_reg[3]),
        .I3(Q[3]),
        .I4(deq_ptr_reg[0]),
        .I5(Q[0]),
        .O(ram_out_valid_i_8_n_0));
  FDRE ram_out_valid_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(ram_out_valid_i_1__0_n_0),
        .Q(ram_out_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(ram_R0_addr[4]),
        .I1(ram_out_valid_i_1__0_n_0),
        .I2(ram_reg_i_8_n_0),
        .O(\hqb/fq/ram/ram_ext/ram_reg [4]));
  FDRE ram_reg_i_10
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__0_n_0),
        .D(ram_R0_addr[3]),
        .Q(ram_reg_i_10_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFB00FBFF)) 
    ram_reg_i_11__1
       (.I0(\format_r_reg[2] ),
        .I1(_GEN_9[0]),
        .I2(_GEN_9[1]),
        .I3(ram_out_valid_reg_0),
        .I4(ram_out_valid),
        .O(\hqb/fq/ram/ram_ext/ram_reg_0 ));
  FDRE ram_reg_i_12
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__0_n_0),
        .D(ram_R0_addr[2]),
        .Q(ram_reg_i_12_n_0),
        .R(1'b0));
  FDRE ram_reg_i_13
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__0_n_0),
        .D(ram_R0_addr[1]),
        .Q(ram_reg_i_13_n_0),
        .R(1'b0));
  FDRE ram_reg_i_14
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__0_n_0),
        .D(ram_reg_i_19__1_n_0),
        .Q(ram_reg_i_14_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_reg_i_15__0
       (.I0(Q[0]),
        .I1(deq_ptr_reg[0]),
        .I2(Q[3]),
        .I3(deq_ptr_reg[3]),
        .I4(ram_reg_i_20_n_0),
        .O(ram_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    ram_reg_i_16__1
       (.I0(\format_r_reg[2] ),
        .I1(\b2c_data_concat_reg[12] [0]),
        .I2(b2c_data_valid_reg),
        .I3(\format_r_reg[1] [0]),
        .I4(\b2c_data_concat_reg[12] [1]),
        .I5(\format_r_reg[1] [1]),
        .O(ram_reg_i_16__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h9CCC)) 
    ram_reg_i_17__0
       (.I0(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .O(ram_R0_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_18__1
       (.I0(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .O(ram_R0_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_19__1
       (.I0(deq_ptr_reg[0]),
        .I1(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .O(ram_reg_i_19__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_R0_addr[3]),
        .I1(ram_out_valid_i_1__0_n_0),
        .I2(ram_reg_i_10_n_0),
        .O(\hqb/fq/ram/ram_ext/ram_reg [3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_reg_i_20
       (.I0(deq_ptr_reg[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(deq_ptr_reg[2]),
        .I4(Q[4]),
        .I5(deq_ptr_reg[4]),
        .O(ram_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h9CCCFFFF9CCC0000)) 
    ram_reg_i_3
       (.I0(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[2]),
        .I2(deq_ptr_reg[1]),
        .I3(deq_ptr_reg[0]),
        .I4(ram_out_valid_i_1__0_n_0),
        .I5(ram_reg_i_12_n_0),
        .O(\hqb/fq/ram/ram_ext/ram_reg [2]));
  LUT5 #(
    .INIT(32'hB4FFB400)) 
    ram_reg_i_4
       (.I0(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[0]),
        .I2(deq_ptr_reg[1]),
        .I3(ram_out_valid_i_1__0_n_0),
        .I4(ram_reg_i_13_n_0),
        .O(\hqb/fq/ram/ram_ext/ram_reg [1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_i_5
       (.I0(deq_ptr_reg[0]),
        .I1(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I2(ram_out_valid_i_1__0_n_0),
        .I3(ram_reg_i_14_n_0),
        .O(\hqb/fq/ram/ram_ext/ram_reg [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF0070)) 
    ram_reg_i_6__1
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg_1),
        .I3(maybe_full),
        .I4(ram_reg_i_15__0_n_0),
        .I5(ram_reg_i_16__1_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    ram_reg_i_7__1
       (.I0(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[4]),
        .I2(deq_ptr_reg[2]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[0]),
        .I5(deq_ptr_reg[3]),
        .O(ram_R0_addr[4]));
  FDRE ram_reg_i_8
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1__0_n_0),
        .D(ram_R0_addr[4]),
        .Q(ram_reg_i_8_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    ram_reg_i_9__1
       (.I0(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .I1(deq_ptr_reg[3]),
        .I2(deq_ptr_reg[0]),
        .I3(deq_ptr_reg[1]),
        .I4(deq_ptr_reg[2]),
        .O(ram_R0_addr[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaFlowQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_113
   (ADDRARDADDR,
    \hqa/fq/ram/ram_ext/ram_reg ,
    E,
    Q,
    D,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    maybe_full_reg_0,
    sink_valid_io_out,
    ready_reg,
    _GEN_9,
    \format_r_reg[2] ,
    \b2c_data_concat_reg[31] ,
    ram_R0_data,
    b2c_data_valid_reg,
    \format_r_reg[1] );
  output [4:0]ADDRARDADDR;
  output \hqa/fq/ram/ram_ext/ram_reg ;
  output [0:0]E;
  output [4:0]Q;
  output [31:0]D;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input maybe_full_reg_0;
  input sink_valid_io_out;
  input ready_reg;
  input [1:0]_GEN_9;
  input \format_r_reg[2] ;
  input [31:0]\b2c_data_concat_reg[31] ;
  input [31:0]ram_R0_data;
  input b2c_data_valid_reg;
  input [1:0]\format_r_reg[1] ;

  wire [4:0]ADDRARDADDR;
  wire [31:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [1:0]_GEN_9;
  wire [4:0]_enq_ptr_wrap_value_T_1;
  wire [4:0]_wrap_value_T_1;
  wire [31:0]\b2c_data_concat_reg[31] ;
  wire b2c_data_valid_reg;
  wire chiplink_rx_clk;
  wire [4:0]deq_ptr_reg__0;
  wire [1:0]\format_r_reg[1] ;
  wire \format_r_reg[2] ;
  wire \hqa/fq/ram/ram_ext/ram_reg ;
  wire maybe_full;
  wire maybe_full_i_1__0_n_0;
  wire maybe_full_reg_0;
  wire p_2_in;
  wire [4:1]ram_R0_addr;
  wire [31:0]ram_R0_data;
  wire ram_out_valid;
  wire ram_out_valid_i_1_n_0;
  wire ram_out_valid_i_3_n_0;
  wire ram_out_valid_i_4_n_0;
  wire ram_out_valid_i_5_n_0;
  wire ram_out_valid_i_6_n_0;
  wire ram_out_valid_i_7_n_0;
  wire ram_out_valid_i_8__0_n_0;
  wire ram_reg_i_10_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_15_n_0;
  wire ram_reg_i_16__0_n_0;
  wire ram_reg_i_20__3_n_0;
  wire ram_reg_i_21_n_0;
  wire ram_reg_i_8_n_0;
  wire ready_reg;
  wire ready_reg_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr[0]_i_1 
       (.I0(deq_ptr_reg__0[0]),
        .O(_wrap_value_T_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr[1]_i_1 
       (.I0(deq_ptr_reg__0[0]),
        .I1(deq_ptr_reg__0[1]),
        .O(_wrap_value_T_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr[2]_i_1 
       (.I0(deq_ptr_reg__0[2]),
        .I1(deq_ptr_reg__0[1]),
        .I2(deq_ptr_reg__0[0]),
        .O(_wrap_value_T_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr[3]_i_1 
       (.I0(deq_ptr_reg__0[3]),
        .I1(deq_ptr_reg__0[0]),
        .I2(deq_ptr_reg__0[1]),
        .I3(deq_ptr_reg__0[2]),
        .O(_wrap_value_T_1[3]));
  LUT5 #(
    .INIT(32'h000000D5)) 
    \deq_ptr[4]_i_1__2 
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(\hqa/fq/ram/ram_ext/ram_reg ),
        .I4(ram_out_valid_i_5_n_0),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr[4]_i_2 
       (.I0(deq_ptr_reg__0[4]),
        .I1(deq_ptr_reg__0[2]),
        .I2(deq_ptr_reg__0[1]),
        .I3(deq_ptr_reg__0[0]),
        .I4(deq_ptr_reg__0[3]),
        .O(_wrap_value_T_1[4]));
  FDRE \deq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1[0]),
        .Q(deq_ptr_reg__0[0]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1[1]),
        .Q(deq_ptr_reg__0[1]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1[2]),
        .Q(deq_ptr_reg__0[2]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1[3]),
        .Q(deq_ptr_reg__0[3]),
        .R(rx_reset));
  FDRE \deq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(p_2_in),
        .D(_wrap_value_T_1[4]),
        .Q(deq_ptr_reg__0[4]),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr[0]_i_1 
       (.I0(Q[0]),
        .O(_enq_ptr_wrap_value_T_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(_enq_ptr_wrap_value_T_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(_enq_ptr_wrap_value_T_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(_enq_ptr_wrap_value_T_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(_enq_ptr_wrap_value_T_1[4]));
  FDRE \enq_ptr_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \enq_ptr_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(E),
        .D(_enq_ptr_wrap_value_T_1[4]),
        .Q(Q[4]),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__0
       (.I0(p_2_in),
        .I1(E),
        .I2(maybe_full),
        .O(maybe_full_i_1__0_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__0_n_0),
        .Q(maybe_full),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[0]_i_1 
       (.I0(\b2c_data_concat_reg[31] [0]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[10]_i_1 
       (.I0(\b2c_data_concat_reg[31] [10]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[11]_i_1 
       (.I0(\b2c_data_concat_reg[31] [11]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[12]_i_1 
       (.I0(\b2c_data_concat_reg[31] [12]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[13]_i_1 
       (.I0(\b2c_data_concat_reg[31] [13]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[14]_i_1 
       (.I0(\b2c_data_concat_reg[31] [14]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[15]_i_1 
       (.I0(\b2c_data_concat_reg[31] [15]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[16]_i_1 
       (.I0(\b2c_data_concat_reg[31] [16]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[17]_i_1 
       (.I0(\b2c_data_concat_reg[31] [17]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[18]_i_1 
       (.I0(\b2c_data_concat_reg[31] [18]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[19]_i_1 
       (.I0(\b2c_data_concat_reg[31] [19]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[1]_i_1 
       (.I0(\b2c_data_concat_reg[31] [1]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[20]_i_1 
       (.I0(\b2c_data_concat_reg[31] [20]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[21]_i_1 
       (.I0(\b2c_data_concat_reg[31] [21]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[22]_i_1 
       (.I0(\b2c_data_concat_reg[31] [22]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[23]_i_1 
       (.I0(\b2c_data_concat_reg[31] [23]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[24]_i_1 
       (.I0(\b2c_data_concat_reg[31] [24]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[25]_i_1 
       (.I0(\b2c_data_concat_reg[31] [25]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[26]_i_1 
       (.I0(\b2c_data_concat_reg[31] [26]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[27]_i_1 
       (.I0(\b2c_data_concat_reg[31] [27]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[28]_i_1 
       (.I0(\b2c_data_concat_reg[31] [28]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[29]_i_1 
       (.I0(\b2c_data_concat_reg[31] [29]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[2]_i_1 
       (.I0(\b2c_data_concat_reg[31] [2]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[30]_i_1 
       (.I0(\b2c_data_concat_reg[31] [30]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[31]_i_2 
       (.I0(\b2c_data_concat_reg[31] [31]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[3]_i_1 
       (.I0(\b2c_data_concat_reg[31] [3]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[4]_i_1 
       (.I0(\b2c_data_concat_reg[31] [4]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[5]_i_1 
       (.I0(\b2c_data_concat_reg[31] [5]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[6]_i_1 
       (.I0(\b2c_data_concat_reg[31] [6]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[7]_i_1 
       (.I0(\b2c_data_concat_reg[31] [7]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[8]_i_1 
       (.I0(\b2c_data_concat_reg[31] [8]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram[9]_i_1 
       (.I0(\b2c_data_concat_reg[31] [9]),
        .I1(ram_out_valid_i_5_n_0),
        .I2(ram_R0_data[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h5555555554545455)) 
    ram_out_valid_i_1
       (.I0(ready_reg_reg),
        .I1(ram_out_valid_i_3_n_0),
        .I2(ram_out_valid_i_4_n_0),
        .I3(ram_out_valid),
        .I4(ram_out_valid_i_5_n_0),
        .I5(ram_out_valid_i_6_n_0),
        .O(ram_out_valid_i_1_n_0));
  LUT4 #(
    .INIT(16'hEBBE)) 
    ram_out_valid_i_3
       (.I0(ram_out_valid_i_7_n_0),
        .I1(ram_out_valid_i_8__0_n_0),
        .I2(Q[3]),
        .I3(deq_ptr_reg__0[3]),
        .O(ram_out_valid_i_3_n_0));
  LUT5 #(
    .INIT(32'h96996696)) 
    ram_out_valid_i_4
       (.I0(deq_ptr_reg__0[4]),
        .I1(Q[4]),
        .I2(deq_ptr_reg__0[3]),
        .I3(Q[3]),
        .I4(ram_out_valid_i_8__0_n_0),
        .O(ram_out_valid_i_4_n_0));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_out_valid_i_5
       (.I0(maybe_full),
        .I1(ram_reg_i_21_n_0),
        .I2(deq_ptr_reg__0[3]),
        .I3(Q[3]),
        .I4(deq_ptr_reg__0[0]),
        .I5(Q[0]),
        .O(ram_out_valid_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6F96F6FF66FF6)) 
    ram_out_valid_i_6
       (.I0(Q[2]),
        .I1(deq_ptr_reg__0[2]),
        .I2(Q[1]),
        .I3(deq_ptr_reg__0[1]),
        .I4(Q[0]),
        .I5(deq_ptr_reg__0[0]),
        .O(ram_out_valid_i_6_n_0));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_out_valid_i_7
       (.I0(maybe_full),
        .I1(ram_reg_i_21_n_0),
        .I2(deq_ptr_reg__0[3]),
        .I3(Q[3]),
        .I4(deq_ptr_reg__0[0]),
        .I5(Q[0]),
        .O(ram_out_valid_i_7_n_0));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    ram_out_valid_i_8__0
       (.I0(deq_ptr_reg__0[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(deq_ptr_reg__0[0]),
        .I4(Q[2]),
        .I5(deq_ptr_reg__0[2]),
        .O(ram_out_valid_i_8__0_n_0));
  FDRE ram_out_valid_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(ram_out_valid_i_1_n_0),
        .Q(ram_out_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(ram_R0_addr[4]),
        .I1(ram_out_valid_i_1_n_0),
        .I2(ram_reg_i_8_n_0),
        .O(ADDRARDADDR[4]));
  FDRE ram_reg_i_10
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1_n_0),
        .D(ram_R0_addr[3]),
        .Q(ram_reg_i_10_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFE00FEFF)) 
    ram_reg_i_11
       (.I0(_GEN_9[1]),
        .I1(_GEN_9[0]),
        .I2(\format_r_reg[2] ),
        .I3(ram_out_valid_i_5_n_0),
        .I4(ram_out_valid),
        .O(\hqa/fq/ram/ram_ext/ram_reg ));
  FDRE ram_reg_i_12
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1_n_0),
        .D(ram_R0_addr[2]),
        .Q(ram_reg_i_12_n_0),
        .R(1'b0));
  FDRE ram_reg_i_13
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1_n_0),
        .D(ram_R0_addr[1]),
        .Q(ram_reg_i_13_n_0),
        .R(1'b0));
  FDRE ram_reg_i_14
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1_n_0),
        .D(ram_reg_i_20__3_n_0),
        .Q(ram_reg_i_14_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_reg_i_15
       (.I0(Q[0]),
        .I1(deq_ptr_reg__0[0]),
        .I2(Q[3]),
        .I3(deq_ptr_reg__0[3]),
        .I4(ram_reg_i_21_n_0),
        .O(ram_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    ram_reg_i_16__0
       (.I0(\b2c_data_concat_reg[31] [1]),
        .I1(b2c_data_valid_reg),
        .I2(\format_r_reg[1] [1]),
        .I3(\b2c_data_concat_reg[31] [0]),
        .I4(\format_r_reg[1] [0]),
        .I5(\format_r_reg[2] ),
        .O(ram_reg_i_16__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h9CCC)) 
    ram_reg_i_18
       (.I0(\hqa/fq/ram/ram_ext/ram_reg ),
        .I1(deq_ptr_reg__0[2]),
        .I2(deq_ptr_reg__0[1]),
        .I3(deq_ptr_reg__0[0]),
        .O(ram_R0_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_19
       (.I0(\hqa/fq/ram/ram_ext/ram_reg ),
        .I1(deq_ptr_reg__0[0]),
        .I2(deq_ptr_reg__0[1]),
        .O(ram_R0_addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_R0_addr[3]),
        .I1(ram_out_valid_i_1_n_0),
        .I2(ram_reg_i_10_n_0),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_20__3
       (.I0(deq_ptr_reg__0[0]),
        .I1(\hqa/fq/ram/ram_ext/ram_reg ),
        .O(ram_reg_i_20__3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_reg_i_21
       (.I0(deq_ptr_reg__0[4]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(deq_ptr_reg__0[1]),
        .I4(Q[2]),
        .I5(deq_ptr_reg__0[2]),
        .O(ram_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h9CCCFFFF9CCC0000)) 
    ram_reg_i_3
       (.I0(\hqa/fq/ram/ram_ext/ram_reg ),
        .I1(deq_ptr_reg__0[2]),
        .I2(deq_ptr_reg__0[1]),
        .I3(deq_ptr_reg__0[0]),
        .I4(ram_out_valid_i_1_n_0),
        .I5(ram_reg_i_12_n_0),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB4FFB400)) 
    ram_reg_i_4
       (.I0(\hqa/fq/ram/ram_ext/ram_reg ),
        .I1(deq_ptr_reg__0[0]),
        .I2(deq_ptr_reg__0[1]),
        .I3(ram_out_valid_i_1_n_0),
        .I4(ram_reg_i_13_n_0),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_i_5
       (.I0(deq_ptr_reg__0[0]),
        .I1(\hqa/fq/ram/ram_ext/ram_reg ),
        .I2(ram_out_valid_i_1_n_0),
        .I3(ram_reg_i_14_n_0),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00000000FFFF0070)) 
    ram_reg_i_6
       (.I0(ready_reg),
        .I1(sink_valid_io_out),
        .I2(maybe_full_reg_0),
        .I3(maybe_full),
        .I4(ram_reg_i_15_n_0),
        .I5(ram_reg_i_16__0_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    ram_reg_i_7
       (.I0(\hqa/fq/ram/ram_ext/ram_reg ),
        .I1(deq_ptr_reg__0[4]),
        .I2(deq_ptr_reg__0[2]),
        .I3(deq_ptr_reg__0[1]),
        .I4(deq_ptr_reg__0[0]),
        .I5(deq_ptr_reg__0[3]),
        .O(ram_R0_addr[4]));
  FDRE ram_reg_i_8
       (.C(chiplink_rx_clk),
        .CE(ram_out_valid_i_1_n_0),
        .D(ram_R0_addr[4]),
        .Q(ram_reg_i_8_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    ram_reg_i_9
       (.I0(\hqa/fq/ram/ram_ext/ram_reg ),
        .I1(deq_ptr_reg__0[3]),
        .I2(deq_ptr_reg__0[0]),
        .I3(deq_ptr_reg__0[1]),
        .I4(deq_ptr_reg__0[2]),
        .O(ram_R0_addr[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue
   (ADDRARDADDR,
    maybe_full,
    E,
    Q,
    \mem_0_reg[31] ,
    chiplink_rx_clk,
    rx_reset,
    ready_reg_reg,
    sink_valid_io_out,
    ready_reg,
    _GEN_9,
    \format_r_reg[2] ,
    \b2c_data_concat_reg[31] ,
    ram_R0_data,
    b2c_data_valid_reg,
    \format_r_reg[1] );
  output [4:0]ADDRARDADDR;
  output maybe_full;
  output [0:0]E;
  output [4:0]Q;
  output [31:0]\mem_0_reg[31] ;
  input chiplink_rx_clk;
  input rx_reset;
  input ready_reg_reg;
  input sink_valid_io_out;
  input ready_reg;
  input [1:0]_GEN_9;
  input \format_r_reg[2] ;
  input [31:0]\b2c_data_concat_reg[31] ;
  input [31:0]ram_R0_data;
  input b2c_data_valid_reg;
  input [1:0]\format_r_reg[1] ;

  wire [4:0]ADDRARDADDR;
  wire [0:0]E;
  wire [4:0]Q;
  wire [1:0]_GEN_9;
  wire [31:0]\b2c_data_concat_reg[31] ;
  wire b2c_data_valid_reg;
  wire chiplink_rx_clk;
  wire [1:0]\format_r_reg[1] ;
  wire \format_r_reg[2] ;
  wire [31:0]fq_io_deq_bits;
  wire fq_n_5;
  wire maybe_full;
  wire [31:0]\mem_0_reg[31] ;
  wire [31:0]ram_R0_data;
  wire ready_reg;
  wire ready_reg_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_113 fq
       (.ADDRARDADDR(ADDRARDADDR),
        .D(fq_io_deq_bits),
        .E(E),
        .Q(Q),
        ._GEN_9(_GEN_9),
        .\b2c_data_concat_reg[31] (\b2c_data_concat_reg[31] ),
        .b2c_data_valid_reg(b2c_data_valid_reg),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\format_r_reg[1] (\format_r_reg[1] ),
        .\format_r_reg[2] (\format_r_reg[2] ),
        .\hqa/fq/ram/ram_ext/ram_reg (fq_n_5),
        .maybe_full_reg_0(maybe_full),
        .ram_R0_data(ram_R0_data),
        .ready_reg(ready_reg),
        .ready_reg_reg(ready_reg_reg),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_114 io_deq_q
       (.D(fq_io_deq_bits),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full_reg_0(maybe_full),
        .\mem_0_reg[31] (\mem_0_reg[31] ),
        .ram_out_valid_reg(fq_n_5),
        .ready_reg(ready_reg),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_57
   (\hqb/fq/ram/ram_ext/ram_reg ,
    \ram_reg[3] ,
    E,
    \hqb/fq/ram/ram_ext/ram_reg_0 ,
    D,
    CO,
    \rx_b_reg[5] ,
    O,
    \rx_b_reg[7] ,
    \rx_b_reg[11] ,
    \rx_b_reg[15] ,
    \rx_b_reg[19] ,
    \mem_0_reg[12] ,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    ready_reg,
    ready_reg_reg,
    Q,
    \format_r_reg[2] ,
    _GEN_9,
    \b2c_data_concat_reg[12] ,
    b2c_data_valid_reg,
    \format_r_reg[1] ,
    DOADO,
    ready_reg_reg_0,
    ready_reg_0,
    S,
    \rx_b_reg[7]_0 ,
    \rx_b_reg[11]_0 ,
    \rx_b_reg[15]_0 ,
    \rx_b_reg[19]_0 );
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output \ram_reg[3] ;
  output [0:0]E;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]D;
  output [0:0]CO;
  output \rx_b_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_b_reg[7] ;
  output [3:0]\rx_b_reg[11] ;
  output [3:0]\rx_b_reg[15] ;
  output [3:0]\rx_b_reg[19] ;
  output [6:0]\mem_0_reg[12] ;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input ready_reg;
  input ready_reg_reg;
  input [0:0]Q;
  input \format_r_reg[2] ;
  input [1:0]_GEN_9;
  input [8:0]\b2c_data_concat_reg[12] ;
  input b2c_data_valid_reg;
  input [1:0]\format_r_reg[1] ;
  input [6:0]DOADO;
  input ready_reg_reg_0;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_b_reg[7]_0 ;
  input [3:0]\rx_b_reg[11]_0 ;
  input [3:0]\rx_b_reg[15]_0 ;
  input [3:0]\rx_b_reg[19]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [2:0]O;
  wire [0:0]Q;
  wire [2:0]S;
  wire [1:0]_GEN_9;
  wire [8:0]\b2c_data_concat_reg[12] ;
  wire b2c_data_valid_reg;
  wire chiplink_rx_clk;
  wire [1:0]\format_r_reg[1] ;
  wire \format_r_reg[2] ;
  wire [12:3]fq_io_deq_bits;
  wire fq_n_5;
  wire fq_n_6;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  wire io_deq_q_n_1;
  wire [6:0]\mem_0_reg[12] ;
  wire p_2_in;
  wire \ram_reg[3] ;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire ready_reg_reg_0;
  wire [3:0]\rx_b_reg[11] ;
  wire [3:0]\rx_b_reg[11]_0 ;
  wire [3:0]\rx_b_reg[15] ;
  wire [3:0]\rx_b_reg[15]_0 ;
  wire [3:0]\rx_b_reg[19] ;
  wire [3:0]\rx_b_reg[19]_0 ;
  wire \rx_b_reg[5] ;
  wire [2:0]\rx_b_reg[7] ;
  wire [3:0]\rx_b_reg[7]_0 ;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_111 fq
       (.D({fq_io_deq_bits[12:9],fq_io_deq_bits[5:3]}),
        .DOADO(DOADO),
        .E(E),
        .Q(\hqb/fq/ram/ram_ext/ram_reg_0 ),
        ._GEN_9(_GEN_9),
        .\b2c_data_concat_reg[12] (\b2c_data_concat_reg[12] ),
        .b2c_data_valid_reg(b2c_data_valid_reg),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\format_r_reg[1] (\format_r_reg[1] ),
        .\format_r_reg[2] (\format_r_reg[2] ),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqb/fq/ram/ram_ext/ram_reg_0 (fq_n_5),
        .maybe_full_reg_0(io_deq_q_n_1),
        .maybe_full_reg_1(\ram_reg[3] ),
        .maybe_full_reg_2(p_2_in),
        .ram_out_valid_reg_0(fq_n_6),
        .ready_reg(ready_reg),
        .ready_reg_reg(ready_reg_reg),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_112 io_deq_q
       (.CO(CO),
        .D(D),
        .O(O),
        .Q(Q),
        .S(S),
        .\b2c_data_concat_reg[12] ({fq_io_deq_bits[12:9],fq_io_deq_bits[5:3]}),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\deq_ptr_reg[4] (p_2_in),
        .maybe_full_reg_0(fq_n_6),
        .\mem_0_reg[12] (\mem_0_reg[12] ),
        .ram_out_valid_reg(fq_n_5),
        .\ram_reg[3]_0 (\ram_reg[3] ),
        .\ram_reg[3]_1 (io_deq_q_n_1),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .ready_reg_reg(ready_reg_reg_0),
        .\rx_b_reg[11] (\rx_b_reg[11] ),
        .\rx_b_reg[11]_0 (\rx_b_reg[11]_0 ),
        .\rx_b_reg[15] (\rx_b_reg[15] ),
        .\rx_b_reg[15]_0 (\rx_b_reg[15]_0 ),
        .\rx_b_reg[19] (\rx_b_reg[19] ),
        .\rx_b_reg[19]_0 (\rx_b_reg[19]_0 ),
        .\rx_b_reg[5] (\rx_b_reg[5] ),
        .\rx_b_reg[7] (\rx_b_reg[7] ),
        .\rx_b_reg[7]_0 (\rx_b_reg[7]_0 ),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_58
   (\hqc/fq/ram/ram_ext/ram_reg ,
    maybe_full_reg,
    E,
    \enq_ptr_reg[0] ,
    _GEN_9,
    \format_r_reg[1] ,
    \hqc/fq/ram/ram_ext/ram_reg_0 ,
    D,
    CO,
    \rx_c_reg[5] ,
    O,
    \rx_c_reg[7] ,
    \rx_c_reg[11] ,
    \rx_c_reg[15] ,
    \rx_c_reg[19] ,
    \mem_0_reg[31] ,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    ready_reg,
    ready_reg_reg,
    Q,
    \b2c_data_concat_reg[31] ,
    b2c_data_valid_reg,
    \format_r_reg[2] ,
    b2c_data_valid,
    \first_count_reg[4] ,
    ram_R0_data_0,
    ready_reg_reg_0,
    ready_reg_0,
    S,
    \rx_c_reg[7]_0 ,
    \rx_c_reg[11]_0 ,
    \rx_c_reg[15]_0 ,
    \rx_c_reg[19]_0 );
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output maybe_full_reg;
  output [0:0]E;
  output \enq_ptr_reg[0] ;
  output [1:0]_GEN_9;
  output \format_r_reg[1] ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]D;
  output [0:0]CO;
  output \rx_c_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_c_reg[7] ;
  output [3:0]\rx_c_reg[11] ;
  output [3:0]\rx_c_reg[15] ;
  output [3:0]\rx_c_reg[19] ;
  output [24:0]\mem_0_reg[31] ;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input ready_reg;
  input ready_reg_reg;
  input [0:0]Q;
  input [27:0]\b2c_data_concat_reg[31] ;
  input b2c_data_valid_reg;
  input [2:0]\format_r_reg[2] ;
  input b2c_data_valid;
  input [4:0]\first_count_reg[4] ;
  input [24:0]ram_R0_data_0;
  input ready_reg_reg_0;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_c_reg[7]_0 ;
  input [3:0]\rx_c_reg[11]_0 ;
  input [3:0]\rx_c_reg[15]_0 ;
  input [3:0]\rx_c_reg[19]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [0:0]Q;
  wire [2:0]S;
  wire [1:0]_GEN_9;
  wire [27:0]\b2c_data_concat_reg[31] ;
  wire b2c_data_valid;
  wire b2c_data_valid_reg;
  wire chiplink_rx_clk;
  wire \enq_ptr_reg[0] ;
  wire [4:0]\first_count_reg[4] ;
  wire \format_r_reg[1] ;
  wire [2:0]\format_r_reg[2] ;
  wire [31:3]fq_io_deq_bits;
  wire fq_n_5;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  wire maybe_full_reg;
  wire [24:0]\mem_0_reg[31] ;
  wire [24:0]ram_R0_data_0;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire ready_reg_reg_0;
  wire [3:0]\rx_c_reg[11] ;
  wire [3:0]\rx_c_reg[11]_0 ;
  wire [3:0]\rx_c_reg[15] ;
  wire [3:0]\rx_c_reg[15]_0 ;
  wire [3:0]\rx_c_reg[19] ;
  wire [3:0]\rx_c_reg[19]_0 ;
  wire \rx_c_reg[5] ;
  wire [2:0]\rx_c_reg[7] ;
  wire [3:0]\rx_c_reg[7]_0 ;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_109 fq
       (.D({fq_io_deq_bits[31:16],fq_io_deq_bits[12:9],fq_io_deq_bits[7:3]}),
        .E(E),
        .Q(\hqc/fq/ram/ram_ext/ram_reg_0 ),
        ._GEN_9(_GEN_9),
        .\b2c_data_concat_reg[31] (\b2c_data_concat_reg[31] ),
        .b2c_data_valid(b2c_data_valid),
        .b2c_data_valid_reg(b2c_data_valid_reg),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0] ),
        .\first_count_reg[4] (\first_count_reg[4] ),
        .\format_r_reg[1] (\format_r_reg[1] ),
        .\format_r_reg[2] (\format_r_reg[2] ),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg_0 (fq_n_5),
        .maybe_full_reg_0(maybe_full_reg),
        .ram_R0_data_0(ram_R0_data_0),
        .ready_reg(ready_reg),
        .ready_reg_reg(ready_reg_reg),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_110 io_deq_q
       (.CO(CO),
        .D(D),
        .O(O),
        .Q(Q),
        .S(S),
        .\b2c_data_concat_reg[31] ({fq_io_deq_bits[31:16],fq_io_deq_bits[12:9],fq_io_deq_bits[7:3]}),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full_reg_0(maybe_full_reg),
        .\mem_0_reg[31] (\mem_0_reg[31] ),
        .ram_out_valid_reg(fq_n_5),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .ready_reg_reg(ready_reg_reg_0),
        .\rx_c_reg[11] (\rx_c_reg[11] ),
        .\rx_c_reg[11]_0 (\rx_c_reg[11]_0 ),
        .\rx_c_reg[15] (\rx_c_reg[15] ),
        .\rx_c_reg[15]_0 (\rx_c_reg[15]_0 ),
        .\rx_c_reg[19] (\rx_c_reg[19] ),
        .\rx_c_reg[19]_0 (\rx_c_reg[19]_0 ),
        .\rx_c_reg[5] (\rx_c_reg[5] ),
        .\rx_c_reg[7] (\rx_c_reg[7] ),
        .\rx_c_reg[7]_0 (\rx_c_reg[7]_0 ),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_59
   (\hqd/fq/ram/ram_ext/ram_reg ,
    \ram_reg[3] ,
    Q,
    E,
    \enq_ptr_reg[0] ,
    D,
    CO,
    \rx_d_reg[5] ,
    O,
    \rx_d_reg[7] ,
    \rx_d_reg[11] ,
    \rx_d_reg[15] ,
    \rx_d_reg[19] ,
    \mem_0_reg[15] ,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    ready_reg,
    ready_reg_reg,
    \rx_d_reg[0] ,
    \format_r_reg[2] ,
    _GEN_9,
    \b2c_data_concat_reg[15] ,
    \format_r_reg[1] ,
    b2c_data_valid,
    \first_count_reg[4] ,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    ready_reg_reg_0,
    ready_reg_0,
    S,
    \rx_d_reg[7]_0 ,
    \rx_d_reg[11]_0 ,
    \rx_d_reg[15]_0 ,
    \rx_d_reg[19]_0 );
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output \ram_reg[3] ;
  output [4:0]Q;
  output [0:0]E;
  output \enq_ptr_reg[0] ;
  output [0:0]D;
  output [0:0]CO;
  output \rx_d_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_d_reg[7] ;
  output [3:0]\rx_d_reg[11] ;
  output [3:0]\rx_d_reg[15] ;
  output [3:0]\rx_d_reg[19] ;
  output [9:0]\mem_0_reg[15] ;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input ready_reg;
  input ready_reg_reg;
  input [0:0]\rx_d_reg[0] ;
  input \format_r_reg[2] ;
  input [1:0]_GEN_9;
  input [11:0]\b2c_data_concat_reg[15] ;
  input [1:0]\format_r_reg[1] ;
  input b2c_data_valid;
  input [4:0]\first_count_reg[4] ;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  input ready_reg_reg_0;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_d_reg[7]_0 ;
  input [3:0]\rx_d_reg[11]_0 ;
  input [3:0]\rx_d_reg[15]_0 ;
  input [3:0]\rx_d_reg[19]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [4:0]Q;
  wire [2:0]S;
  wire [1:0]_GEN_9;
  wire [11:0]\b2c_data_concat_reg[15] ;
  wire b2c_data_valid;
  wire chiplink_rx_clk;
  wire \enq_ptr_reg[0] ;
  wire [4:0]\first_count_reg[4] ;
  wire [1:0]\format_r_reg[1] ;
  wire \format_r_reg[2] ;
  wire [15:3]fq_io_deq_bits;
  wire fq_n_11;
  wire fq_n_5;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire io_deq_q_n_1;
  wire [9:0]\mem_0_reg[15] ;
  wire p_2_in;
  wire \ram_reg[3] ;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire ready_reg_reg_0;
  wire [0:0]\rx_d_reg[0] ;
  wire [3:0]\rx_d_reg[11] ;
  wire [3:0]\rx_d_reg[11]_0 ;
  wire [3:0]\rx_d_reg[15] ;
  wire [3:0]\rx_d_reg[15]_0 ;
  wire [3:0]\rx_d_reg[19] ;
  wire [3:0]\rx_d_reg[19]_0 ;
  wire \rx_d_reg[5] ;
  wire [2:0]\rx_d_reg[7] ;
  wire [3:0]\rx_d_reg[7]_0 ;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue_107 fq
       (.D({fq_io_deq_bits[15:9],fq_io_deq_bits[5:3]}),
        .E(E),
        .Q(Q),
        ._GEN_9(_GEN_9),
        .\b2c_data_concat_reg[15] (\b2c_data_concat_reg[15] ),
        .b2c_data_valid(b2c_data_valid),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0] ),
        .\first_count_reg[4] (\first_count_reg[4] ),
        .\format_r_reg[1] (\format_r_reg[1] ),
        .\format_r_reg[2] (\format_r_reg[2] ),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (fq_n_5),
        .\hqd/fq/ram/ram_ext/ram_reg_1 (\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .maybe_full_reg_0(io_deq_q_n_1),
        .maybe_full_reg_1(\ram_reg[3] ),
        .maybe_full_reg_2(p_2_in),
        .\ram_reg[3] (fq_n_11),
        .ready_reg(ready_reg),
        .ready_reg_reg(ready_reg_reg),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_108 io_deq_q
       (.CO(CO),
        .D(D),
        .O(O),
        .S(S),
        .\b2c_data_concat_reg[15] ({fq_io_deq_bits[15:9],fq_io_deq_bits[5:3]}),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\deq_ptr_reg[4] (p_2_in),
        .maybe_full_reg_0(fq_n_11),
        .\mem_0_reg[15] (\mem_0_reg[15] ),
        .ram_out_valid_reg(fq_n_5),
        .\ram_reg[3]_0 (\ram_reg[3] ),
        .\ram_reg[3]_1 (io_deq_q_n_1),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .ready_reg_reg(ready_reg_reg_0),
        .\rx_d_reg[0] (\rx_d_reg[0] ),
        .\rx_d_reg[11] (\rx_d_reg[11] ),
        .\rx_d_reg[11]_0 (\rx_d_reg[11]_0 ),
        .\rx_d_reg[15] (\rx_d_reg[15] ),
        .\rx_d_reg[15]_0 (\rx_d_reg[15]_0 ),
        .\rx_d_reg[19] (\rx_d_reg[19] ),
        .\rx_d_reg[19]_0 (\rx_d_reg[19]_0 ),
        .\rx_d_reg[5] (\rx_d_reg[5] ),
        .\rx_d_reg[7] (\rx_d_reg[7] ),
        .\rx_d_reg[7]_0 (\rx_d_reg[7]_0 ),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

(* ORIG_REF_NAME = "FPGA_HellaQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_60
   (\hqe/fq/ram/ram_ext/ram_reg ,
    maybe_full_reg,
    hqe_io_deq_bits,
    \hqe/fq/ram/ram_ext/ram_reg_0 ,
    E,
    D,
    CO,
    \rx_e_reg[5] ,
    O,
    \rx_e_reg[7] ,
    \rx_e_reg[11] ,
    \rx_e_reg[15] ,
    \rx_e_reg[19] ,
    chiplink_rx_clk,
    rx_reset,
    sink_valid_io_out,
    ready_reg,
    Q,
    DOBDO,
    ready_reg_reg,
    \rx_e_reg[0] ,
    _GEN_9,
    b2c_data_valid,
    \first_count_reg[0] ,
    \format_r_reg[2] ,
    ready_reg_reg_0,
    ready_reg_0,
    S,
    \rx_e_reg[7]_0 ,
    \rx_e_reg[11]_0 ,
    \rx_e_reg[15]_0 ,
    \rx_e_reg[19]_0 );
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output maybe_full_reg;
  output [0:0]hqe_io_deq_bits;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]E;
  output [0:0]D;
  output [0:0]CO;
  output \rx_e_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_e_reg[7] ;
  output [3:0]\rx_e_reg[11] ;
  output [3:0]\rx_e_reg[15] ;
  output [3:0]\rx_e_reg[19] ;
  input chiplink_rx_clk;
  input rx_reset;
  input sink_valid_io_out;
  input ready_reg;
  input [1:0]Q;
  input [0:0]DOBDO;
  input ready_reg_reg;
  input [0:0]\rx_e_reg[0] ;
  input [1:0]_GEN_9;
  input b2c_data_valid;
  input \first_count_reg[0] ;
  input [0:0]\format_r_reg[2] ;
  input ready_reg_reg_0;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_e_reg[7]_0 ;
  input [3:0]\rx_e_reg[11]_0 ;
  input [3:0]\rx_e_reg[15]_0 ;
  input [3:0]\rx_e_reg[19]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [2:0]O;
  wire [1:0]Q;
  wire [2:0]S;
  wire [1:0]_GEN_9;
  wire b2c_data_valid;
  wire chiplink_rx_clk;
  wire \first_count_reg[0] ;
  wire [0:0]\format_r_reg[2] ;
  wire fq_n_11;
  wire fq_n_5;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  wire [0:0]hqe_io_deq_bits;
  wire io_deq_q_n_2;
  wire maybe_full_reg;
  wire p_2_in;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire ready_reg_reg_0;
  wire [0:0]\rx_e_reg[0] ;
  wire [3:0]\rx_e_reg[11] ;
  wire [3:0]\rx_e_reg[11]_0 ;
  wire [3:0]\rx_e_reg[15] ;
  wire [3:0]\rx_e_reg[15]_0 ;
  wire [3:0]\rx_e_reg[19] ;
  wire [3:0]\rx_e_reg[19]_0 ;
  wire \rx_e_reg[5] ;
  wire [2:0]\rx_e_reg[7] ;
  wire [3:0]\rx_e_reg[7]_0 ;
  wire rx_reset;
  wire sink_valid_io_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaFlowQueue fq
       (.E(E),
        .Q(\hqe/fq/ram/ram_ext/ram_reg_0 ),
        ._GEN_9(_GEN_9),
        .\b2c_data_concat_reg[2] (Q[0]),
        .b2c_data_valid(b2c_data_valid),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\first_count_reg[0] (\first_count_reg[0] ),
        .\format_r_reg[2] (\format_r_reg[2] ),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .\hqe/fq/ram/ram_ext/ram_reg_0 (fq_n_5),
        .maybe_full_reg_0(fq_n_11),
        .maybe_full_reg_1(io_deq_q_n_2),
        .maybe_full_reg_2(maybe_full_reg),
        .maybe_full_reg_3(p_2_in),
        .ready_reg(ready_reg),
        .ready_reg_reg(ready_reg_reg),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6 io_deq_q
       (.CO(CO),
        .D(D),
        .DOBDO(DOBDO),
        .O(O),
        .Q(Q[1]),
        .S(S),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\deq_ptr_reg[4] (p_2_in),
        .hqe_io_deq_bits(hqe_io_deq_bits),
        .maybe_full_reg_0(maybe_full_reg),
        .maybe_full_reg_1(io_deq_q_n_2),
        .maybe_full_reg_2(fq_n_11),
        .ram_out_valid_reg(fq_n_5),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .ready_reg_reg(ready_reg_reg_0),
        .\rx_e_reg[0] (\rx_e_reg[0] ),
        .\rx_e_reg[11] (\rx_e_reg[11] ),
        .\rx_e_reg[11]_0 (\rx_e_reg[11]_0 ),
        .\rx_e_reg[15] (\rx_e_reg[15] ),
        .\rx_e_reg[15]_0 (\rx_e_reg[15]_0 ),
        .\rx_e_reg[19] (\rx_e_reg[19] ),
        .\rx_e_reg[19]_0 (\rx_e_reg[19]_0 ),
        .\rx_e_reg[5] (\rx_e_reg[5] ),
        .\rx_e_reg[7] (\rx_e_reg[7] ),
        .\rx_e_reg[7]_0 (\rx_e_reg[7]_0 ),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ParitalExtractor
   (E,
    \q_last_count_reg[4] ,
    p_0_in,
    \free_reg[7] ,
    \free_reg[4] ,
    \free_reg[4]_0 ,
    \free_reg[3] ,
    \free_reg[4]_1 ,
    \free_reg[4]_2 ,
    \saved_address_reg[0] ,
    \shift_reg[23]_0 ,
    \shift_reg[31]_0 ,
    \shift_reg[31]_1 ,
    \shift_reg[31]_2 ,
    \shift_reg[31]_3 ,
    hints_auto_in_a_bits_mask,
    chiplink_auto_mbypass_out_a_bits_mask,
    chiplink_auto_mbypass_out_a_bits_data,
    \state_reg[0]_0 ,
    \free_reg[4]_3 ,
    \free_reg[7]_0 ,
    \free_reg[7]_1 ,
    \free_reg[7]_2 ,
    \free_reg[7]_3 ,
    \free_reg[7]_4 ,
    \free_reg[7]_5 ,
    \free_reg[4]_4 ,
    mbypass_auto_in_1_a_bits_data,
    \state_reg[3]_0 ,
    a_first_reg,
    \state_reg[0]_1 ,
    \state_reg[1]_0 ,
    valid_reg,
    source_valid_io_out,
    a_first_reg_0,
    \state_reg[1]_1 ,
    \cdc_reg_reg[14] ,
    Q,
    \state_reg[0]_2 ,
    \state_reg[1]_2 ,
    \cdc_reg_reg[31] ,
    \state_reg[0]_3 ,
    last,
    \cdc_reg_reg[3] ,
    a_first_reg_1,
    bypass_reg_rep,
    bundleOut_0_a_bits_mask_rdata_written_once_reg,
    \bundleOut_0_a_bits_mask_rdata_0_reg[3] ,
    \cdc_reg_reg[5] ,
    \cdc_reg_reg[10] ,
    \cdc_reg_reg[10]_0 ,
    \cdc_reg_reg[10]_1 ,
    \cdc_reg_reg[10]_2 ,
    \q_address0_r_reg[1] ,
    \q_address0_r_reg[2] ,
    \q_address0_r_reg[0] ,
    p_11_in,
    p_9_in,
    \state_reg[2]_0 ,
    \cdc_reg_reg[3]_0 ,
    bypass_reg_rep_0,
    \cdc_reg_reg[3]_1 ,
    \cdc_reg_reg[3]_2 ,
    \cdc_reg_reg[3]_3 ,
    \cdc_reg_reg[7] ,
    \cdc_reg_reg[6] ,
    \cdc_reg_reg[5]_0 ,
    \cdc_reg_reg[4] ,
    resetn,
    state,
    \r_4_reg[0] ,
    \r_4_reg[2] ,
    a_first,
    \state_reg[0]_4 ,
    cams_3_io_alloc_ready,
    \r_4_reg[0]_0 ,
    \free_reg[6] ,
    \r_4_reg[0]_1 ,
    cams_0_io_alloc_ready,
    \free_reg[7]_6 ,
    cams_7_io_alloc_ready,
    cams_6_io_alloc_ready,
    \free_reg[7]_7 ,
    \free_reg[7]_8 ,
    sync_0_reg,
    fixer_1_auto_in_a_ready,
    full_reg,
    \stalls_id_6_reg[1] ,
    state_1_reg,
    \state_reg[2]_1 ,
    \state_reg[2]_2 ,
    \state_reg[2]_3 ,
    \state_reg[2]_4 ,
    \state_reg[2]_5 ,
    \state_reg[2]_6 ,
    \state_reg[2]_7 ,
    \cdc_reg_reg[3]_4 ,
    \cdc_reg_reg[2] ,
    \cdc_reg_reg[1] ,
    \cdc_reg_reg[0] ,
    \cdc_reg_reg[20] ,
    \cdc_reg_reg[4]_0 ,
    \cdc_reg_reg[21] ,
    \cdc_reg_reg[5]_1 ,
    \cdc_reg_reg[23] ,
    \cdc_reg_reg[7]_0 ,
    \cdc_reg_reg[22] ,
    \cdc_reg_reg[6]_0 ,
    \cdc_reg_reg[15] ,
    \cdc_reg_reg[14]_0 ,
    \cdc_reg_reg[13] ,
    \cdc_reg_reg[12] ,
    \cdc_reg_reg[31]_0 ,
    \cdc_reg_reg[11] ,
    \cdc_reg_reg[30] ,
    \cdc_reg_reg[10]_3 ,
    \cdc_reg_reg[29] ,
    \cdc_reg_reg[9] ,
    \cdc_reg_reg[28] ,
    \cdc_reg_reg[8] ,
    \state_reg[2]_8 ,
    \state_reg[2]_9 ,
    \state_reg[2]_10 ,
    \state_reg[2]_11 ,
    \q_last_count_reg[4]_0 ,
    \r_1_reg[2] ,
    clk,
    \cdc_reg_reg[19] );
  output [0:0]E;
  output \q_last_count_reg[4] ;
  output p_0_in;
  output \free_reg[7] ;
  output \free_reg[4] ;
  output \free_reg[4]_0 ;
  output \free_reg[3] ;
  output \free_reg[4]_1 ;
  output \free_reg[4]_2 ;
  output \saved_address_reg[0] ;
  output \shift_reg[23]_0 ;
  output \shift_reg[31]_0 ;
  output \shift_reg[31]_1 ;
  output \shift_reg[31]_2 ;
  output \shift_reg[31]_3 ;
  output [7:0]hints_auto_in_a_bits_mask;
  output [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  output [16:0]chiplink_auto_mbypass_out_a_bits_data;
  output \state_reg[0]_0 ;
  output \free_reg[4]_3 ;
  output \free_reg[7]_0 ;
  output \free_reg[7]_1 ;
  output \free_reg[7]_2 ;
  output \free_reg[7]_3 ;
  output \free_reg[7]_4 ;
  output \free_reg[7]_5 ;
  output \free_reg[4]_4 ;
  output [27:0]mbypass_auto_in_1_a_bits_data;
  output \state_reg[3]_0 ;
  output a_first_reg;
  output \state_reg[0]_1 ;
  output \state_reg[1]_0 ;
  input valid_reg;
  input source_valid_io_out;
  input a_first_reg_0;
  input \state_reg[1]_1 ;
  input \cdc_reg_reg[14] ;
  input [2:0]Q;
  input \state_reg[0]_2 ;
  input \state_reg[1]_2 ;
  input [31:0]\cdc_reg_reg[31] ;
  input \state_reg[0]_3 ;
  input last;
  input \cdc_reg_reg[3] ;
  input a_first_reg_1;
  input bypass_reg_rep;
  input bundleOut_0_a_bits_mask_rdata_written_once_reg;
  input [3:0]\bundleOut_0_a_bits_mask_rdata_0_reg[3] ;
  input \cdc_reg_reg[5] ;
  input \cdc_reg_reg[10] ;
  input \cdc_reg_reg[10]_0 ;
  input \cdc_reg_reg[10]_1 ;
  input \cdc_reg_reg[10]_2 ;
  input \q_address0_r_reg[1] ;
  input \q_address0_r_reg[2] ;
  input \q_address0_r_reg[0] ;
  input p_11_in;
  input p_9_in;
  input \state_reg[2]_0 ;
  input \cdc_reg_reg[3]_0 ;
  input bypass_reg_rep_0;
  input \cdc_reg_reg[3]_1 ;
  input \cdc_reg_reg[3]_2 ;
  input \cdc_reg_reg[3]_3 ;
  input \cdc_reg_reg[7] ;
  input \cdc_reg_reg[6] ;
  input \cdc_reg_reg[5]_0 ;
  input \cdc_reg_reg[4] ;
  input resetn;
  input state;
  input \r_4_reg[0] ;
  input \r_4_reg[2] ;
  input a_first;
  input \state_reg[0]_4 ;
  input cams_3_io_alloc_ready;
  input \r_4_reg[0]_0 ;
  input [0:0]\free_reg[6] ;
  input \r_4_reg[0]_1 ;
  input cams_0_io_alloc_ready;
  input \free_reg[7]_6 ;
  input cams_7_io_alloc_ready;
  input cams_6_io_alloc_ready;
  input \free_reg[7]_7 ;
  input \free_reg[7]_8 ;
  input sync_0_reg;
  input fixer_1_auto_in_a_ready;
  input full_reg;
  input \stalls_id_6_reg[1] ;
  input state_1_reg;
  input \state_reg[2]_1 ;
  input \state_reg[2]_2 ;
  input \state_reg[2]_3 ;
  input \state_reg[2]_4 ;
  input \state_reg[2]_5 ;
  input \state_reg[2]_6 ;
  input \state_reg[2]_7 ;
  input \cdc_reg_reg[3]_4 ;
  input \cdc_reg_reg[2] ;
  input \cdc_reg_reg[1] ;
  input \cdc_reg_reg[0] ;
  input \cdc_reg_reg[20] ;
  input \cdc_reg_reg[4]_0 ;
  input \cdc_reg_reg[21] ;
  input \cdc_reg_reg[5]_1 ;
  input \cdc_reg_reg[23] ;
  input \cdc_reg_reg[7]_0 ;
  input \cdc_reg_reg[22] ;
  input \cdc_reg_reg[6]_0 ;
  input \cdc_reg_reg[15] ;
  input \cdc_reg_reg[14]_0 ;
  input \cdc_reg_reg[13] ;
  input \cdc_reg_reg[12] ;
  input \cdc_reg_reg[31]_0 ;
  input \cdc_reg_reg[11] ;
  input \cdc_reg_reg[30] ;
  input \cdc_reg_reg[10]_3 ;
  input \cdc_reg_reg[29] ;
  input \cdc_reg_reg[9] ;
  input \cdc_reg_reg[28] ;
  input \cdc_reg_reg[8] ;
  input \state_reg[2]_8 ;
  input \state_reg[2]_9 ;
  input \state_reg[2]_10 ;
  input \state_reg[2]_11 ;
  input [4:0]\q_last_count_reg[4]_0 ;
  input [0:0]\r_1_reg[2] ;
  input clk;
  input [7:0]\cdc_reg_reg[19] ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [31:0]_shift_T_1;
  wire a_first;
  wire a_first_reg;
  wire a_first_reg_0;
  wire a_first_reg_1;
  wire [3:0]\bundleOut_0_a_bits_mask_rdata_0_reg[3] ;
  wire bundleOut_0_a_bits_mask_rdata_written_once_reg;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire \cam_a_0_bits_data[35]_i_2_n_0 ;
  wire \cam_a_0_bits_data[36]_i_2_n_0 ;
  wire \cam_a_0_bits_data[37]_i_2_n_0 ;
  wire \cam_a_0_bits_data[38]_i_2_n_0 ;
  wire cams_0_io_alloc_ready;
  wire cams_3_io_alloc_ready;
  wire cams_6_io_alloc_ready;
  wire cams_7_io_alloc_ready;
  wire \cdc_reg_reg[0] ;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[10]_0 ;
  wire \cdc_reg_reg[10]_1 ;
  wire \cdc_reg_reg[10]_2 ;
  wire \cdc_reg_reg[10]_3 ;
  wire \cdc_reg_reg[11] ;
  wire \cdc_reg_reg[12] ;
  wire \cdc_reg_reg[13] ;
  wire \cdc_reg_reg[14] ;
  wire \cdc_reg_reg[14]_0 ;
  wire \cdc_reg_reg[15] ;
  wire [7:0]\cdc_reg_reg[19] ;
  wire \cdc_reg_reg[1] ;
  wire \cdc_reg_reg[20] ;
  wire \cdc_reg_reg[21] ;
  wire \cdc_reg_reg[22] ;
  wire \cdc_reg_reg[23] ;
  wire \cdc_reg_reg[28] ;
  wire \cdc_reg_reg[29] ;
  wire \cdc_reg_reg[2] ;
  wire \cdc_reg_reg[30] ;
  wire [31:0]\cdc_reg_reg[31] ;
  wire \cdc_reg_reg[31]_0 ;
  wire \cdc_reg_reg[3] ;
  wire \cdc_reg_reg[3]_0 ;
  wire \cdc_reg_reg[3]_1 ;
  wire \cdc_reg_reg[3]_2 ;
  wire \cdc_reg_reg[3]_3 ;
  wire \cdc_reg_reg[3]_4 ;
  wire \cdc_reg_reg[4] ;
  wire \cdc_reg_reg[4]_0 ;
  wire \cdc_reg_reg[5] ;
  wire \cdc_reg_reg[5]_0 ;
  wire \cdc_reg_reg[5]_1 ;
  wire \cdc_reg_reg[6] ;
  wire \cdc_reg_reg[6]_0 ;
  wire \cdc_reg_reg[7] ;
  wire \cdc_reg_reg[7]_0 ;
  wire \cdc_reg_reg[8] ;
  wire \cdc_reg_reg[9] ;
  wire [16:0]chiplink_auto_mbypass_out_a_bits_data;
  wire [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  wire clk;
  wire fixer_1_auto_in_a_ready;
  wire \free_reg[3] ;
  wire \free_reg[4] ;
  wire \free_reg[4]_0 ;
  wire \free_reg[4]_1 ;
  wire \free_reg[4]_2 ;
  wire \free_reg[4]_3 ;
  wire \free_reg[4]_4 ;
  wire [0:0]\free_reg[6] ;
  wire \free_reg[7] ;
  wire \free_reg[7]_0 ;
  wire \free_reg[7]_1 ;
  wire \free_reg[7]_2 ;
  wire \free_reg[7]_3 ;
  wire \free_reg[7]_4 ;
  wire \free_reg[7]_5 ;
  wire \free_reg[7]_6 ;
  wire \free_reg[7]_7 ;
  wire \free_reg[7]_8 ;
  wire full_reg;
  wire [7:0]hints_auto_in_a_bits_mask;
  wire last;
  wire [27:0]mbypass_auto_in_1_a_bits_data;
  wire p_0_in;
  wire p_11_in;
  wire p_9_in;
  wire \q_address0_r_reg[0] ;
  wire \q_address0_r_reg[1] ;
  wire \q_address0_r_reg[2] ;
  wire \q_last_count_reg[4] ;
  wire [4:0]\q_last_count_reg[4]_0 ;
  wire [0:0]\r_1_reg[2] ;
  wire \r_4_reg[0] ;
  wire \r_4_reg[0]_0 ;
  wire \r_4_reg[0]_1 ;
  wire \r_4_reg[2] ;
  wire resetn;
  wire \saved_address_reg[0] ;
  wire [31:0]shift;
  wire \shift[0]_i_3_n_0 ;
  wire \shift[12]_i_2_n_0 ;
  wire \shift[13]_i_2_n_0 ;
  wire \shift[14]_i_2_n_0 ;
  wire \shift[15]_i_2_n_0 ;
  wire \shift[1]_i_3_n_0 ;
  wire \shift[20]_i_3_n_0 ;
  wire \shift[21]_i_3_n_0 ;
  wire \shift[22]_i_3_n_0 ;
  wire \shift[23]_i_3_n_0 ;
  wire \shift[2]_i_3_n_0 ;
  wire \shift[3]_i_2_n_0 ;
  wire \shift[3]_i_4_n_0 ;
  wire \shift[4]_i_2_n_0 ;
  wire \shift[4]_i_3_n_0 ;
  wire \shift[5]_i_2_n_0 ;
  wire \shift[5]_i_3_n_0 ;
  wire \shift[6]_i_2_n_0 ;
  wire \shift[6]_i_3_n_0 ;
  wire \shift[7]_i_2_n_0 ;
  wire \shift[7]_i_3_n_0 ;
  wire \shift_reg[23]_0 ;
  wire \shift_reg[31]_0 ;
  wire \shift_reg[31]_1 ;
  wire \shift_reg[31]_2 ;
  wire \shift_reg[31]_3 ;
  wire source_valid_io_out;
  wire \stalls_id_6_reg[1] ;
  wire state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire state_1_reg;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[0]_3 ;
  wire \state_reg[0]_4 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire \state_reg[2]_10 ;
  wire \state_reg[2]_11 ;
  wire \state_reg[2]_2 ;
  wire \state_reg[2]_3 ;
  wire \state_reg[2]_4 ;
  wire \state_reg[2]_5 ;
  wire \state_reg[2]_6 ;
  wire \state_reg[2]_7 ;
  wire \state_reg[2]_8 ;
  wire \state_reg[2]_9 ;
  wire \state_reg[3]_0 ;
  wire sync_0_reg;
  wire valid_reg;

  LUT4 #(
    .INIT(16'h7F70)) 
    a_first_i_1
       (.I0(\state_reg[0]_2 ),
        .I1(\state_reg[1]_2 ),
        .I2(E),
        .I3(a_first),
        .O(a_first_reg));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[32]_i_1 
       (.I0(shift[1]),
        .I1(\shift_reg[23]_0 ),
        .I2(\cdc_reg_reg[31] [1]),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [0]),
        .O(mbypass_auto_in_1_a_bits_data[0]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[33]_i_1 
       (.I0(shift[2]),
        .I1(\shift_reg[23]_0 ),
        .I2(\cdc_reg_reg[31] [2]),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [1]),
        .O(mbypass_auto_in_1_a_bits_data[1]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[34]_i_1 
       (.I0(shift[3]),
        .I1(\shift_reg[23]_0 ),
        .I2(\cdc_reg_reg[31] [3]),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [2]),
        .O(mbypass_auto_in_1_a_bits_data[2]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[35]_i_1 
       (.I0(shift[4]),
        .I1(\cam_a_0_bits_data[35]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [3]),
        .O(mbypass_auto_in_1_a_bits_data[3]));
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \cam_a_0_bits_data[35]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [0]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [4]),
        .O(\cam_a_0_bits_data[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[36]_i_1 
       (.I0(shift[5]),
        .I1(\cam_a_0_bits_data[36]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [4]),
        .O(mbypass_auto_in_1_a_bits_data[4]));
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \cam_a_0_bits_data[36]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [1]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [5]),
        .O(\cam_a_0_bits_data[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[37]_i_1 
       (.I0(shift[6]),
        .I1(\cam_a_0_bits_data[37]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [5]),
        .O(mbypass_auto_in_1_a_bits_data[5]));
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \cam_a_0_bits_data[37]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [2]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [6]),
        .O(\cam_a_0_bits_data[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[38]_i_1 
       (.I0(shift[7]),
        .I1(\cam_a_0_bits_data[38]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [6]),
        .O(mbypass_auto_in_1_a_bits_data[6]));
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \cam_a_0_bits_data[38]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [3]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [7]),
        .O(\cam_a_0_bits_data[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[39]_i_1 
       (.I0(shift[8]),
        .I1(\shift[4]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [7]),
        .O(mbypass_auto_in_1_a_bits_data[7]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[40]_i_1 
       (.I0(shift[10]),
        .I1(\shift[6]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [8]),
        .O(mbypass_auto_in_1_a_bits_data[8]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \cam_a_0_bits_data[41]_i_1 
       (.I0(shift[11]),
        .I1(\shift[7]_i_2_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [9]),
        .O(mbypass_auto_in_1_a_bits_data[9]));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    \cam_a_0_bits_data[42]_i_1 
       (.I0(shift[12]),
        .I1(\shift_reg[31]_3 ),
        .I2(\cdc_reg_reg[0] ),
        .I3(\shift_reg[31]_0 ),
        .I4(\cdc_reg_reg[3] ),
        .I5(\cdc_reg_reg[31] [10]),
        .O(mbypass_auto_in_1_a_bits_data[10]));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    \cam_a_0_bits_data[43]_i_1 
       (.I0(shift[13]),
        .I1(\shift_reg[31]_3 ),
        .I2(\cdc_reg_reg[1] ),
        .I3(\shift_reg[31]_0 ),
        .I4(\cdc_reg_reg[3] ),
        .I5(\cdc_reg_reg[31] [11]),
        .O(mbypass_auto_in_1_a_bits_data[11]));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    \cam_a_0_bits_data[44]_i_1 
       (.I0(shift[14]),
        .I1(\shift_reg[31]_3 ),
        .I2(\cdc_reg_reg[2] ),
        .I3(\shift_reg[31]_0 ),
        .I4(\cdc_reg_reg[3] ),
        .I5(\cdc_reg_reg[31] [12]),
        .O(mbypass_auto_in_1_a_bits_data[12]));
  LUT6 #(
    .INIT(64'hAABAFFFFAABA0000)) 
    \cam_a_0_bits_data[45]_i_1 
       (.I0(shift[15]),
        .I1(\shift_reg[31]_3 ),
        .I2(\cdc_reg_reg[3]_4 ),
        .I3(\shift_reg[31]_0 ),
        .I4(\cdc_reg_reg[3] ),
        .I5(\cdc_reg_reg[31] [13]),
        .O(mbypass_auto_in_1_a_bits_data[13]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[46]_i_1 
       (.I0(shift[16]),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift[12]_i_2_n_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [14]),
        .O(mbypass_auto_in_1_a_bits_data[14]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[47]_i_1 
       (.I0(shift[17]),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift[13]_i_2_n_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [15]),
        .O(mbypass_auto_in_1_a_bits_data[15]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[48]_i_1 
       (.I0(shift[19]),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift[15]_i_2_n_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [16]),
        .O(mbypass_auto_in_1_a_bits_data[16]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[49]_i_1 
       (.I0(shift[20]),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[4] ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [17]),
        .O(mbypass_auto_in_1_a_bits_data[17]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[50]_i_1 
       (.I0(shift[21]),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[5]_0 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [18]),
        .O(mbypass_auto_in_1_a_bits_data[18]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[51]_i_1 
       (.I0(shift[22]),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[6] ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [19]),
        .O(mbypass_auto_in_1_a_bits_data[19]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[52]_i_1 
       (.I0(shift[23]),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[7] ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [20]),
        .O(mbypass_auto_in_1_a_bits_data[20]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[53]_i_1 
       (.I0(shift[24]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_7 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [21]),
        .O(mbypass_auto_in_1_a_bits_data[21]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[54]_i_1 
       (.I0(shift[25]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_6 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [22]),
        .O(mbypass_auto_in_1_a_bits_data[22]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[55]_i_1 
       (.I0(shift[26]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_5 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [23]),
        .O(mbypass_auto_in_1_a_bits_data[23]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[56]_i_1 
       (.I0(shift[28]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_4 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [24]),
        .O(mbypass_auto_in_1_a_bits_data[24]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[57]_i_1 
       (.I0(shift[29]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_3 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [25]),
        .O(mbypass_auto_in_1_a_bits_data[25]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[58]_i_1 
       (.I0(shift[30]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_2 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [26]),
        .O(mbypass_auto_in_1_a_bits_data[26]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \cam_a_0_bits_data[59]_i_1 
       (.I0(shift[31]),
        .I1(\shift_reg[31]_0 ),
        .I2(\state_reg[2]_1 ),
        .I3(\cdc_reg_reg[3] ),
        .I4(\cdc_reg_reg[31] [27]),
        .O(mbypass_auto_in_1_a_bits_data[27]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \cam_a_0_bits_mask[0]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[0]),
        .I1(bundleOut_0_a_bits_mask_rdata_written_once_reg),
        .I2(\bundleOut_0_a_bits_mask_rdata_0_reg[3] [0]),
        .I3(\cdc_reg_reg[5] ),
        .I4(\cdc_reg_reg[10]_1 ),
        .O(hints_auto_in_a_bits_mask[0]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \cam_a_0_bits_mask[1]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[1]),
        .I1(bundleOut_0_a_bits_mask_rdata_written_once_reg),
        .I2(\bundleOut_0_a_bits_mask_rdata_0_reg[3] [1]),
        .I3(\cdc_reg_reg[5] ),
        .I4(\cdc_reg_reg[10]_2 ),
        .O(hints_auto_in_a_bits_mask[1]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \cam_a_0_bits_mask[2]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[2]),
        .I1(bundleOut_0_a_bits_mask_rdata_written_once_reg),
        .I2(\bundleOut_0_a_bits_mask_rdata_0_reg[3] [2]),
        .I3(\cdc_reg_reg[5] ),
        .I4(\cdc_reg_reg[10] ),
        .O(hints_auto_in_a_bits_mask[2]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \cam_a_0_bits_mask[3]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[3]),
        .I1(bundleOut_0_a_bits_mask_rdata_written_once_reg),
        .I2(\bundleOut_0_a_bits_mask_rdata_0_reg[3] [3]),
        .I3(\cdc_reg_reg[5] ),
        .I4(\cdc_reg_reg[10]_0 ),
        .O(hints_auto_in_a_bits_mask[3]));
  LUT6 #(
    .INIT(64'hEEEEEEEE00000E00)) 
    \cam_a_0_bits_mask[4]_i_1 
       (.I0(\cdc_reg_reg[5] ),
        .I1(chiplink_auto_mbypass_out_a_bits_mask[0]),
        .I2(\q_address0_r_reg[1] ),
        .I3(\q_address0_r_reg[2] ),
        .I4(\q_address0_r_reg[0] ),
        .I5(p_9_in),
        .O(hints_auto_in_a_bits_mask[4]));
  LUT6 #(
    .INIT(64'h00000000FFFFAA08)) 
    \cam_a_0_bits_mask[4]_i_2 
       (.I0(\cdc_reg_reg[3] ),
        .I1(\cdc_reg_reg[31] [0]),
        .I2(\shift_reg[23]_0 ),
        .I3(shift[0]),
        .I4(\cdc_reg_reg[3]_3 ),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_mask[0]));
  LUT6 #(
    .INIT(64'hEEEEEEEE0E000000)) 
    \cam_a_0_bits_mask[5]_i_1 
       (.I0(\cdc_reg_reg[5] ),
        .I1(chiplink_auto_mbypass_out_a_bits_mask[1]),
        .I2(\q_address0_r_reg[1] ),
        .I3(\q_address0_r_reg[2] ),
        .I4(\q_address0_r_reg[0] ),
        .I5(p_9_in),
        .O(hints_auto_in_a_bits_mask[5]));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    \cam_a_0_bits_mask[5]_i_2 
       (.I0(\cdc_reg_reg[3] ),
        .I1(shift[9]),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift[5]_i_2_n_0 ),
        .I4(\cdc_reg_reg[3]_2 ),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_mask[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEE0000E000)) 
    \cam_a_0_bits_mask[6]_i_1 
       (.I0(\cdc_reg_reg[5] ),
        .I1(chiplink_auto_mbypass_out_a_bits_mask[2]),
        .I2(\q_address0_r_reg[1] ),
        .I3(\q_address0_r_reg[2] ),
        .I4(\q_address0_r_reg[0] ),
        .I5(p_11_in),
        .O(hints_auto_in_a_bits_mask[6]));
  LUT6 #(
    .INIT(64'h00000000FFFF8A88)) 
    \cam_a_0_bits_mask[6]_i_2 
       (.I0(\cdc_reg_reg[3] ),
        .I1(shift[18]),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift[14]_i_2_n_0 ),
        .I4(\cdc_reg_reg[3]_1 ),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_mask[2]));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0000000)) 
    \cam_a_0_bits_mask[7]_i_2 
       (.I0(\cdc_reg_reg[5] ),
        .I1(chiplink_auto_mbypass_out_a_bits_mask[3]),
        .I2(\q_address0_r_reg[1] ),
        .I3(\q_address0_r_reg[2] ),
        .I4(\q_address0_r_reg[0] ),
        .I5(p_11_in),
        .O(hints_auto_in_a_bits_mask[7]));
  LUT6 #(
    .INIT(64'h00000000FFFF8A88)) 
    \cam_a_0_bits_mask[7]_i_3 
       (.I0(\cdc_reg_reg[3] ),
        .I1(shift[27]),
        .I2(\shift_reg[31]_0 ),
        .I3(\state_reg[2]_0 ),
        .I4(\cdc_reg_reg[3]_0 ),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_mask[3]));
  LUT1 #(
    .INIT(2'h1)) 
    data_reg_0_7_0_5_i_1
       (.I0(\free_reg[7] ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABAAABA)) 
    data_reg_0_7_0_5_i_15
       (.I0(sync_0_reg),
        .I1(\free_reg[4]_4 ),
        .I2(last),
        .I3(fixer_1_auto_in_a_ready),
        .I4(full_reg),
        .I5(bypass_reg_rep),
        .O(\free_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    data_reg_0_7_0_5_i_21
       (.I0(\cdc_reg_reg[3] ),
        .I1(\shift_reg[31]_3 ),
        .I2(\shift_reg[31]_2 ),
        .I3(\shift_reg[31]_1 ),
        .I4(\shift_reg[31]_0 ),
        .O(\free_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    data_reg_0_7_0_5_i_5
       (.I0(\r_4_reg[0] ),
        .I1(\r_4_reg[2] ),
        .I2(a_first),
        .I3(\state_reg[0]_4 ),
        .I4(\q_last_count_reg[4] ),
        .I5(cams_3_io_alloc_ready),
        .O(\free_reg[7] ));
  LUT6 #(
    .INIT(64'hDFDFDFFFFFFFDFFF)) 
    data_reg_0_7_0_5_i_6
       (.I0(\q_last_count_reg[4] ),
        .I1(\state_reg[0]_4 ),
        .I2(a_first),
        .I3(\cdc_reg_reg[31] [15]),
        .I4(\state_reg[0]_3 ),
        .I5(Q[2]),
        .O(\free_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000011101115)) 
    data_reg_0_7_0_5_i_6__5
       (.I0(\cdc_reg_reg[14] ),
        .I1(Q[2]),
        .I2(\state_reg[0]_2 ),
        .I3(\state_reg[1]_2 ),
        .I4(\cdc_reg_reg[31] [15]),
        .I5(\free_reg[4]_0 ),
        .O(\free_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000003088B8)) 
    data_reg_0_7_0_5_i_6__6
       (.I0(Q[1]),
        .I1(\state_reg[0]_3 ),
        .I2(\cdc_reg_reg[31] [14]),
        .I3(\cdc_reg_reg[31] [13]),
        .I4(Q[0]),
        .I5(\free_reg[4]_1 ),
        .O(\free_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000C022E2)) 
    data_reg_0_7_0_5_i_6__7
       (.I0(\cdc_reg_reg[31] [13]),
        .I1(\state_reg[0]_3 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\cdc_reg_reg[31] [14]),
        .I5(\free_reg[4]_1 ),
        .O(\free_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000015100000000)) 
    \free[4]_i_2 
       (.I0(\r_4_reg[0]_0 ),
        .I1(\cdc_reg_reg[31] [15]),
        .I2(\state_reg[0]_3 ),
        .I3(Q[2]),
        .I4(\free_reg[4]_0 ),
        .I5(\free_reg[6] ),
        .O(\free_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8FFFFFFFF)) 
    \free[7]_i_3 
       (.I0(Q[2]),
        .I1(\state_reg[0]_3 ),
        .I2(\cdc_reg_reg[31] [15]),
        .I3(\free_reg[4]_0 ),
        .I4(\r_4_reg[0]_1 ),
        .I5(cams_0_io_alloc_ready),
        .O(\free_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \free[7]_i_3__0 
       (.I0(\r_4_reg[2] ),
        .I1(a_first),
        .I2(\state_reg[0]_4 ),
        .I3(\q_last_count_reg[4] ),
        .I4(\free_reg[7]_6 ),
        .O(\free_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \free[7]_i_3__1 
       (.I0(\r_4_reg[2] ),
        .I1(\r_4_reg[0] ),
        .I2(a_first),
        .I3(\state_reg[0]_4 ),
        .I4(\q_last_count_reg[4] ),
        .I5(cams_7_io_alloc_ready),
        .O(\free_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \free[7]_i_3__2 
       (.I0(\r_4_reg[2] ),
        .I1(\r_4_reg[0]_0 ),
        .I2(a_first),
        .I3(\state_reg[0]_4 ),
        .I4(\q_last_count_reg[4] ),
        .I5(cams_6_io_alloc_ready),
        .O(\free_reg[7]_3 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \free[7]_i_3__3 
       (.I0(\r_4_reg[2] ),
        .I1(a_first),
        .I2(\state_reg[0]_4 ),
        .I3(\q_last_count_reg[4] ),
        .I4(\free_reg[7]_7 ),
        .O(\free_reg[7]_4 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \free[7]_i_3__4 
       (.I0(\r_4_reg[2] ),
        .I1(a_first),
        .I2(\state_reg[0]_4 ),
        .I3(\q_last_count_reg[4] ),
        .I4(\free_reg[7]_8 ),
        .O(\free_reg[7]_5 ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[32]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [0]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[31] [1]),
        .I3(\shift_reg[23]_0 ),
        .I4(shift[1]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[0]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[33]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [1]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[31] [2]),
        .I3(\shift_reg[23]_0 ),
        .I4(shift[2]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[1]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[34]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [2]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[31] [3]),
        .I3(\shift_reg[23]_0 ),
        .I4(shift[3]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[2]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[35]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [3]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cam_a_0_bits_data[35]_i_2_n_0 ),
        .I4(shift[4]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[3]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[36]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [4]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cam_a_0_bits_data[36]_i_2_n_0 ),
        .I4(shift[5]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[4]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[37]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [5]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cam_a_0_bits_data[37]_i_2_n_0 ),
        .I4(shift[6]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[5]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[38]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [6]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\cam_a_0_bits_data[38]_i_2_n_0 ),
        .I4(shift[7]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[6]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[39]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [7]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift[4]_i_2_n_0 ),
        .I4(shift[8]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[7]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[40]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [8]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift[6]_i_2_n_0 ),
        .I4(shift[10]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[8]));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \io_axi4_0_wdata[41]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [9]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift[7]_i_2_n_0 ),
        .I4(shift[11]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[9]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[46]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [14]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift[12]_i_2_n_0 ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[16]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[10]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[47]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [15]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift[13]_i_2_n_0 ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[17]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[11]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[48]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [16]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\shift[15]_i_2_n_0 ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[19]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[12]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[49]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [17]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[4] ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[20]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[13]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[50]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [18]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[5]_0 ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[21]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[14]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[51]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [19]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[6] ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[22]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[15]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \io_axi4_0_wdata[52]_INST_0_i_4 
       (.I0(\cdc_reg_reg[31] [20]),
        .I1(\cdc_reg_reg[3] ),
        .I2(\cdc_reg_reg[7] ),
        .I3(\shift_reg[31]_0 ),
        .I4(shift[23]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_data[16]));
  LUT5 #(
    .INIT(32'h88880080)) 
    \q_last_count[4]_i_1__2 
       (.I0(valid_reg),
        .I1(source_valid_io_out),
        .I2(\q_last_count_reg[4] ),
        .I3(a_first_reg_0),
        .I4(\state_reg[1]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF11105555)) 
    \q_last_count[4]_i_3 
       (.I0(bypass_reg_rep),
        .I1(full_reg),
        .I2(\stalls_id_6_reg[1] ),
        .I3(state_1_reg),
        .I4(last),
        .I5(\free_reg[4]_4 ),
        .O(\q_last_count_reg[4] ));
  LUT5 #(
    .INIT(32'h0000008A)) 
    \saved_source[5]_i_4 
       (.I0(last),
        .I1(\shift_reg[23]_0 ),
        .I2(\cdc_reg_reg[3] ),
        .I3(a_first_reg_1),
        .I4(bypass_reg_rep),
        .O(\saved_address_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \shift[0]_i_1 
       (.I0(\shift[3]_i_2_n_0 ),
        .I1(\cdc_reg_reg[28] ),
        .I2(\shift_reg[31]_3 ),
        .I3(\cdc_reg_reg[8] ),
        .I4(\shift[0]_i_3_n_0 ),
        .O(_shift_T_1[0]));
  LUT6 #(
    .INIT(64'h1011100000100010)) 
    \shift[0]_i_3 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [0]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [4]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[12]_i_1 
       (.I0(\shift[12]_i_2_n_0 ),
        .I1(\cdc_reg_reg[20] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [12]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \shift[12]_i_2 
       (.I0(\cdc_reg_reg[31] [0]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[4]_0 ),
        .O(\shift[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[13]_i_1 
       (.I0(\shift[13]_i_2_n_0 ),
        .I1(\cdc_reg_reg[21] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [13]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[13]));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \shift[13]_i_2 
       (.I0(\cdc_reg_reg[31] [1]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[5]_1 ),
        .O(\shift[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[14]_i_1 
       (.I0(\shift[14]_i_2_n_0 ),
        .I1(\cdc_reg_reg[22] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [14]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[14]));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \shift[14]_i_2 
       (.I0(\cdc_reg_reg[31] [2]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[6]_0 ),
        .O(\shift[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[15]_i_1 
       (.I0(\shift[15]_i_2_n_0 ),
        .I1(\cdc_reg_reg[23] ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [15]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[15]));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \shift[15]_i_2 
       (.I0(\cdc_reg_reg[31] [3]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[7]_0 ),
        .O(\shift[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \shift[1]_i_1 
       (.I0(\shift[3]_i_2_n_0 ),
        .I1(\cdc_reg_reg[29] ),
        .I2(\shift_reg[31]_3 ),
        .I3(\cdc_reg_reg[9] ),
        .I4(\shift[1]_i_3_n_0 ),
        .O(_shift_T_1[1]));
  LUT6 #(
    .INIT(64'h1011100000100010)) 
    \shift[1]_i_3 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [1]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [5]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[20]_i_1 
       (.I0(\state_reg[2]_7 ),
        .I1(\shift[20]_i_3_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [20]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shift[20]_i_3 
       (.I0(\cdc_reg_reg[31] [28]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .O(\shift[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[21]_i_1 
       (.I0(\state_reg[2]_6 ),
        .I1(\shift[21]_i_3_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [21]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shift[21]_i_3 
       (.I0(\cdc_reg_reg[31] [29]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .O(\shift[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[22]_i_1 
       (.I0(\state_reg[2]_5 ),
        .I1(\shift[22]_i_3_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [22]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shift[22]_i_3 
       (.I0(\cdc_reg_reg[31] [30]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .O(\shift[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0FFFFACA0)) 
    \shift[23]_i_1 
       (.I0(\state_reg[2]_0 ),
        .I1(\shift[23]_i_3_n_0 ),
        .I2(\shift_reg[31]_0 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[31] [23]),
        .I5(\shift_reg[23]_0 ),
        .O(_shift_T_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shift[23]_i_3 
       (.I0(\cdc_reg_reg[31] [31]),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .O(\shift[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shift[23]_i_4 
       (.I0(\shift_reg[31]_0 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\shift_reg[31]_2 ),
        .I3(\shift_reg[31]_3 ),
        .O(\shift_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[24]_i_1 
       (.I0(\state_reg[2]_4 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [24]),
        .O(_shift_T_1[24]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[25]_i_1 
       (.I0(\state_reg[2]_3 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [25]),
        .O(_shift_T_1[25]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[26]_i_1 
       (.I0(\state_reg[2]_2 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [26]),
        .O(_shift_T_1[26]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[27]_i_1 
       (.I0(\state_reg[2]_1 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [27]),
        .O(_shift_T_1[27]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[28]_i_1 
       (.I0(\state_reg[2]_8 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [28]),
        .O(_shift_T_1[28]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[29]_i_1 
       (.I0(\state_reg[2]_9 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [29]),
        .O(_shift_T_1[29]));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \shift[2]_i_1 
       (.I0(\shift[3]_i_2_n_0 ),
        .I1(\cdc_reg_reg[30] ),
        .I2(\shift_reg[31]_3 ),
        .I3(\cdc_reg_reg[10]_3 ),
        .I4(\shift[2]_i_3_n_0 ),
        .O(_shift_T_1[2]));
  LUT6 #(
    .INIT(64'h1011100000100010)) 
    \shift[2]_i_3 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [2]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [6]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[30]_i_1 
       (.I0(\state_reg[2]_10 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [30]),
        .O(_shift_T_1[30]));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \shift[31]_i_2 
       (.I0(\state_reg[2]_11 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\shift_reg[31]_3 ),
        .I5(\cdc_reg_reg[31] [31]),
        .O(_shift_T_1[31]));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \shift[3]_i_1 
       (.I0(\shift[3]_i_2_n_0 ),
        .I1(\cdc_reg_reg[31]_0 ),
        .I2(\shift_reg[31]_3 ),
        .I3(\cdc_reg_reg[11] ),
        .I4(\shift[3]_i_4_n_0 ),
        .O(_shift_T_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \shift[3]_i_2 
       (.I0(\shift_reg[31]_0 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\shift_reg[31]_2 ),
        .I3(\shift_reg[31]_3 ),
        .O(\shift[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000100010)) 
    \shift[3]_i_4 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\cdc_reg_reg[31] [3]),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [7]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \shift[4]_i_1 
       (.I0(\shift[4]_i_2_n_0 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[31] [4]),
        .I3(\shift_reg[23]_0 ),
        .I4(\shift[4]_i_3_n_0 ),
        .O(_shift_T_1[4]));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \shift[4]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\cdc_reg_reg[31] [8]),
        .I2(\shift_reg[31]_2 ),
        .I3(\cdc_reg_reg[31] [4]),
        .I4(\shift_reg[31]_1 ),
        .I5(\cdc_reg_reg[31] [0]),
        .O(\shift[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8888888)) 
    \shift[4]_i_3 
       (.I0(\cdc_reg_reg[12] ),
        .I1(\shift_reg[31]_3 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [28]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \shift[5]_i_1 
       (.I0(\shift[5]_i_2_n_0 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[31] [5]),
        .I3(\shift_reg[23]_0 ),
        .I4(\shift[5]_i_3_n_0 ),
        .O(_shift_T_1[5]));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \shift[5]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\cdc_reg_reg[31] [9]),
        .I2(\shift_reg[31]_2 ),
        .I3(\cdc_reg_reg[31] [5]),
        .I4(\shift_reg[31]_1 ),
        .I5(\cdc_reg_reg[31] [1]),
        .O(\shift[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8888888)) 
    \shift[5]_i_3 
       (.I0(\cdc_reg_reg[13] ),
        .I1(\shift_reg[31]_3 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [29]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \shift[6]_i_1 
       (.I0(\shift[6]_i_2_n_0 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[31] [6]),
        .I3(\shift_reg[23]_0 ),
        .I4(\shift[6]_i_3_n_0 ),
        .O(_shift_T_1[6]));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \shift[6]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\cdc_reg_reg[31] [10]),
        .I2(\shift_reg[31]_2 ),
        .I3(\cdc_reg_reg[31] [6]),
        .I4(\shift_reg[31]_1 ),
        .I5(\cdc_reg_reg[31] [2]),
        .O(\shift[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8888888)) 
    \shift[6]_i_3 
       (.I0(\cdc_reg_reg[14]_0 ),
        .I1(\shift_reg[31]_3 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [30]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \shift[7]_i_1 
       (.I0(\shift[7]_i_2_n_0 ),
        .I1(\shift_reg[31]_0 ),
        .I2(\cdc_reg_reg[31] [7]),
        .I3(\shift_reg[23]_0 ),
        .I4(\shift[7]_i_3_n_0 ),
        .O(_shift_T_1[7]));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \shift[7]_i_2 
       (.I0(\shift_reg[31]_3 ),
        .I1(\cdc_reg_reg[31] [11]),
        .I2(\shift_reg[31]_2 ),
        .I3(\cdc_reg_reg[31] [7]),
        .I4(\shift_reg[31]_1 ),
        .I5(\cdc_reg_reg[31] [3]),
        .O(\shift[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8888888)) 
    \shift[7]_i_3 
       (.I0(\cdc_reg_reg[15] ),
        .I1(\shift_reg[31]_3 ),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\cdc_reg_reg[31] [31]),
        .I5(\shift_reg[31]_0 ),
        .O(\shift[7]_i_3_n_0 ));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[0]),
        .Q(shift[0]),
        .R(1'b0));
  FDRE \shift_reg[10] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [2]),
        .Q(shift[10]),
        .R(1'b0));
  FDRE \shift_reg[11] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [3]),
        .Q(shift[11]),
        .R(1'b0));
  FDRE \shift_reg[12] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[12]),
        .Q(shift[12]),
        .R(1'b0));
  FDRE \shift_reg[13] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[13]),
        .Q(shift[13]),
        .R(1'b0));
  FDRE \shift_reg[14] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[14]),
        .Q(shift[14]),
        .R(1'b0));
  FDRE \shift_reg[15] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[15]),
        .Q(shift[15]),
        .R(1'b0));
  FDRE \shift_reg[16] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [4]),
        .Q(shift[16]),
        .R(1'b0));
  FDRE \shift_reg[17] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [5]),
        .Q(shift[17]),
        .R(1'b0));
  FDRE \shift_reg[18] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [6]),
        .Q(shift[18]),
        .R(1'b0));
  FDRE \shift_reg[19] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [7]),
        .Q(shift[19]),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[1]),
        .Q(shift[1]),
        .R(1'b0));
  FDRE \shift_reg[20] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[20]),
        .Q(shift[20]),
        .R(1'b0));
  FDRE \shift_reg[21] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[21]),
        .Q(shift[21]),
        .R(1'b0));
  FDRE \shift_reg[22] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[22]),
        .Q(shift[22]),
        .R(1'b0));
  FDRE \shift_reg[23] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[23]),
        .Q(shift[23]),
        .R(1'b0));
  FDRE \shift_reg[24] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[24]),
        .Q(shift[24]),
        .R(1'b0));
  FDRE \shift_reg[25] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[25]),
        .Q(shift[25]),
        .R(1'b0));
  FDRE \shift_reg[26] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[26]),
        .Q(shift[26]),
        .R(1'b0));
  FDRE \shift_reg[27] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[27]),
        .Q(shift[27]),
        .R(1'b0));
  FDRE \shift_reg[28] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[28]),
        .Q(shift[28]),
        .R(1'b0));
  FDRE \shift_reg[29] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[29]),
        .Q(shift[29]),
        .R(1'b0));
  FDRE \shift_reg[2] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[2]),
        .Q(shift[2]),
        .R(1'b0));
  FDRE \shift_reg[30] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[30]),
        .Q(shift[30]),
        .R(1'b0));
  FDRE \shift_reg[31] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[31]),
        .Q(shift[31]),
        .R(1'b0));
  FDRE \shift_reg[3] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[3]),
        .Q(shift[3]),
        .R(1'b0));
  FDRE \shift_reg[4] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[4]),
        .Q(shift[4]),
        .R(1'b0));
  FDRE \shift_reg[5] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[5]),
        .Q(shift[5]),
        .R(1'b0));
  FDRE \shift_reg[6] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[6]),
        .Q(shift[6]),
        .R(1'b0));
  FDRE \shift_reg[7] 
       (.C(clk),
        .CE(state),
        .D(_shift_T_1[7]),
        .Q(shift[7]),
        .R(1'b0));
  FDRE \shift_reg[8] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [0]),
        .Q(shift[8]),
        .R(1'b0));
  FDRE \shift_reg[9] 
       (.C(clk),
        .CE(state),
        .D(\cdc_reg_reg[19] [1]),
        .Q(shift[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \state[0]_i_1 
       (.I0(\shift_reg[31]_2 ),
        .I1(state),
        .I2(\state[2]_i_2_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC0FF7700)) 
    \state[0]_i_1__0 
       (.I0(\r_1_reg[2] ),
        .I1(\state_reg[1]_2 ),
        .I2(\state_reg[0]_0 ),
        .I3(E),
        .I4(\state_reg[0]_2 ),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h00A6)) 
    \state[1]_i_1 
       (.I0(\shift_reg[31]_1 ),
        .I1(state),
        .I2(\shift_reg[31]_2 ),
        .I3(\state[2]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0F00050F00000)) 
    \state[1]_i_1__0 
       (.I0(\r_1_reg[2] ),
        .I1(\state_reg[0]_0 ),
        .I2(resetn),
        .I3(E),
        .I4(\state_reg[1]_2 ),
        .I5(\state_reg[0]_2 ),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h0000AAA6)) 
    \state[2]_i_1 
       (.I0(\shift_reg[31]_3 ),
        .I1(state),
        .I2(\shift_reg[31]_1 ),
        .I3(\shift_reg[31]_2 ),
        .I4(\state[2]_i_2_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[2]_i_2 
       (.I0(\state[3]_i_2_n_0 ),
        .I1(resetn),
        .I2(state),
        .I3(\state_reg[0]_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hED00EE000000EE00)) 
    \state[3]_i_1 
       (.I0(\shift_reg[31]_0 ),
        .I1(\state[3]_i_2_n_0 ),
        .I2(\state_reg[3]_0 ),
        .I3(resetn),
        .I4(state),
        .I5(\state_reg[0]_0 ),
        .O(\state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \state[3]_i_2 
       (.I0(\shift_reg[31]_0 ),
        .I1(\shift_reg[31]_1 ),
        .I2(\shift_reg[31]_2 ),
        .I3(\shift_reg[31]_3 ),
        .I4(\cdc_reg_reg[3] ),
        .I5(a_first_reg_1),
        .O(\state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \state[3]_i_3 
       (.I0(\shift_reg[31]_3 ),
        .I1(\shift_reg[31]_2 ),
        .I2(\shift_reg[31]_1 ),
        .O(\state_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \state[3]_i_4 
       (.I0(\q_last_count_reg[4]_0 [4]),
        .I1(\q_last_count_reg[4]_0 [3]),
        .I2(\q_last_count_reg[4]_0 [2]),
        .I3(\q_last_count_reg[4]_0 [0]),
        .I4(\q_last_count_reg[4]_0 [1]),
        .O(\state_reg[0]_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\shift_reg[31]_2 ),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\shift_reg[31]_1 ),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(\shift_reg[31]_3 ),
        .R(1'b0));
  FDRE \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[3]_i_1_n_0 ),
        .Q(\shift_reg[31]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ParitalExtractor_1
   (E,
    \state_reg[0]_0 ,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    valid_reg,
    source_valid_io_out,
    sync_0_reg,
    \state_reg[0]_1 ,
    state,
    Q,
    \r_1_reg[2] ,
    \r_1_reg[0] ,
    \q_last_count_reg[4] ,
    resetn,
    clk);
  output [0:0]E;
  output \state_reg[0]_0 ;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  input valid_reg;
  input source_valid_io_out;
  input sync_0_reg;
  input \state_reg[0]_1 ;
  input [1:0]state;
  input [2:0]Q;
  input [2:0]\r_1_reg[2] ;
  input \r_1_reg[0] ;
  input [4:0]\q_last_count_reg[4] ;
  input resetn;
  input clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire clk;
  wire [4:0]\q_last_count_reg[4] ;
  wire \r_1_reg[0] ;
  wire [2:0]\r_1_reg[2] ;
  wire resetn;
  wire source_valid_io_out;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3__0_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2__0_n_0 ;
  wire \state[3]_i_3__0_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[3] ;
  wire sync_0_reg;
  wire valid_reg;

  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(resetn),
        .I2(\state[3]_i_2__0_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__2 
       (.I0(\state_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAABFBF)) 
    \state[0]_i_3 
       (.I0(sync_0_reg),
        .I1(\state_reg[0]_1 ),
        .I2(\state[0]_i_6_n_0 ),
        .I3(state[1]),
        .I4(\state_reg[1]_0 ),
        .I5(state[0]),
        .O(\state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \state[0]_i_4 
       (.I0(\q_last_count_reg[4] [1]),
        .I1(\q_last_count_reg[4] [2]),
        .I2(\q_last_count_reg[4] [3]),
        .I3(\q_last_count_reg[4] [4]),
        .I4(\q_last_count_reg[4] [0]),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \state[0]_i_6 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .O(\state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(resetn),
        .I2(\state[3]_i_2__0_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088888808)) 
    \state[1]_i_1__1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(resetn),
        .I2(\state_reg[1]_0 ),
        .I3(\state[1]_i_3__0_n_0 ),
        .I4(sync_0_reg),
        .I5(\state[1]_i_4_n_0 ),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF3CC77C0F3FC57C0)) 
    \state[1]_i_2 
       (.I0(\r_1_reg[2] [2]),
        .I1(\state[1]_i_5_n_0 ),
        .I2(\state_reg[1]_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(sync_0_reg),
        .O(\state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[1]_i_3__0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \state[1]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\state[3]_i_6_n_0 ),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000E000000000000)) 
    \state[1]_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\r_1_reg[2] [2]),
        .I3(\r_1_reg[2] [1]),
        .I4(\r_1_reg[2] [0]),
        .I5(\state[3]_i_6_n_0 ),
        .O(\state[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \state[2]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(resetn),
        .I2(\state[3]_i_2__0_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC88888808)) 
    \state[3]_i_1 
       (.I0(\state[3]_i_2__0_n_0 ),
        .I1(resetn),
        .I2(\state[3]_i_3__0_n_0 ),
        .I3(sync_0_reg),
        .I4(\state[3]_i_5_n_0 ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \state[3]_i_2__0 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(\state[3]_i_3__0_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\r_1_reg[2] [0]),
        .I5(\state[3]_i_7_n_0 ),
        .O(\state[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \state[3]_i_3__0 
       (.I0(\r_1_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\state[1]_i_3__0_n_0 ),
        .I5(\state_reg[1]_0 ),
        .O(\state[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \state[3]_i_5 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \state[3]_i_6 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(valid_reg),
        .I5(source_valid_io_out),
        .O(\state[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[3]_i_7 
       (.I0(\r_1_reg[2] [1]),
        .I1(\r_1_reg[2] [2]),
        .O(\state[3]_i_7_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[3]_i_1_n_0 ),
        .Q(\state_reg_n_0_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility
   (ram_real_last_io_deq_bits_MPORT_data,
    deq_ptr_value,
    \deq_ptr_value_reg[1]_0 ,
    clk,
    resetn,
    \deq_ptr_value_reg[1]_1 ,
    \deq_ptr_value_reg[1]_2 );
  output ram_real_last_io_deq_bits_MPORT_data;
  output [1:0]deq_ptr_value;
  output \deq_ptr_value_reg[1]_0 ;
  input clk;
  input resetn;
  input \deq_ptr_value_reg[1]_1 ;
  input \deq_ptr_value_reg[1]_2 ;

  wire clk;
  wire [1:0]deq_ptr_value;
  wire \deq_ptr_value_reg[1]_0 ;
  wire \deq_ptr_value_reg[1]_1 ;
  wire \deq_ptr_value_reg[1]_2 ;
  wire ram_real_last_io_deq_bits_MPORT_data;
  wire resetn;
  wire NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \deq_ptr_value[1]_i_5 
       (.I0(deq_ptr_value[0]),
        .I1(deq_ptr_value[1]),
        .O(\deq_ptr_value_reg[1]_0 ));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\deq_ptr_value_reg[1]_2 ),
        .Q(deq_ptr_value[0]),
        .R(resetn));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\deq_ptr_value_reg[1]_1 ),
        .Q(deq_ptr_value[1]),
        .R(resetn));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_real_last_reg_0_3_0_0
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(1'b1),
        .DPO(ram_real_last_io_deq_bits_MPORT_data),
        .DPRA0(deq_ptr_value[0]),
        .DPRA1(deq_ptr_value[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_120
   (maybe_full_reg_0,
    xbar_auto_out_0_d_bits_size,
    xbar_auto_out_0_d_bits_source,
    \ram_wen_reg[0] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    count_9_reg,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    io_axi4_0_rid,
    \ram_tl_state_size_reg[2]_0 ,
    xbar_auto_out_0_d_bits_opcode,
    axi4yank_1_auto_in_becho_tl_state_size,
    \ram_tl_state_size_reg[1]_0 ,
    \ram_tl_state_size_reg[0]_0 ,
    \ram_tl_state_source_reg[6]_0 ,
    axi4yank_1_auto_in_becho_tl_state_source,
    \ram_tl_state_source_reg[5]_0 ,
    \ram_tl_state_source_reg[4]_0 ,
    \ram_tl_state_source_reg[0]_0 ,
    maybe_full_reg_3,
    maybe_full_reg_4,
    \ram_id_reg[1] ,
    \ram_id_reg[0] ,
    maybe_full_reg_5,
    \ram_tl_state_size_reg[2]_1 ,
    Q,
    \ram_tl_state_size_reg[2]_2 ,
    \ram_tl_state_size_reg[2]_3 ,
    \ram_tl_state_size_reg[1]_1 ,
    \ram_tl_state_size_reg[0]_1 ,
    \ram_tl_state_source_reg[6]_1 ,
    \ram_tl_state_source_reg[6]_2 ,
    \ram_tl_state_source_reg[6]_3 ,
    \ram_tl_state_source_reg[6]_4 ,
    \ram_tl_state_source_reg[5]_1 ,
    \ram_tl_state_source_reg[4]_1 ,
    \ram_tl_state_source_reg[3]_0 ,
    \ram_tl_state_source_reg[2]_0 ,
    \ram_tl_state_source_reg[1]_0 ,
    \ram_tl_state_source_reg[0]_1 ,
    \ram_extra_id_reg[0]_0 ,
    \ram_extra_id_reg[0]_1 ,
    \ram_extra_id_reg[0]_2 ,
    D,
    io_enq_bits_tl_state_source);
  output maybe_full_reg_0;
  output [2:0]xbar_auto_out_0_d_bits_size;
  output [3:0]xbar_auto_out_0_d_bits_source;
  output \ram_wen_reg[0] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output count_9_reg;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [3:0]io_axi4_0_rid;
  input \ram_tl_state_size_reg[2]_0 ;
  input [0:0]xbar_auto_out_0_d_bits_opcode;
  input [2:0]axi4yank_1_auto_in_becho_tl_state_size;
  input \ram_tl_state_size_reg[1]_0 ;
  input \ram_tl_state_size_reg[0]_0 ;
  input \ram_tl_state_source_reg[6]_0 ;
  input [3:0]axi4yank_1_auto_in_becho_tl_state_source;
  input \ram_tl_state_source_reg[5]_0 ;
  input \ram_tl_state_source_reg[4]_0 ;
  input \ram_tl_state_source_reg[0]_0 ;
  input maybe_full_reg_3;
  input maybe_full_reg_4;
  input \ram_id_reg[1] ;
  input \ram_id_reg[0] ;
  input maybe_full_reg_5;
  input \ram_tl_state_size_reg[2]_1 ;
  input [2:0]Q;
  input [2:0]\ram_tl_state_size_reg[2]_2 ;
  input [2:0]\ram_tl_state_size_reg[2]_3 ;
  input \ram_tl_state_size_reg[1]_1 ;
  input \ram_tl_state_size_reg[0]_1 ;
  input \ram_tl_state_source_reg[6]_1 ;
  input [6:0]\ram_tl_state_source_reg[6]_2 ;
  input [6:0]\ram_tl_state_source_reg[6]_3 ;
  input [6:0]\ram_tl_state_source_reg[6]_4 ;
  input \ram_tl_state_source_reg[5]_1 ;
  input \ram_tl_state_source_reg[4]_1 ;
  input \ram_tl_state_source_reg[3]_0 ;
  input \ram_tl_state_source_reg[2]_0 ;
  input \ram_tl_state_source_reg[1]_0 ;
  input \ram_tl_state_source_reg[0]_1 ;
  input \ram_extra_id_reg[0]_0 ;
  input \ram_extra_id_reg[0]_1 ;
  input \ram_extra_id_reg[0]_2 ;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire [2:0]axi4yank_1_auto_in_becho_tl_state_size;
  wire [3:0]axi4yank_1_auto_in_becho_tl_state_source;
  wire clk;
  wire count_9_reg;
  wire [3:0]io_axi4_0_rid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire maybe_full_reg_4;
  wire maybe_full_reg_5;
  wire \ram_extra_id_reg[0]_0 ;
  wire \ram_extra_id_reg[0]_1 ;
  wire \ram_extra_id_reg[0]_2 ;
  wire \ram_extra_id_reg_n_0_[0] ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_opcode[2]_i_13_n_0 ;
  wire \ram_opcode_reg[2]_i_10_n_0 ;
  wire \ram_tl_state_size_reg[0]_0 ;
  wire \ram_tl_state_size_reg[0]_1 ;
  wire \ram_tl_state_size_reg[1]_0 ;
  wire \ram_tl_state_size_reg[1]_1 ;
  wire \ram_tl_state_size_reg[2]_0 ;
  wire \ram_tl_state_size_reg[2]_1 ;
  wire [2:0]\ram_tl_state_size_reg[2]_2 ;
  wire [2:0]\ram_tl_state_size_reg[2]_3 ;
  wire \ram_tl_state_size_reg_n_0_[0] ;
  wire \ram_tl_state_size_reg_n_0_[1] ;
  wire \ram_tl_state_size_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg[0]_0 ;
  wire \ram_tl_state_source_reg[0]_1 ;
  wire \ram_tl_state_source_reg[1]_0 ;
  wire \ram_tl_state_source_reg[2]_0 ;
  wire \ram_tl_state_source_reg[3]_0 ;
  wire \ram_tl_state_source_reg[4]_0 ;
  wire \ram_tl_state_source_reg[4]_1 ;
  wire \ram_tl_state_source_reg[5]_0 ;
  wire \ram_tl_state_source_reg[5]_1 ;
  wire \ram_tl_state_source_reg[6]_0 ;
  wire \ram_tl_state_source_reg[6]_1 ;
  wire [6:0]\ram_tl_state_source_reg[6]_2 ;
  wire [6:0]\ram_tl_state_source_reg[6]_3 ;
  wire [6:0]\ram_tl_state_source_reg[6]_4 ;
  wire \ram_tl_state_source_reg_n_0_[0] ;
  wire \ram_tl_state_source_reg_n_0_[1] ;
  wire \ram_tl_state_source_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg_n_0_[3] ;
  wire \ram_tl_state_source_reg_n_0_[4] ;
  wire \ram_tl_state_source_reg_n_0_[5] ;
  wire \ram_tl_state_source_reg_n_0_[6] ;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire \saved_size[0]_i_7_n_0 ;
  wire \saved_size[1]_i_7_n_0 ;
  wire \saved_size[2]_i_7_n_0 ;
  wire \saved_size_reg[0]_i_4_n_0 ;
  wire \saved_size_reg[1]_i_4_n_0 ;
  wire \saved_size_reg[2]_i_4_n_0 ;
  wire \saved_source[0]_i_10_n_0 ;
  wire \saved_source[1]_i_10_n_0 ;
  wire \saved_source[2]_i_10_n_0 ;
  wire \saved_source[3]_i_6_n_0 ;
  wire \saved_source[4]_i_6_n_0 ;
  wire \saved_source[5]_i_6_n_0 ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3]_i_3_n_0 ;
  wire \saved_source_reg[4]_i_3_n_0 ;
  wire \saved_source_reg[5]_i_3_n_0 ;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;
  wire [2:0]xbar_auto_out_0_d_bits_size;
  wire [3:0]xbar_auto_out_0_d_bits_source;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \count_7[1]_i_16 
       (.I0(\ram_extra_id_reg_n_0_[0] ),
        .I1(\ram_extra_id_reg[0]_0 ),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_extra_id_reg[0]_1 ),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_extra_id_reg[0]_2 ),
        .O(count_9_reg));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    io_axi4_0_arvalid_INST_0_i_4
       (.I0(maybe_full_reg_0),
        .I1(maybe_full_reg_3),
        .I2(maybe_full_reg_4),
        .I3(\ram_id_reg[1] ),
        .I4(\ram_id_reg[0] ),
        .I5(maybe_full_reg_5),
        .O(\ram_wen_reg[0] ));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(\ram_extra_id_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[0] ),
        .I1(\ram_tl_state_source_reg[6]_2 [0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [0]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [0]),
        .O(\ram_opcode[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram_opcode[2]_i_9 
       (.I0(\ram_opcode_reg[2]_i_10_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_source_reg[0]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_source[0]),
        .O(xbar_auto_out_0_d_bits_source[0]));
  MUXF7 \ram_opcode_reg[2]_i_10 
       (.I0(\ram_opcode[2]_i_13_n_0 ),
        .I1(\ram_tl_state_source_reg[0]_1 ),
        .O(\ram_opcode_reg[2]_i_10_n_0 ),
        .S(io_axi4_0_rid[2]));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(\ram_tl_state_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(\ram_tl_state_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(\ram_tl_state_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\ram_tl_state_source_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\ram_tl_state_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\ram_tl_state_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\ram_tl_state_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\ram_tl_state_source_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\ram_tl_state_source_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\ram_tl_state_source_reg_n_0_[6] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \saved_size[0]_i_3 
       (.I0(\saved_size_reg[0]_i_4_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_size_reg[0]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_size[0]),
        .O(xbar_auto_out_0_d_bits_size[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_7 
       (.I0(\ram_tl_state_size_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_size_reg[2]_2 [0]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_size_reg[2]_3 [0]),
        .O(\saved_size[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \saved_size[1]_i_3 
       (.I0(\saved_size_reg[1]_i_4_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_size_reg[1]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_size[1]),
        .O(xbar_auto_out_0_d_bits_size[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_7 
       (.I0(\ram_tl_state_size_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_size_reg[2]_2 [1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_size_reg[2]_3 [1]),
        .O(\saved_size[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \saved_size[2]_i_3 
       (.I0(\saved_size_reg[2]_i_4_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_size_reg[2]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_size[2]),
        .O(xbar_auto_out_0_d_bits_size[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_7 
       (.I0(\ram_tl_state_size_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_size_reg[2]_2 [2]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_size_reg[2]_3 [2]),
        .O(\saved_size[2]_i_7_n_0 ));
  MUXF7 \saved_size_reg[0]_i_4 
       (.I0(\saved_size[0]_i_7_n_0 ),
        .I1(\ram_tl_state_size_reg[0]_1 ),
        .O(\saved_size_reg[0]_i_4_n_0 ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_size_reg[1]_i_4 
       (.I0(\saved_size[1]_i_7_n_0 ),
        .I1(\ram_tl_state_size_reg[1]_1 ),
        .O(\saved_size_reg[1]_i_4_n_0 ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_size_reg[2]_i_4 
       (.I0(\saved_size[2]_i_7_n_0 ),
        .I1(\ram_tl_state_size_reg[2]_1 ),
        .O(\saved_size_reg[2]_i_4_n_0 ),
        .S(io_axi4_0_rid[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_10 
       (.I0(\ram_tl_state_source_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[6]_2 [1]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [1]),
        .O(\saved_source[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_10 
       (.I0(\ram_tl_state_source_reg_n_0_[2] ),
        .I1(\ram_tl_state_source_reg[6]_2 [2]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [2]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [2]),
        .O(\saved_source[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_10 
       (.I0(\ram_tl_state_source_reg_n_0_[3] ),
        .I1(\ram_tl_state_source_reg[6]_2 [3]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [3]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [3]),
        .O(\saved_source[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \saved_source[3]_i_2 
       (.I0(\saved_source_reg[3]_i_3_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_source_reg[4]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_source[1]),
        .O(xbar_auto_out_0_d_bits_source[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_6 
       (.I0(\ram_tl_state_source_reg_n_0_[4] ),
        .I1(\ram_tl_state_source_reg[6]_2 [4]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [4]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [4]),
        .O(\saved_source[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \saved_source[4]_i_2 
       (.I0(\saved_source_reg[4]_i_3_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_source_reg[5]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_source[2]),
        .O(xbar_auto_out_0_d_bits_source[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_6 
       (.I0(\ram_tl_state_source_reg_n_0_[5] ),
        .I1(\ram_tl_state_source_reg[6]_2 [5]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [5]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [5]),
        .O(\saved_source[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \saved_source[5]_i_2 
       (.I0(\saved_source_reg[5]_i_3_n_0 ),
        .I1(io_axi4_0_rid[3]),
        .I2(\ram_tl_state_source_reg[6]_0 ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(axi4yank_1_auto_in_becho_tl_state_source[3]),
        .O(xbar_auto_out_0_d_bits_source[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_6 
       (.I0(\ram_tl_state_source_reg_n_0_[6] ),
        .I1(\ram_tl_state_source_reg[6]_2 [6]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_3 [6]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_4 [6]),
        .O(\saved_source[5]_i_6_n_0 ));
  MUXF7 \saved_source_reg[0]_i_5 
       (.I0(\saved_source[0]_i_10_n_0 ),
        .I1(\ram_tl_state_source_reg[1]_0 ),
        .O(\saved_source_reg[0] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[1]_i_5 
       (.I0(\saved_source[1]_i_10_n_0 ),
        .I1(\ram_tl_state_source_reg[2]_0 ),
        .O(\saved_source_reg[1] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[2]_i_5 
       (.I0(\saved_source[2]_i_10_n_0 ),
        .I1(\ram_tl_state_source_reg[3]_0 ),
        .O(\saved_source_reg[2] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[3]_i_3 
       (.I0(\saved_source[3]_i_6_n_0 ),
        .I1(\ram_tl_state_source_reg[4]_1 ),
        .O(\saved_source_reg[3]_i_3_n_0 ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[4]_i_3 
       (.I0(\saved_source[4]_i_6_n_0 ),
        .I1(\ram_tl_state_source_reg[5]_1 ),
        .O(\saved_source_reg[4]_i_3_n_0 ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[5]_i_3 
       (.I0(\saved_source[5]_i_6_n_0 ),
        .I1(\ram_tl_state_source_reg[6]_1 ),
        .O(\saved_source_reg[5]_i_3_n_0 ),
        .S(io_axi4_0_rid[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_121
   (count_9_reg,
    \ram_extra_id_reg[0]_0 ,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_0,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_1,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output \ram_extra_id_reg[0]_0 ;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_0;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_1;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire [0:0]maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire \ram_extra_id_reg[0]_0 ;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_1),
        .Q(\ram_extra_id_reg[0]_0 ),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_122
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_123
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_124
   (maybe_full_reg_0,
    \ram_wen_reg[0] ,
    axi4yank_1_auto_in_recho_extra_id,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[0] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \saved_opcode_reg[1] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    maybe_full_reg_3,
    \ram_id_reg[3] ,
    maybe_full_reg_4,
    \ram_id_reg[2] ,
    maybe_full_reg_5,
    maybe_full_reg_6,
    maybe_full_reg_7,
    \ram_id_reg[1] ,
    \ram_id_reg[0] ,
    maybe_full_reg_8,
    \ram_extra_id_reg[0]_0 ,
    io_axi4_0_rid,
    \deq_ptr_value_reg[4] ,
    \deq_ptr_value_reg[4]_0 ,
    Q,
    \ram_tl_state_size_reg[2]_0 ,
    \ram_tl_state_size_reg[2]_1 ,
    \ram_tl_state_source_reg[6]_0 ,
    \ram_tl_state_source_reg[6]_1 ,
    \ram_tl_state_source_reg[6]_2 ,
    \ram_extra_id_reg[0]_1 ,
    \ram_extra_id_reg[0]_2 ,
    \ram_extra_id_reg[0]_3 ,
    D,
    io_enq_bits_tl_state_source);
  output maybe_full_reg_0;
  output \ram_wen_reg[0] ;
  output axi4yank_1_auto_in_recho_extra_id;
  output \saved_size_reg[2] ;
  output \saved_size_reg[1] ;
  output \saved_size_reg[0] ;
  output \saved_source_reg[5] ;
  output \saved_source_reg[4] ;
  output \saved_source_reg[3] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \saved_opcode_reg[1] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input maybe_full_reg_3;
  input \ram_id_reg[3] ;
  input maybe_full_reg_4;
  input \ram_id_reg[2] ;
  input maybe_full_reg_5;
  input maybe_full_reg_6;
  input maybe_full_reg_7;
  input \ram_id_reg[1] ;
  input \ram_id_reg[0] ;
  input maybe_full_reg_8;
  input \ram_extra_id_reg[0]_0 ;
  input [3:0]io_axi4_0_rid;
  input \deq_ptr_value_reg[4] ;
  input \deq_ptr_value_reg[4]_0 ;
  input [2:0]Q;
  input [2:0]\ram_tl_state_size_reg[2]_0 ;
  input [2:0]\ram_tl_state_size_reg[2]_1 ;
  input [6:0]\ram_tl_state_source_reg[6]_0 ;
  input [6:0]\ram_tl_state_source_reg[6]_1 ;
  input [6:0]\ram_tl_state_source_reg[6]_2 ;
  input \ram_extra_id_reg[0]_1 ;
  input \ram_extra_id_reg[0]_2 ;
  input \ram_extra_id_reg[0]_3 ;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire axi4yank_1_auto_in_recho_extra_id;
  wire clk;
  wire \count_7[1]_i_15_n_0 ;
  wire \deq_ptr_value_reg[4] ;
  wire \deq_ptr_value_reg[4]_0 ;
  wire io_axi4_0_arvalid_INST_0_i_3_n_0;
  wire [3:0]io_axi4_0_rid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire maybe_full_reg_4;
  wire maybe_full_reg_5;
  wire maybe_full_reg_6;
  wire maybe_full_reg_7;
  wire maybe_full_reg_8;
  wire \ram_extra_id_reg[0]_0 ;
  wire \ram_extra_id_reg[0]_1 ;
  wire \ram_extra_id_reg[0]_2 ;
  wire \ram_extra_id_reg[0]_3 ;
  wire \ram_extra_id_reg_n_0_[0] ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_id_reg[2] ;
  wire \ram_id_reg[3] ;
  wire [2:0]\ram_tl_state_size_reg[2]_0 ;
  wire [2:0]\ram_tl_state_size_reg[2]_1 ;
  wire \ram_tl_state_size_reg_n_0_[0] ;
  wire \ram_tl_state_size_reg_n_0_[1] ;
  wire \ram_tl_state_size_reg_n_0_[2] ;
  wire [6:0]\ram_tl_state_source_reg[6]_0 ;
  wire [6:0]\ram_tl_state_source_reg[6]_1 ;
  wire [6:0]\ram_tl_state_source_reg[6]_2 ;
  wire \ram_tl_state_source_reg_n_0_[0] ;
  wire \ram_tl_state_source_reg_n_0_[1] ;
  wire \ram_tl_state_source_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg_n_0_[3] ;
  wire \ram_tl_state_source_reg_n_0_[4] ;
  wire \ram_tl_state_source_reg_n_0_[5] ;
  wire \ram_tl_state_source_reg_n_0_[6] ;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire \saved_opcode_reg[1] ;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[2] ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[5] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \count_7[1]_i_10 
       (.I0(\count_7[1]_i_15_n_0 ),
        .I1(\ram_extra_id_reg[0]_0 ),
        .I2(io_axi4_0_rid[3]),
        .I3(\deq_ptr_value_reg[4] ),
        .I4(io_axi4_0_rid[2]),
        .I5(\deq_ptr_value_reg[4]_0 ),
        .O(axi4yank_1_auto_in_recho_extra_id));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \count_7[1]_i_15 
       (.I0(\ram_extra_id_reg_n_0_[0] ),
        .I1(\ram_extra_id_reg[0]_1 ),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_extra_id_reg[0]_2 ),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_extra_id_reg[0]_3 ),
        .O(\count_7[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    io_axi4_0_arvalid_INST_0_i_2
       (.I0(io_axi4_0_arvalid_INST_0_i_3_n_0),
        .I1(maybe_full_reg_3),
        .I2(\ram_id_reg[3] ),
        .I3(maybe_full_reg_4),
        .I4(\ram_id_reg[2] ),
        .I5(maybe_full_reg_5),
        .O(\ram_wen_reg[0] ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    io_axi4_0_arvalid_INST_0_i_3
       (.I0(maybe_full_reg_0),
        .I1(maybe_full_reg_6),
        .I2(maybe_full_reg_7),
        .I3(\ram_id_reg[1] ),
        .I4(\ram_id_reg[0] ),
        .I5(maybe_full_reg_8),
        .O(io_axi4_0_arvalid_INST_0_i_3_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(\ram_extra_id_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[0] ),
        .I1(\ram_tl_state_source_reg[6]_0 [0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [0]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [0]),
        .O(\saved_opcode_reg[1] ));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(\ram_tl_state_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(\ram_tl_state_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(\ram_tl_state_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\ram_tl_state_source_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\ram_tl_state_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\ram_tl_state_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\ram_tl_state_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\ram_tl_state_source_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\ram_tl_state_source_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\ram_tl_state_source_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_8 
       (.I0(\ram_tl_state_size_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_size_reg[2]_0 [0]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_size_reg[2]_1 [0]),
        .O(\saved_size_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_8 
       (.I0(\ram_tl_state_size_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_size_reg[2]_0 [1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_size_reg[2]_1 [1]),
        .O(\saved_size_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_8 
       (.I0(\ram_tl_state_size_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_size_reg[2]_0 [2]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_size_reg[2]_1 [2]),
        .O(\saved_size_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_11 
       (.I0(\ram_tl_state_source_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[6]_0 [1]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [1]),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_11 
       (.I0(\ram_tl_state_source_reg_n_0_[2] ),
        .I1(\ram_tl_state_source_reg[6]_0 [2]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [2]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [2]),
        .O(\saved_source_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_11 
       (.I0(\ram_tl_state_source_reg_n_0_[3] ),
        .I1(\ram_tl_state_source_reg[6]_0 [3]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [3]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [3]),
        .O(\saved_source_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_7 
       (.I0(\ram_tl_state_source_reg_n_0_[4] ),
        .I1(\ram_tl_state_source_reg[6]_0 [4]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [4]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [4]),
        .O(\saved_source_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_7 
       (.I0(\ram_tl_state_source_reg_n_0_[5] ),
        .I1(\ram_tl_state_source_reg[6]_0 [5]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [5]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [5]),
        .O(\saved_source_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_7 
       (.I0(\ram_tl_state_source_reg_n_0_[6] ),
        .I1(\ram_tl_state_source_reg[6]_0 [6]),
        .I2(io_axi4_0_rid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [6]),
        .I4(io_axi4_0_rid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [6]),
        .O(\saved_source_reg[5] ));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_133
   (count_9_reg,
    maybe_full_reg_0,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[0] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \saved_opcode_reg[1] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    QueueCompatibility_22_io_deq_bits_tl_state_size,
    io_axi4_0_bid,
    QueueCompatibility_21_io_deq_bits_tl_state_size,
    QueueCompatibility_20_io_deq_bits_tl_state_size,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    \deq_ptr_value_reg[4] ,
    \deq_ptr_value_reg[4]_0 ,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output \saved_size_reg[2] ;
  output \saved_size_reg[1] ;
  output \saved_size_reg[0] ;
  output \saved_source_reg[5] ;
  output \saved_source_reg[4] ;
  output \saved_source_reg[3] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \saved_opcode_reg[1] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]QueueCompatibility_22_io_deq_bits_tl_state_size;
  input [1:0]io_axi4_0_bid;
  input [2:0]QueueCompatibility_21_io_deq_bits_tl_state_size;
  input [2:0]QueueCompatibility_20_io_deq_bits_tl_state_size;
  input [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input [6:0]\deq_ptr_value_reg[4] ;
  input [6:0]\deq_ptr_value_reg[4]_0 ;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]QueueCompatibility_20_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_21_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_22_io_deq_bits_tl_state_size;
  wire clk;
  wire count_9_reg;
  wire [6:0]\deq_ptr_value_reg[4] ;
  wire [6:0]\deq_ptr_value_reg[4]_0 ;
  wire [1:0]io_axi4_0_bid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire \ram_tl_state_size_reg_n_0_[0] ;
  wire \ram_tl_state_size_reg_n_0_[1] ;
  wire \ram_tl_state_size_reg_n_0_[2] ;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire \ram_tl_state_source_reg_n_0_[0] ;
  wire \ram_tl_state_source_reg_n_0_[1] ;
  wire \ram_tl_state_source_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg_n_0_[3] ;
  wire \ram_tl_state_source_reg_n_0_[4] ;
  wire \ram_tl_state_source_reg_n_0_[5] ;
  wire \ram_tl_state_source_reg_n_0_[6] ;
  wire resetn;
  wire \saved_opcode_reg[1] ;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[2] ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_20 
       (.I0(\ram_tl_state_source_reg_n_0_[0] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[0]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [0]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [0]),
        .O(\saved_opcode_reg[1] ));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(\ram_tl_state_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(\ram_tl_state_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(\ram_tl_state_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\ram_tl_state_source_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\ram_tl_state_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\ram_tl_state_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\ram_tl_state_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\ram_tl_state_source_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\ram_tl_state_source_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\ram_tl_state_source_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_14 
       (.I0(\ram_tl_state_size_reg_n_0_[0] ),
        .I1(QueueCompatibility_22_io_deq_bits_tl_state_size[0]),
        .I2(io_axi4_0_bid[1]),
        .I3(QueueCompatibility_21_io_deq_bits_tl_state_size[0]),
        .I4(io_axi4_0_bid[0]),
        .I5(QueueCompatibility_20_io_deq_bits_tl_state_size[0]),
        .O(\saved_size_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_14 
       (.I0(\ram_tl_state_size_reg_n_0_[1] ),
        .I1(QueueCompatibility_22_io_deq_bits_tl_state_size[1]),
        .I2(io_axi4_0_bid[1]),
        .I3(QueueCompatibility_21_io_deq_bits_tl_state_size[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(QueueCompatibility_20_io_deq_bits_tl_state_size[1]),
        .O(\saved_size_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_14 
       (.I0(\ram_tl_state_size_reg_n_0_[2] ),
        .I1(QueueCompatibility_22_io_deq_bits_tl_state_size[2]),
        .I2(io_axi4_0_bid[1]),
        .I3(QueueCompatibility_21_io_deq_bits_tl_state_size[2]),
        .I4(io_axi4_0_bid[0]),
        .I5(QueueCompatibility_20_io_deq_bits_tl_state_size[2]),
        .O(\saved_size_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[1] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[1]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [1]),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[2] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[2]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [2]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [2]),
        .O(\saved_source_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[3] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[3]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [3]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [3]),
        .O(\saved_source_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[4] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[4]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [4]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [4]),
        .O(\saved_source_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[5] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[5]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [5]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [5]),
        .O(\saved_source_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_13 
       (.I0(\ram_tl_state_source_reg_n_0_[6] ),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[6]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4] [6]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [6]),
        .O(\saved_source_reg[5] ));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_134
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_135
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_136
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_137
   (maybe_full_reg_0,
    \ram_wen_reg[0] ,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[0] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \saved_opcode_reg[1] ,
    count_9_reg,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    maybe_full_reg_3,
    maybe_full_reg_4,
    \ram_id_reg[1] ,
    \ram_id_reg[0] ,
    maybe_full_reg_5,
    io_axi4_0_bid,
    \ram_tl_state_size_reg[2]_0 ,
    Q,
    \ram_tl_state_size_reg[2]_1 ,
    \ram_tl_state_size_reg[2]_2 ,
    \ram_tl_state_size_reg[1]_0 ,
    \ram_tl_state_size_reg[0]_0 ,
    \ram_tl_state_source_reg[6]_0 ,
    \ram_tl_state_source_reg[6]_1 ,
    \ram_tl_state_source_reg[6]_2 ,
    \ram_tl_state_source_reg[6]_3 ,
    \ram_tl_state_source_reg[5]_0 ,
    \ram_tl_state_source_reg[4]_0 ,
    \ram_tl_state_source_reg[3]_0 ,
    \ram_tl_state_source_reg[2]_0 ,
    \ram_tl_state_source_reg[1]_0 ,
    \ram_tl_state_source_reg[0]_0 ,
    \ram_extra_id_reg[0]_0 ,
    \ram_extra_id_reg[0]_1 ,
    \ram_extra_id_reg[0]_2 ,
    D,
    io_enq_bits_tl_state_source);
  output maybe_full_reg_0;
  output \ram_wen_reg[0] ;
  output \saved_size_reg[2] ;
  output \saved_size_reg[1] ;
  output \saved_size_reg[0] ;
  output \saved_source_reg[5] ;
  output \saved_source_reg[4] ;
  output \saved_source_reg[3] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \saved_opcode_reg[1] ;
  output count_9_reg;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input maybe_full_reg_3;
  input maybe_full_reg_4;
  input \ram_id_reg[1] ;
  input \ram_id_reg[0] ;
  input maybe_full_reg_5;
  input [2:0]io_axi4_0_bid;
  input \ram_tl_state_size_reg[2]_0 ;
  input [2:0]Q;
  input [2:0]\ram_tl_state_size_reg[2]_1 ;
  input [2:0]\ram_tl_state_size_reg[2]_2 ;
  input \ram_tl_state_size_reg[1]_0 ;
  input \ram_tl_state_size_reg[0]_0 ;
  input \ram_tl_state_source_reg[6]_0 ;
  input [6:0]\ram_tl_state_source_reg[6]_1 ;
  input [6:0]\ram_tl_state_source_reg[6]_2 ;
  input [6:0]\ram_tl_state_source_reg[6]_3 ;
  input \ram_tl_state_source_reg[5]_0 ;
  input \ram_tl_state_source_reg[4]_0 ;
  input \ram_tl_state_source_reg[3]_0 ;
  input \ram_tl_state_source_reg[2]_0 ;
  input \ram_tl_state_source_reg[1]_0 ;
  input \ram_tl_state_source_reg[0]_0 ;
  input \ram_extra_id_reg[0]_0 ;
  input \ram_extra_id_reg[0]_1 ;
  input \ram_extra_id_reg[0]_2 ;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire [2:0]io_axi4_0_bid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire maybe_full_reg_4;
  wire maybe_full_reg_5;
  wire \ram_extra_id_reg[0]_0 ;
  wire \ram_extra_id_reg[0]_1 ;
  wire \ram_extra_id_reg[0]_2 ;
  wire \ram_extra_id_reg_n_0_[0] ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_opcode[2]_i_21_n_0 ;
  wire \ram_tl_state_size_reg[0]_0 ;
  wire \ram_tl_state_size_reg[1]_0 ;
  wire \ram_tl_state_size_reg[2]_0 ;
  wire [2:0]\ram_tl_state_size_reg[2]_1 ;
  wire [2:0]\ram_tl_state_size_reg[2]_2 ;
  wire \ram_tl_state_size_reg_n_0_[0] ;
  wire \ram_tl_state_size_reg_n_0_[1] ;
  wire \ram_tl_state_size_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg[0]_0 ;
  wire \ram_tl_state_source_reg[1]_0 ;
  wire \ram_tl_state_source_reg[2]_0 ;
  wire \ram_tl_state_source_reg[3]_0 ;
  wire \ram_tl_state_source_reg[4]_0 ;
  wire \ram_tl_state_source_reg[5]_0 ;
  wire \ram_tl_state_source_reg[6]_0 ;
  wire [6:0]\ram_tl_state_source_reg[6]_1 ;
  wire [6:0]\ram_tl_state_source_reg[6]_2 ;
  wire [6:0]\ram_tl_state_source_reg[6]_3 ;
  wire \ram_tl_state_source_reg_n_0_[0] ;
  wire \ram_tl_state_source_reg_n_0_[1] ;
  wire \ram_tl_state_source_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg_n_0_[3] ;
  wire \ram_tl_state_source_reg_n_0_[4] ;
  wire \ram_tl_state_source_reg_n_0_[5] ;
  wire \ram_tl_state_source_reg_n_0_[6] ;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire \saved_opcode_reg[1] ;
  wire \saved_size[0]_i_15_n_0 ;
  wire \saved_size[1]_i_15_n_0 ;
  wire \saved_size[2]_i_15_n_0 ;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[2] ;
  wire \saved_source[0]_i_14_n_0 ;
  wire \saved_source[1]_i_14_n_0 ;
  wire \saved_source[2]_i_14_n_0 ;
  wire \saved_source[3]_i_14_n_0 ;
  wire \saved_source[4]_i_14_n_0 ;
  wire \saved_source[5]_i_14_n_0 ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[5] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \count_7[1]_i_12 
       (.I0(\ram_extra_id_reg_n_0_[0] ),
        .I1(\ram_extra_id_reg[0]_0 ),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_extra_id_reg[0]_1 ),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_extra_id_reg[0]_2 ),
        .O(count_9_reg));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    io_axi4_0_awvalid_INST_0_i_5
       (.I0(maybe_full_reg_0),
        .I1(maybe_full_reg_3),
        .I2(maybe_full_reg_4),
        .I3(\ram_id_reg[1] ),
        .I4(\ram_id_reg[0] ),
        .I5(maybe_full_reg_5),
        .O(\ram_wen_reg[0] ));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(\ram_extra_id_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_21 
       (.I0(\ram_tl_state_source_reg_n_0_[0] ),
        .I1(\ram_tl_state_source_reg[6]_1 [0]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [0]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [0]),
        .O(\ram_opcode[2]_i_21_n_0 ));
  MUXF7 \ram_opcode_reg[2]_i_18 
       (.I0(\ram_opcode[2]_i_21_n_0 ),
        .I1(\ram_tl_state_source_reg[0]_0 ),
        .O(\saved_opcode_reg[1] ),
        .S(io_axi4_0_bid[2]));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(\ram_tl_state_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(\ram_tl_state_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(\ram_tl_state_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\ram_tl_state_source_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\ram_tl_state_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\ram_tl_state_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\ram_tl_state_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\ram_tl_state_source_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\ram_tl_state_source_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\ram_tl_state_source_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_15 
       (.I0(\ram_tl_state_size_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_size_reg[2]_1 [0]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_size_reg[2]_2 [0]),
        .O(\saved_size[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_15 
       (.I0(\ram_tl_state_size_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_size_reg[2]_1 [1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_size_reg[2]_2 [1]),
        .O(\saved_size[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_15 
       (.I0(\ram_tl_state_size_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_size_reg[2]_1 [2]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_size_reg[2]_2 [2]),
        .O(\saved_size[2]_i_15_n_0 ));
  MUXF7 \saved_size_reg[0]_i_12 
       (.I0(\saved_size[0]_i_15_n_0 ),
        .I1(\ram_tl_state_size_reg[0]_0 ),
        .O(\saved_size_reg[0] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_size_reg[1]_i_12 
       (.I0(\saved_size[1]_i_15_n_0 ),
        .I1(\ram_tl_state_size_reg[1]_0 ),
        .O(\saved_size_reg[1] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_size_reg[2]_i_12 
       (.I0(\saved_size[2]_i_15_n_0 ),
        .I1(\ram_tl_state_size_reg[2]_0 ),
        .O(\saved_size_reg[2] ),
        .S(io_axi4_0_bid[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[6]_1 [1]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [1]),
        .O(\saved_source[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[2] ),
        .I1(\ram_tl_state_source_reg[6]_1 [2]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [2]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [2]),
        .O(\saved_source[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[3] ),
        .I1(\ram_tl_state_source_reg[6]_1 [3]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [3]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [3]),
        .O(\saved_source[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[4] ),
        .I1(\ram_tl_state_source_reg[6]_1 [4]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [4]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [4]),
        .O(\saved_source[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[5] ),
        .I1(\ram_tl_state_source_reg[6]_1 [5]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [5]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [5]),
        .O(\saved_source[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_14 
       (.I0(\ram_tl_state_source_reg_n_0_[6] ),
        .I1(\ram_tl_state_source_reg[6]_1 [6]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_2 [6]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_3 [6]),
        .O(\saved_source[5]_i_14_n_0 ));
  MUXF7 \saved_source_reg[0]_i_7 
       (.I0(\saved_source[0]_i_14_n_0 ),
        .I1(\ram_tl_state_source_reg[1]_0 ),
        .O(\saved_source_reg[0] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_source_reg[1]_i_7 
       (.I0(\saved_source[1]_i_14_n_0 ),
        .I1(\ram_tl_state_source_reg[2]_0 ),
        .O(\saved_source_reg[1] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_source_reg[2]_i_7 
       (.I0(\saved_source[2]_i_14_n_0 ),
        .I1(\ram_tl_state_source_reg[3]_0 ),
        .O(\saved_source_reg[2] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_source_reg[3]_i_11 
       (.I0(\saved_source[3]_i_14_n_0 ),
        .I1(\ram_tl_state_source_reg[4]_0 ),
        .O(\saved_source_reg[3] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_source_reg[4]_i_11 
       (.I0(\saved_source[4]_i_14_n_0 ),
        .I1(\ram_tl_state_source_reg[5]_0 ),
        .O(\saved_source_reg[4] ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_source_reg[5]_i_11 
       (.I0(\saved_source[5]_i_14_n_0 ),
        .I1(\ram_tl_state_source_reg[6]_0 ),
        .O(\saved_source_reg[5] ),
        .S(io_axi4_0_bid[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_138
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_139
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_141
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_142
   (maybe_full_reg_0,
    queue_arw_deq_io_deq_ready,
    \ram_wen_reg[0] ,
    d_sel_shiftAmount,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[0] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \saved_opcode_reg[1] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    io_axi4_0_awready,
    queue_arw_deq_io_deq_bits_wen,
    io_axi4_0_arready,
    maybe_full_reg_3,
    xbar_auto_out_0_d_bits_opcode,
    axi4yank_1_auto_in_recho_extra_id,
    maybe_full_reg_4,
    \ram_id_reg[3] ,
    maybe_full_reg_5,
    \ram_id_reg[2] ,
    maybe_full_reg_6,
    maybe_full_reg_7,
    maybe_full_reg_8,
    \ram_id_reg[1] ,
    \ram_id_reg[0] ,
    maybe_full_reg_9,
    \ram_extra_id_reg[0]_0 ,
    io_axi4_0_bid,
    \deq_ptr_value_reg[4] ,
    \deq_ptr_value_reg[4]_0 ,
    Q,
    \ram_tl_state_size_reg[2]_0 ,
    \ram_tl_state_size_reg[2]_1 ,
    \ram_tl_state_source_reg[6]_0 ,
    \ram_tl_state_source_reg[6]_1 ,
    \ram_tl_state_source_reg[6]_2 ,
    \ram_extra_id_reg[0]_1 ,
    \ram_extra_id_reg[0]_2 ,
    \ram_extra_id_reg[0]_3 ,
    D,
    io_enq_bits_tl_state_source);
  output maybe_full_reg_0;
  output queue_arw_deq_io_deq_ready;
  output \ram_wen_reg[0] ;
  output [0:0]d_sel_shiftAmount;
  output \saved_size_reg[2] ;
  output \saved_size_reg[1] ;
  output \saved_size_reg[0] ;
  output \saved_source_reg[5] ;
  output \saved_source_reg[4] ;
  output \saved_source_reg[3] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \saved_opcode_reg[1] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input io_axi4_0_awready;
  input queue_arw_deq_io_deq_bits_wen;
  input io_axi4_0_arready;
  input maybe_full_reg_3;
  input [0:0]xbar_auto_out_0_d_bits_opcode;
  input axi4yank_1_auto_in_recho_extra_id;
  input maybe_full_reg_4;
  input \ram_id_reg[3] ;
  input maybe_full_reg_5;
  input \ram_id_reg[2] ;
  input maybe_full_reg_6;
  input maybe_full_reg_7;
  input maybe_full_reg_8;
  input \ram_id_reg[1] ;
  input \ram_id_reg[0] ;
  input maybe_full_reg_9;
  input \ram_extra_id_reg[0]_0 ;
  input [3:0]io_axi4_0_bid;
  input \deq_ptr_value_reg[4] ;
  input \deq_ptr_value_reg[4]_0 ;
  input [2:0]Q;
  input [2:0]\ram_tl_state_size_reg[2]_0 ;
  input [2:0]\ram_tl_state_size_reg[2]_1 ;
  input [6:0]\ram_tl_state_source_reg[6]_0 ;
  input [6:0]\ram_tl_state_source_reg[6]_1 ;
  input [6:0]\ram_tl_state_source_reg[6]_2 ;
  input \ram_extra_id_reg[0]_1 ;
  input \ram_extra_id_reg[0]_2 ;
  input \ram_extra_id_reg[0]_3 ;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire axi4yank_1_auto_in_becho_extra_id;
  wire axi4yank_1_auto_in_recho_extra_id;
  wire clk;
  wire \count_7[1]_i_11_n_0 ;
  wire [0:0]d_sel_shiftAmount;
  wire \deq_ptr_value_reg[4] ;
  wire \deq_ptr_value_reg[4]_0 ;
  wire io_axi4_0_arready;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid_INST_0_i_4_n_0;
  wire [3:0]io_axi4_0_bid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire maybe_full_reg_4;
  wire maybe_full_reg_5;
  wire maybe_full_reg_6;
  wire maybe_full_reg_7;
  wire maybe_full_reg_8;
  wire maybe_full_reg_9;
  wire queue_arw_deq_io_deq_bits_wen;
  wire queue_arw_deq_io_deq_ready;
  wire \ram_extra_id_reg[0]_0 ;
  wire \ram_extra_id_reg[0]_1 ;
  wire \ram_extra_id_reg[0]_2 ;
  wire \ram_extra_id_reg[0]_3 ;
  wire \ram_extra_id_reg_n_0_[0] ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_id_reg[2] ;
  wire \ram_id_reg[3] ;
  wire [2:0]\ram_tl_state_size_reg[2]_0 ;
  wire [2:0]\ram_tl_state_size_reg[2]_1 ;
  wire \ram_tl_state_size_reg_n_0_[0] ;
  wire \ram_tl_state_size_reg_n_0_[1] ;
  wire \ram_tl_state_size_reg_n_0_[2] ;
  wire [6:0]\ram_tl_state_source_reg[6]_0 ;
  wire [6:0]\ram_tl_state_source_reg[6]_1 ;
  wire [6:0]\ram_tl_state_source_reg[6]_2 ;
  wire \ram_tl_state_source_reg_n_0_[0] ;
  wire \ram_tl_state_source_reg_n_0_[1] ;
  wire \ram_tl_state_source_reg_n_0_[2] ;
  wire \ram_tl_state_source_reg_n_0_[3] ;
  wire \ram_tl_state_source_reg_n_0_[4] ;
  wire \ram_tl_state_source_reg_n_0_[5] ;
  wire \ram_tl_state_source_reg_n_0_[6] ;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire \saved_opcode_reg[1] ;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[2] ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[5] ;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \count_7[1]_i_11 
       (.I0(\ram_extra_id_reg_n_0_[0] ),
        .I1(\ram_extra_id_reg[0]_1 ),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_extra_id_reg[0]_2 ),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_extra_id_reg[0]_3 ),
        .O(\count_7[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \count_7[1]_i_9 
       (.I0(\count_7[1]_i_11_n_0 ),
        .I1(\ram_extra_id_reg[0]_0 ),
        .I2(io_axi4_0_bid[3]),
        .I3(\deq_ptr_value_reg[4] ),
        .I4(io_axi4_0_bid[2]),
        .I5(\deq_ptr_value_reg[4]_0 ),
        .O(axi4yank_1_auto_in_becho_extra_id));
  MUXF7 \count_7_reg[1]_i_7 
       (.I0(axi4yank_1_auto_in_becho_extra_id),
        .I1(axi4yank_1_auto_in_recho_extra_id),
        .O(d_sel_shiftAmount),
        .S(xbar_auto_out_0_d_bits_opcode));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    io_axi4_0_awvalid_INST_0_i_2
       (.I0(io_axi4_0_awvalid_INST_0_i_4_n_0),
        .I1(maybe_full_reg_4),
        .I2(\ram_id_reg[3] ),
        .I3(maybe_full_reg_5),
        .I4(\ram_id_reg[2] ),
        .I5(maybe_full_reg_6),
        .O(\ram_wen_reg[0] ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    io_axi4_0_awvalid_INST_0_i_4
       (.I0(maybe_full_reg_0),
        .I1(maybe_full_reg_7),
        .I2(maybe_full_reg_8),
        .I3(\ram_id_reg[1] ),
        .I4(\ram_id_reg[0] ),
        .I5(maybe_full_reg_9),
        .O(io_axi4_0_awvalid_INST_0_i_4_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(\ram_extra_id_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \ram_id[4]_i_3 
       (.I0(io_axi4_0_awready),
        .I1(\ram_wen_reg[0] ),
        .I2(queue_arw_deq_io_deq_bits_wen),
        .I3(io_axi4_0_arready),
        .I4(maybe_full_reg_3),
        .O(queue_arw_deq_io_deq_ready));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_22 
       (.I0(\ram_tl_state_source_reg_n_0_[0] ),
        .I1(\ram_tl_state_source_reg[6]_0 [0]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [0]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [0]),
        .O(\saved_opcode_reg[1] ));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(\ram_tl_state_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(\ram_tl_state_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(\ram_tl_state_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\ram_tl_state_source_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\ram_tl_state_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\ram_tl_state_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\ram_tl_state_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\ram_tl_state_source_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\ram_tl_state_source_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\ram_tl_state_source_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_16 
       (.I0(\ram_tl_state_size_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_size_reg[2]_0 [0]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_size_reg[2]_1 [0]),
        .O(\saved_size_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_16 
       (.I0(\ram_tl_state_size_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_size_reg[2]_0 [1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_size_reg[2]_1 [1]),
        .O(\saved_size_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_16 
       (.I0(\ram_tl_state_size_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_size_reg[2]_0 [2]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_size_reg[2]_1 [2]),
        .O(\saved_size_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_15 
       (.I0(\ram_tl_state_source_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[6]_0 [1]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [1]),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_15 
       (.I0(\ram_tl_state_source_reg_n_0_[2] ),
        .I1(\ram_tl_state_source_reg[6]_0 [2]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [2]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [2]),
        .O(\saved_source_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_15 
       (.I0(\ram_tl_state_source_reg_n_0_[3] ),
        .I1(\ram_tl_state_source_reg[6]_0 [3]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [3]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [3]),
        .O(\saved_source_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_15 
       (.I0(\ram_tl_state_source_reg_n_0_[4] ),
        .I1(\ram_tl_state_source_reg[6]_0 [4]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [4]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [4]),
        .O(\saved_source_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_15 
       (.I0(\ram_tl_state_source_reg_n_0_[5] ),
        .I1(\ram_tl_state_source_reg[6]_0 [5]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [5]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [5]),
        .O(\saved_source_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_15 
       (.I0(\ram_tl_state_source_reg_n_0_[6] ),
        .I1(\ram_tl_state_source_reg[6]_0 [6]),
        .I2(io_axi4_0_bid[1]),
        .I3(\ram_tl_state_source_reg[6]_1 [6]),
        .I4(io_axi4_0_bid[0]),
        .I5(\ram_tl_state_source_reg[6]_2 [6]),
        .O(\saved_source_reg[5] ));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_146
   (ram_extra_id,
    maybe_full,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[0] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \saved_opcode_reg[1] ,
    maybe_full_reg_0,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_1,
    QueueCompatibility_6_io_deq_bits_tl_state_size,
    io_axi4_0_rid,
    QueueCompatibility_5_io_deq_bits_tl_state_size,
    QueueCompatibility_4_io_deq_bits_tl_state_size,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    \deq_ptr_value_reg[4] ,
    \deq_ptr_value_reg[4]_0 ,
    D,
    io_enq_bits_tl_state_source);
  output ram_extra_id;
  output maybe_full;
  output \saved_size_reg[2] ;
  output \saved_size_reg[1] ;
  output \saved_size_reg[0] ;
  output \saved_source_reg[5] ;
  output \saved_source_reg[4] ;
  output \saved_source_reg[3] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \saved_opcode_reg[1] ;
  input [0:0]maybe_full_reg_0;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_1;
  input [2:0]QueueCompatibility_6_io_deq_bits_tl_state_size;
  input [1:0]io_axi4_0_rid;
  input [2:0]QueueCompatibility_5_io_deq_bits_tl_state_size;
  input [2:0]QueueCompatibility_4_io_deq_bits_tl_state_size;
  input [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input [6:0]\deq_ptr_value_reg[4] ;
  input [6:0]\deq_ptr_value_reg[4]_0 ;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]QueueCompatibility_4_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_5_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_6_io_deq_bits_tl_state_size;
  wire clk;
  wire [6:0]\deq_ptr_value_reg[4] ;
  wire [6:0]\deq_ptr_value_reg[4]_0 ;
  wire [1:0]io_axi4_0_rid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire [0:0]maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire ram_extra_id;
  wire [2:0]ram_tl_state_size;
  wire [6:0]ram_tl_state_source;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire \saved_opcode_reg[1] ;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[2] ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_1),
        .Q(maybe_full),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_extra_id),
        .Q(ram_extra_id),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_16 
       (.I0(ram_tl_state_source[0]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [0]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [0]),
        .O(\saved_opcode_reg[1] ));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[0]),
        .Q(ram_tl_state_size[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[1]),
        .Q(ram_tl_state_size[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[2]),
        .Q(ram_tl_state_size[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(ram_tl_state_source[0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(ram_tl_state_source[1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(ram_tl_state_source[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(ram_tl_state_source[3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(ram_tl_state_source[4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(ram_tl_state_source[5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(ram_tl_state_source[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_10 
       (.I0(ram_tl_state_size[0]),
        .I1(QueueCompatibility_6_io_deq_bits_tl_state_size[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(QueueCompatibility_5_io_deq_bits_tl_state_size[0]),
        .I4(io_axi4_0_rid[0]),
        .I5(QueueCompatibility_4_io_deq_bits_tl_state_size[0]),
        .O(\saved_size_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_10 
       (.I0(ram_tl_state_size[1]),
        .I1(QueueCompatibility_6_io_deq_bits_tl_state_size[1]),
        .I2(io_axi4_0_rid[1]),
        .I3(QueueCompatibility_5_io_deq_bits_tl_state_size[1]),
        .I4(io_axi4_0_rid[0]),
        .I5(QueueCompatibility_4_io_deq_bits_tl_state_size[1]),
        .O(\saved_size_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_10 
       (.I0(ram_tl_state_size[2]),
        .I1(QueueCompatibility_6_io_deq_bits_tl_state_size[2]),
        .I2(io_axi4_0_rid[1]),
        .I3(QueueCompatibility_5_io_deq_bits_tl_state_size[2]),
        .I4(io_axi4_0_rid[0]),
        .I5(QueueCompatibility_4_io_deq_bits_tl_state_size[2]),
        .O(\saved_size_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_9 
       (.I0(ram_tl_state_source[1]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[1]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [1]),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_9 
       (.I0(ram_tl_state_source[2]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[2]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [2]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [2]),
        .O(\saved_source_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_9 
       (.I0(ram_tl_state_source[3]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[3]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [3]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [3]),
        .O(\saved_source_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_9 
       (.I0(ram_tl_state_source[4]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[4]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [4]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [4]),
        .O(\saved_source_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_9 
       (.I0(ram_tl_state_source[5]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[5]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [5]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [5]),
        .O(\saved_source_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_9 
       (.I0(ram_tl_state_source[6]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[6]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4] [6]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_0 [6]),
        .O(\saved_source_reg[5] ));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_147
   (count_9_reg,
    \ram_extra_id_reg[0]_0 ,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_0,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_1,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output \ram_extra_id_reg[0]_0 ;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_0;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_1;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire [0:0]maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire \ram_extra_id_reg[0]_0 ;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_1),
        .Q(\ram_extra_id_reg[0]_0 ),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_11_148
   (count_9_reg,
    maybe_full_reg_0,
    Q,
    \saved_source_reg[5] ,
    maybe_full_reg_1,
    io_enq_bits_extra_id,
    clk,
    resetn,
    maybe_full_reg_2,
    D,
    io_enq_bits_tl_state_source);
  output count_9_reg;
  output maybe_full_reg_0;
  output [2:0]Q;
  output [6:0]\saved_source_reg[5] ;
  input [0:0]maybe_full_reg_1;
  input io_enq_bits_extra_id;
  input clk;
  input resetn;
  input maybe_full_reg_2;
  input [2:0]D;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [2:0]Q;
  wire clk;
  wire count_9_reg;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire resetn;
  wire [6:0]\saved_source_reg[5] ;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_2),
        .Q(maybe_full_reg_0),
        .R(resetn));
  FDRE \ram_extra_id_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_extra_id),
        .Q(count_9_reg),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_tl_state_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(io_enq_bits_tl_state_source[6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_149
   (deq_ptr_value_0,
    axi4yank_auto_in_becho_real_last,
    clk,
    \ram_id_reg[0] ,
    \deq_ptr_value_reg[0]_0 ,
    ram_real_last_io_deq_bits_MPORT_data,
    resetn,
    \deq_ptr_value_reg[1]_0 ,
    \deq_ptr_value_reg[1]_1 );
  output [1:0]deq_ptr_value_0;
  output axi4yank_auto_in_becho_real_last;
  input clk;
  input \ram_id_reg[0] ;
  input \deq_ptr_value_reg[0]_0 ;
  input ram_real_last_io_deq_bits_MPORT_data;
  input resetn;
  input \deq_ptr_value_reg[1]_0 ;
  input \deq_ptr_value_reg[1]_1 ;

  wire axi4yank_auto_in_becho_real_last;
  wire clk;
  wire [1:0]deq_ptr_value_0;
  wire \deq_ptr_value_reg[0]_0 ;
  wire \deq_ptr_value_reg[1]_0 ;
  wire \deq_ptr_value_reg[1]_1 ;
  wire \ram_id_reg[0] ;
  wire ram_real_last_io_deq_bits_MPORT_data;
  wire ram_real_last_io_deq_bits_MPORT_data_0;
  wire resetn;
  wire NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF1FFF1FFF1FFF100)) 
    \deq_ptr_value[1]_i_3 
       (.I0(deq_ptr_value_0[1]),
        .I1(deq_ptr_value_0[0]),
        .I2(ram_real_last_io_deq_bits_MPORT_data_0),
        .I3(\ram_id_reg[0] ),
        .I4(\deq_ptr_value_reg[0]_0 ),
        .I5(ram_real_last_io_deq_bits_MPORT_data),
        .O(axi4yank_auto_in_becho_real_last));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\deq_ptr_value_reg[1]_1 ),
        .Q(deq_ptr_value_0[0]),
        .R(resetn));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\deq_ptr_value_reg[1]_0 ),
        .Q(deq_ptr_value_0[1]),
        .R(resetn));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_real_last_reg_0_3_0_0
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(1'b1),
        .DPO(ram_real_last_io_deq_bits_MPORT_data_0),
        .DPRA0(deq_ptr_value_0[0]),
        .DPRA1(deq_ptr_value_0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_real_last_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4
   (QueueCompatibility_io_deq_bits_tl_state_size,
    Q,
    \deq_ptr_value_reg[0]_0 ,
    QueueCompatibility_io_deq_bits_extra_id,
    \enq_ptr_value_reg[4]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    E,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_1 ,
    \enq_ptr_value_reg[4]_2 ,
    resetn_0,
    resetn,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    \b_delay_reg[0] ,
    io_enq_bits_tl_state_source);
  output [2:0]QueueCompatibility_io_deq_bits_tl_state_size;
  output [0:0]Q;
  output \deq_ptr_value_reg[0]_0 ;
  output QueueCompatibility_io_deq_bits_extra_id;
  output \enq_ptr_value_reg[4]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input [0:0]E;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_1 ;
  input \enq_ptr_value_reg[4]_2 ;
  input resetn_0;
  input resetn;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input \b_delay_reg[0] ;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire QueueCompatibility_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \deq_ptr_value[0]_i_1__12_n_0 ;
  wire \deq_ptr_value[0]_i_4_n_0 ;
  wire \deq_ptr_value[0]_i_5_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[0]_0 ;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1_n_0 ;
  wire \enq_ptr_value[4]_i_3_n_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire \enq_ptr_value_reg[4]_2 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__5_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire ram_tl_state_size_reg_0_31_0_3_i_6_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_31 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .O(QueueCompatibility_io_deq_bits_extra_id));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__12 
       (.I0(\deq_ptr_value[0]_i_4_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \deq_ptr_value[0]_i_2__12 
       (.I0(\deq_ptr_value[0]_i_5_n_0 ),
        .I1(maybe_full),
        .I2(\deq_ptr_value_reg[0]_0 ),
        .I3(\b_delay_reg[0] ),
        .I4(io_axi4_0_rid[0]),
        .I5(io_axi4_0_rid[1]),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__6 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_6_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \deq_ptr_value[0]_i_6__3 
       (.I0(io_axi4_0_rid[2]),
        .I1(io_axi4_0_rid[3]),
        .I2(io_axi4_0_rlast),
        .O(\deq_ptr_value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__6 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__6 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__6 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__6 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__12_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__12_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__12_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__12_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1 
       (.I0(\enq_ptr_value[4]_i_3_n_0 ),
        .I1(E),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \enq_ptr_value[4]_i_3 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(Q),
        .I4(enq_ptr_value_reg__0[3]),
        .O(\enq_ptr_value[4]_i_3_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_value_T_1[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(E),
        .D(_value_T_1[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_value_T_1[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(E),
        .D(_value_T_1[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(E),
        .D(_value_T_1[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__5
       (.I0(do_deq),
        .I1(E),
        .I2(maybe_full),
        .O(maybe_full_i_1__5_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__5_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(E));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_5
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_6_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_6
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(E));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_119
   (QueueCompatibility_1_io_deq_bits_tl_state_size,
    Q,
    count_9_reg,
    \enq_ptr_value_reg[4]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    maybe_full_reg_0,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_1 ,
    \enq_ptr_value_reg[4]_2 ,
    resetn_0,
    resetn,
    \b_delay_reg[0] ,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    \deq_ptr_value_reg[4]_0 ,
    QueueCompatibility_io_deq_bits_extra_id,
    io_enq_bits_tl_state_source);
  output [2:0]QueueCompatibility_1_io_deq_bits_tl_state_size;
  output [0:0]Q;
  output count_9_reg;
  output \enq_ptr_value_reg[4]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input maybe_full_reg_0;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_1 ;
  input \enq_ptr_value_reg[4]_2 ;
  input resetn_0;
  input resetn;
  input \b_delay_reg[0] ;
  input [1:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input \deq_ptr_value_reg[4]_0 ;
  input QueueCompatibility_io_deq_bits_extra_id;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire [2:0]QueueCompatibility_1_io_deq_bits_tl_state_size;
  wire QueueCompatibility_io_deq_bits_extra_id;
  wire [4:0]_value_T_1__0;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \count_7[1]_i_25_n_0 ;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__10_n_0 ;
  wire \deq_ptr_value[0]_i_4__0_n_0 ;
  wire \deq_ptr_value[0]_i_5__0_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[4]_0 ;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__0_n_0 ;
  wire \enq_ptr_value[4]_i_3__0_n_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire \enq_ptr_value_reg[4]_2 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__6_n_0;
  wire maybe_full_reg_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_7[1]_i_25 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .I3(io_axi4_0_rid[0]),
        .I4(QueueCompatibility_io_deq_bits_extra_id),
        .O(\count_7[1]_i_25_n_0 ));
  MUXF7 \count_7_reg[1]_i_18 
       (.I0(\count_7[1]_i_25_n_0 ),
        .I1(\deq_ptr_value_reg[4]_0 ),
        .O(count_9_reg),
        .S(io_axi4_0_rid[1]));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__10 
       (.I0(\deq_ptr_value[0]_i_4__0_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \deq_ptr_value[0]_i_2__10 
       (.I0(\deq_ptr_value[0]_i_5__0_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_rid[1]),
        .I5(io_axi4_0_rlast),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__7 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__0 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__0 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__7 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__7 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__7 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__7 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__10_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__10_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__10_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__10_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__0 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__0 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__0 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__0 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__0[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__0 
       (.I0(\enq_ptr_value[4]_i_3__0_n_0 ),
        .I1(maybe_full_reg_0),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__0 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \enq_ptr_value[4]_i_3__0 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(Q),
        .I4(enq_ptr_value_reg__0[3]),
        .O(\enq_ptr_value[4]_i_3__0_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__0[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__0_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__0[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__0_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__0[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__0_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__0[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__0_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__0[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__6
       (.I0(do_deq),
        .I1(maybe_full_reg_0),
        .I2(maybe_full),
        .O(maybe_full_i_1__6_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__6_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_1_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_1_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_3
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_4__0
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(deq_ptr_value_reg[1]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(deq_ptr_value_reg[2]),
        .I4(deq_ptr_value_reg[0]),
        .I5(enq_ptr_value_reg__0[0]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_125
   (QueueCompatibility_16_io_deq_bits_tl_state_size,
    Q,
    QueueCompatibility_16_io_deq_bits_extra_id,
    \deq_ptr_value_reg[0]_0 ,
    \enq_ptr_value_reg[0]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    do_enq_0,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[4]_1 ,
    resetn_0,
    resetn,
    io_axi4_0_bid,
    \b_delay_reg[0] ,
    io_enq_bits_tl_state_source);
  output [2:0]QueueCompatibility_16_io_deq_bits_tl_state_size;
  output [0:0]Q;
  output QueueCompatibility_16_io_deq_bits_extra_id;
  output \deq_ptr_value_reg[0]_0 ;
  output \enq_ptr_value_reg[0]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input do_enq_0;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_0 ;
  input \enq_ptr_value_reg[4]_1 ;
  input resetn_0;
  input resetn;
  input [3:0]io_axi4_0_bid;
  input \b_delay_reg[0] ;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire QueueCompatibility_16_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_16_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__6;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \deq_ptr_value[0]_i_1__5_n_0 ;
  wire \deq_ptr_value[0]_i_4__6_n_0 ;
  wire \deq_ptr_value[0]_i_5__6_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[0]_0 ;
  wire do_deq;
  wire do_enq_0;
  wire \enq_ptr_value[4]_i_1__6_n_0 ;
  wire \enq_ptr_value[4]_i_3__6_n_0 ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_bid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__14_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_28 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .O(QueueCompatibility_16_io_deq_bits_extra_id));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__5 
       (.I0(\deq_ptr_value[0]_i_4__6_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \deq_ptr_value[0]_i_2__5 
       (.I0(\deq_ptr_value[0]_i_5__6_n_0 ),
        .I1(maybe_full),
        .I2(io_axi4_0_bid[0]),
        .I3(io_axi4_0_bid[1]),
        .I4(\b_delay_reg[0] ),
        .I5(\deq_ptr_value_reg[0]_0 ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__6 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__6 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \deq_ptr_value[0]_i_6__2 
       (.I0(io_axi4_0_bid[3]),
        .I1(io_axi4_0_bid[2]),
        .O(\deq_ptr_value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__5_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__5_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__5_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__5_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__6 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__6 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__6 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__6 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__6[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__6 
       (.I0(\enq_ptr_value[4]_i_3__6_n_0 ),
        .I1(do_enq_0),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__6 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__6[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__6 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(Q),
        .O(\enq_ptr_value[4]_i_3__6_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_enq_0),
        .D(_value_T_1__6[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__6_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_enq_0),
        .D(_value_T_1__6[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__6_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_enq_0),
        .D(_value_T_1__6[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__6_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_enq_0),
        .D(_value_T_1__6[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__6_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_enq_0),
        .D(_value_T_1__6[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__14
       (.I0(do_deq),
        .I1(do_enq_0),
        .I2(maybe_full),
        .O(maybe_full_i_1__14_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__14_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_16_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_16_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__4
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__5
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(deq_ptr_value_reg[1]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(deq_ptr_value_reg[2]),
        .I4(deq_ptr_value_reg[0]),
        .I5(enq_ptr_value_reg__0[0]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_126
   (QueueCompatibility_17_io_deq_bits_tl_state_size,
    Q,
    count_9_reg,
    \enq_ptr_value_reg[0]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    do_enq_1,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[4]_1 ,
    resetn_0,
    resetn,
    \b_delay_reg[0] ,
    io_axi4_0_bid,
    \io_axi4_0_bid[2] ,
    \deq_ptr_value_reg[4]_0 ,
    QueueCompatibility_16_io_deq_bits_extra_id,
    io_enq_bits_tl_state_source);
  output [2:0]QueueCompatibility_17_io_deq_bits_tl_state_size;
  output [0:0]Q;
  output count_9_reg;
  output \enq_ptr_value_reg[0]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input do_enq_1;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_0 ;
  input \enq_ptr_value_reg[4]_1 ;
  input resetn_0;
  input resetn;
  input \b_delay_reg[0] ;
  input [1:0]io_axi4_0_bid;
  input \io_axi4_0_bid[2] ;
  input \deq_ptr_value_reg[4]_0 ;
  input QueueCompatibility_16_io_deq_bits_extra_id;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire QueueCompatibility_16_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_17_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__7;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \count_7[1]_i_21_n_0 ;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__3_n_0 ;
  wire \deq_ptr_value[0]_i_4__7_n_0 ;
  wire \deq_ptr_value[0]_i_5__7_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[4]_0 ;
  wire do_deq;
  wire do_enq_1;
  wire \enq_ptr_value[4]_i_1__5_n_0 ;
  wire \enq_ptr_value[4]_i_3__7_n_0 ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_bid;
  wire \io_axi4_0_bid[2] ;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__13_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_7[1]_i_21 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .I3(io_axi4_0_bid[0]),
        .I4(QueueCompatibility_16_io_deq_bits_extra_id),
        .O(\count_7[1]_i_21_n_0 ));
  MUXF7 \count_7_reg[1]_i_14 
       (.I0(\count_7[1]_i_21_n_0 ),
        .I1(\deq_ptr_value_reg[4]_0 ),
        .O(count_9_reg),
        .S(io_axi4_0_bid[1]));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__3 
       (.I0(\deq_ptr_value[0]_i_4__7_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \deq_ptr_value[0]_i_2__3 
       (.I0(\deq_ptr_value[0]_i_5__7_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\io_axi4_0_bid[2] ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__0 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__7 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__7_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__7 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__0 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__0 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__0 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__0 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__3_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__3_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__3_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__3_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__7 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__7 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__7 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__7 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__7[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__5 
       (.I0(\enq_ptr_value[4]_i_3__7_n_0 ),
        .I1(do_enq_1),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__7 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__7[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__7 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(Q),
        .O(\enq_ptr_value[4]_i_3__7_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_enq_1),
        .D(_value_T_1__7[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__5_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_enq_1),
        .D(_value_T_1__7[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__5_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_enq_1),
        .D(_value_T_1__7[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__5_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_enq_1),
        .D(_value_T_1__7[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__5_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_enq_1),
        .D(_value_T_1__7[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__13
       (.I0(do_deq),
        .I1(do_enq_1),
        .I2(maybe_full),
        .O(maybe_full_i_1__13_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__13_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_17_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_17_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_1));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__5
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__6
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_1));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_127
   (QueueCompatibility_18_io_deq_bits_tl_state_size,
    Q,
    QueueCompatibility_18_io_deq_bits_extra_id,
    \enq_ptr_value_reg[0]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    do_enq_2,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[4]_1 ,
    resetn_0,
    resetn,
    \b_delay_reg[0] ,
    io_axi4_0_bid,
    \io_axi4_0_bid[2] ,
    io_enq_bits_tl_state_source);
  output [2:0]QueueCompatibility_18_io_deq_bits_tl_state_size;
  output [0:0]Q;
  output QueueCompatibility_18_io_deq_bits_extra_id;
  output \enq_ptr_value_reg[0]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input do_enq_2;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_0 ;
  input \enq_ptr_value_reg[4]_1 ;
  input resetn_0;
  input resetn;
  input \b_delay_reg[0] ;
  input [1:0]io_axi4_0_bid;
  input \io_axi4_0_bid[2] ;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire QueueCompatibility_18_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_18_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__8;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \deq_ptr_value[0]_i_1__1_n_0 ;
  wire \deq_ptr_value[0]_i_4__8_n_0 ;
  wire \deq_ptr_value[0]_i_5__8_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire do_deq;
  wire do_enq_2;
  wire \enq_ptr_value[4]_i_1__4_n_0 ;
  wire \enq_ptr_value[4]_i_3__8_n_0 ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_bid;
  wire \io_axi4_0_bid[2] ;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__12_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_29 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .O(QueueCompatibility_18_io_deq_bits_extra_id));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__1 
       (.I0(\deq_ptr_value[0]_i_4__8_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \deq_ptr_value[0]_i_2__1 
       (.I0(\deq_ptr_value[0]_i_5__8_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_bid[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\io_axi4_0_bid[2] ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__1 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__8 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__8_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__8 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__1 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__1 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__1 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__1 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__1_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__1_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__1_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__1_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__8 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__8 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__8 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__8 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__8[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__4 
       (.I0(\enq_ptr_value[4]_i_3__8_n_0 ),
        .I1(do_enq_2),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__8 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__8[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__8 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(Q),
        .O(\enq_ptr_value[4]_i_3__8_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_enq_2),
        .D(_value_T_1__8[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__4_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_enq_2),
        .D(_value_T_1__8[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__4_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_enq_2),
        .D(_value_T_1__8[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__4_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_enq_2),
        .D(_value_T_1__8[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__4_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_enq_2),
        .D(_value_T_1__8[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__12
       (.I0(do_deq),
        .I1(do_enq_2),
        .I2(maybe_full),
        .O(maybe_full_i_1__12_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__12_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_18_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_18_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_2));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__6
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__7
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_2));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_128
   (Q,
    \cam_d_0_data_reg[63] ,
    \saved_source_reg[5] ,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \ram_wen_reg[0] ,
    \enq_ptr_value_reg[0]_0 ,
    count_9_reg,
    axi4yank_1_auto_in_becho_tl_state_size,
    clk,
    do_enq_3,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[4]_1 ,
    resetn_0,
    resetn,
    xbar_auto_out_0_d_bits_opcode,
    axi4yank_1_auto_in_recho_tl_state_source,
    muxStateEarly_0,
    \ram_source_reg[3] ,
    \cam_a_0_bits_source_reg[3] ,
    \ram_tl_state_source_reg[3] ,
    io_axi4_0_rid,
    \ram_tl_state_source_reg[3]_0 ,
    \ram_tl_state_source_reg[2] ,
    \ram_tl_state_source_reg[2]_0 ,
    \ram_tl_state_source_reg[1] ,
    \ram_tl_state_source_reg[1]_0 ,
    \b_delay_reg[0] ,
    io_axi4_0_bid,
    io_axi4_0_bid_2__s_port_,
    maybe_full_reg_0,
    \ram_id_reg[1] ,
    maybe_full_reg_1,
    \ram_id_reg[0] ,
    maybe_full_reg_2,
    QueueCompatibility_18_io_deq_bits_extra_id,
    \ram_tl_state_size_reg[2] ,
    \ram_tl_state_size_reg[2]_0 ,
    QueueCompatibility_18_io_deq_bits_tl_state_size,
    QueueCompatibility_17_io_deq_bits_tl_state_size,
    QueueCompatibility_16_io_deq_bits_tl_state_size,
    \ram_tl_state_size_reg[1] ,
    \ram_tl_state_size_reg[1]_0 ,
    \ram_tl_state_size_reg[0] ,
    \ram_tl_state_size_reg[0]_0 ,
    \ram_tl_state_source_reg[6] ,
    \ram_tl_state_source_reg[6]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    \deq_ptr_value_reg[4]_0 ,
    \deq_ptr_value_reg[4]_1 ,
    \ram_tl_state_source_reg[5] ,
    \ram_tl_state_source_reg[5]_0 ,
    \ram_tl_state_source_reg[4] ,
    \ram_tl_state_source_reg[4]_0 ,
    \ram_tl_state_source_reg[3]_1 ,
    \ram_tl_state_source_reg[3]_2 ,
    \ram_tl_state_source_reg[2]_1 ,
    \ram_tl_state_source_reg[2]_2 ,
    \ram_tl_state_source_reg[1]_1 ,
    \ram_tl_state_source_reg[1]_2 ,
    \ram_tl_state_source_reg[0] ,
    \ram_tl_state_source_reg[0]_0 ,
    io_enq_bits_tl_state_source);
  output [0:0]Q;
  output \cam_d_0_data_reg[63] ;
  output [3:0]\saved_source_reg[5] ;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \ram_wen_reg[0] ;
  output \enq_ptr_value_reg[0]_0 ;
  output count_9_reg;
  output [2:0]axi4yank_1_auto_in_becho_tl_state_size;
  input clk;
  input do_enq_3;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_0 ;
  input \enq_ptr_value_reg[4]_1 ;
  input resetn_0;
  input resetn;
  input [0:0]xbar_auto_out_0_d_bits_opcode;
  input [0:0]axi4yank_1_auto_in_recho_tl_state_source;
  input muxStateEarly_0;
  input \ram_source_reg[3] ;
  input [0:0]\cam_a_0_bits_source_reg[3] ;
  input \ram_tl_state_source_reg[3] ;
  input [0:0]io_axi4_0_rid;
  input \ram_tl_state_source_reg[3]_0 ;
  input \ram_tl_state_source_reg[2] ;
  input \ram_tl_state_source_reg[2]_0 ;
  input \ram_tl_state_source_reg[1] ;
  input \ram_tl_state_source_reg[1]_0 ;
  input \b_delay_reg[0] ;
  input [3:0]io_axi4_0_bid;
  input io_axi4_0_bid_2__s_port_;
  input maybe_full_reg_0;
  input \ram_id_reg[1] ;
  input maybe_full_reg_1;
  input \ram_id_reg[0] ;
  input maybe_full_reg_2;
  input QueueCompatibility_18_io_deq_bits_extra_id;
  input \ram_tl_state_size_reg[2] ;
  input \ram_tl_state_size_reg[2]_0 ;
  input [2:0]QueueCompatibility_18_io_deq_bits_tl_state_size;
  input [2:0]QueueCompatibility_17_io_deq_bits_tl_state_size;
  input [2:0]QueueCompatibility_16_io_deq_bits_tl_state_size;
  input \ram_tl_state_size_reg[1] ;
  input \ram_tl_state_size_reg[1]_0 ;
  input \ram_tl_state_size_reg[0] ;
  input \ram_tl_state_size_reg[0]_0 ;
  input \ram_tl_state_source_reg[6] ;
  input \ram_tl_state_source_reg[6]_0 ;
  input [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input [6:0]\deq_ptr_value_reg[4]_0 ;
  input [6:0]\deq_ptr_value_reg[4]_1 ;
  input \ram_tl_state_source_reg[5] ;
  input \ram_tl_state_source_reg[5]_0 ;
  input \ram_tl_state_source_reg[4] ;
  input \ram_tl_state_source_reg[4]_0 ;
  input \ram_tl_state_source_reg[3]_1 ;
  input \ram_tl_state_source_reg[3]_2 ;
  input \ram_tl_state_source_reg[2]_1 ;
  input \ram_tl_state_source_reg[2]_2 ;
  input \ram_tl_state_source_reg[1]_1 ;
  input \ram_tl_state_source_reg[1]_2 ;
  input \ram_tl_state_source_reg[0] ;
  input \ram_tl_state_source_reg[0]_0 ;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire [2:0]QueueCompatibility_16_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_17_io_deq_bits_tl_state_size;
  wire QueueCompatibility_18_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_18_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_19_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_19_io_deq_bits_tl_state_source;
  wire [4:0]_value_T_1__9;
  wire [4:0]_value_T_3;
  wire [2:0]axi4yank_1_auto_in_becho_tl_state_size;
  wire [3:1]axi4yank_1_auto_in_becho_tl_state_source;
  wire [0:0]axi4yank_1_auto_in_recho_tl_state_source;
  wire \b_delay_reg[0] ;
  wire [0:0]\cam_a_0_bits_source_reg[3] ;
  wire \cam_d_0_data_reg[63] ;
  wire clk;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1_n_0 ;
  wire \deq_ptr_value[0]_i_4__9_n_0 ;
  wire \deq_ptr_value[0]_i_5__9_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire [6:0]\deq_ptr_value_reg[4]_0 ;
  wire [6:0]\deq_ptr_value_reg[4]_1 ;
  wire do_deq;
  wire do_enq_3;
  wire \enq_ptr_value[4]_i_1__3_n_0 ;
  wire \enq_ptr_value[4]_i_3__9_n_0 ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bid_2__s_net_1;
  wire [0:0]io_axi4_0_rid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__11_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire muxStateEarly_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_opcode[2]_i_19_n_0 ;
  wire \ram_opcode_reg[2]_i_17_n_0 ;
  wire \ram_source_reg[3] ;
  wire \ram_tl_state_size_reg[0] ;
  wire \ram_tl_state_size_reg[0]_0 ;
  wire \ram_tl_state_size_reg[1] ;
  wire \ram_tl_state_size_reg[1]_0 ;
  wire \ram_tl_state_size_reg[2] ;
  wire \ram_tl_state_size_reg[2]_0 ;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire \ram_tl_state_source_reg[0] ;
  wire \ram_tl_state_source_reg[0]_0 ;
  wire \ram_tl_state_source_reg[1] ;
  wire \ram_tl_state_source_reg[1]_0 ;
  wire \ram_tl_state_source_reg[1]_1 ;
  wire \ram_tl_state_source_reg[1]_2 ;
  wire \ram_tl_state_source_reg[2] ;
  wire \ram_tl_state_source_reg[2]_0 ;
  wire \ram_tl_state_source_reg[2]_1 ;
  wire \ram_tl_state_source_reg[2]_2 ;
  wire \ram_tl_state_source_reg[3] ;
  wire \ram_tl_state_source_reg[3]_0 ;
  wire \ram_tl_state_source_reg[3]_1 ;
  wire \ram_tl_state_source_reg[3]_2 ;
  wire \ram_tl_state_source_reg[4] ;
  wire \ram_tl_state_source_reg[4]_0 ;
  wire \ram_tl_state_source_reg[5] ;
  wire \ram_tl_state_source_reg[5]_0 ;
  wire \ram_tl_state_source_reg[6] ;
  wire \ram_tl_state_source_reg[6]_0 ;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire resetn_0;
  wire \saved_size[0]_i_13_n_0 ;
  wire \saved_size[1]_i_13_n_0 ;
  wire \saved_size[2]_i_13_n_0 ;
  wire \saved_size_reg[0]_i_11_n_0 ;
  wire \saved_size_reg[1]_i_11_n_0 ;
  wire \saved_size_reg[2]_i_11_n_0 ;
  wire \saved_source[0]_i_12_n_0 ;
  wire \saved_source[1]_i_12_n_0 ;
  wire \saved_source[2]_i_12_n_0 ;
  wire \saved_source[3]_i_12_n_0 ;
  wire \saved_source[4]_i_12_n_0 ;
  wire \saved_source[5]_i_12_n_0 ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[0]_i_6_n_0 ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[1]_i_6_n_0 ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[2]_i_6_n_0 ;
  wire \saved_source_reg[3]_i_10_n_0 ;
  wire \saved_source_reg[4]_i_10_n_0 ;
  wire [3:0]\saved_source_reg[5] ;
  wire \saved_source_reg[5]_i_10_n_0 ;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  assign io_axi4_0_bid_2__s_net_1 = io_axi4_0_bid_2__s_port_;
  LUT6 #(
    .INIT(64'hFFFFE20000001DFF)) 
    \cam_d_0_data[63]_i_7 
       (.I0(axi4yank_1_auto_in_becho_tl_state_source[3]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(axi4yank_1_auto_in_recho_tl_state_source),
        .I3(muxStateEarly_0),
        .I4(\ram_source_reg[3] ),
        .I5(\cam_a_0_bits_source_reg[3] ),
        .O(\cam_d_0_data_reg[63] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_7[1]_i_22 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .I3(io_axi4_0_bid[0]),
        .I4(QueueCompatibility_18_io_deq_bits_extra_id),
        .O(count_9_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1 
       (.I0(\deq_ptr_value[0]_i_4__9_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    \deq_ptr_value[0]_i_2 
       (.I0(\deq_ptr_value[0]_i_5__9_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(io_axi4_0_bid_2__s_net_1),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__2 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__9 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__9_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__9 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__2 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__2 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__2 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__2 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__9 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__9 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__9 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__9 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__9[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__3 
       (.I0(\enq_ptr_value[4]_i_3__9_n_0 ),
        .I1(do_enq_3),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__9 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__9[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__9 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(Q),
        .O(\enq_ptr_value[4]_i_3__9_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_enq_3),
        .D(_value_T_1__9[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__3_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_enq_3),
        .D(_value_T_1__9[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__3_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_enq_3),
        .D(_value_T_1__9[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__3_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_enq_3),
        .D(_value_T_1__9[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__3_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_enq_3),
        .D(_value_T_1__9[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    io_axi4_0_awvalid_INST_0_i_7
       (.I0(\enq_ptr_value_reg[0]_0 ),
        .I1(maybe_full_reg_0),
        .I2(\ram_id_reg[1] ),
        .I3(maybe_full_reg_1),
        .I4(\ram_id_reg[0] ),
        .I5(maybe_full_reg_2),
        .O(\ram_wen_reg[0] ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__11
       (.I0(do_deq),
        .I1(do_enq_3),
        .I2(maybe_full),
        .O(maybe_full_i_1__11_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__11_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_19 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[0]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[0]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [0]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [0]),
        .O(\ram_opcode[2]_i_19_n_0 ));
  MUXF8 \ram_opcode_reg[2]_i_12 
       (.I0(\ram_opcode_reg[2]_i_17_n_0 ),
        .I1(\ram_tl_state_source_reg[0] ),
        .O(\saved_source_reg[5] [0]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \ram_opcode_reg[2]_i_17 
       (.I0(\ram_opcode[2]_i_19_n_0 ),
        .I1(\ram_tl_state_source_reg[0]_0 ),
        .O(\ram_opcode_reg[2]_i_17_n_0 ),
        .S(io_axi4_0_bid[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_19_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_19_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_3));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__7
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__8
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(deq_ptr_value_reg[1]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(deq_ptr_value_reg[2]),
        .I4(deq_ptr_value_reg[0]),
        .I5(enq_ptr_value_reg__0[0]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_19_io_deq_bits_tl_state_source[1:0]),
        .DOB(QueueCompatibility_19_io_deq_bits_tl_state_source[3:2]),
        .DOC(QueueCompatibility_19_io_deq_bits_tl_state_source[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],QueueCompatibility_19_io_deq_bits_tl_state_source[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_13 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_size[0]),
        .I1(QueueCompatibility_18_io_deq_bits_tl_state_size[0]),
        .I2(io_axi4_0_bid[1]),
        .I3(QueueCompatibility_17_io_deq_bits_tl_state_size[0]),
        .I4(io_axi4_0_bid[0]),
        .I5(QueueCompatibility_16_io_deq_bits_tl_state_size[0]),
        .O(\saved_size[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_13 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_size[1]),
        .I1(QueueCompatibility_18_io_deq_bits_tl_state_size[1]),
        .I2(io_axi4_0_bid[1]),
        .I3(QueueCompatibility_17_io_deq_bits_tl_state_size[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(QueueCompatibility_16_io_deq_bits_tl_state_size[1]),
        .O(\saved_size[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_13 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_size[2]),
        .I1(QueueCompatibility_18_io_deq_bits_tl_state_size[2]),
        .I2(io_axi4_0_bid[1]),
        .I3(QueueCompatibility_17_io_deq_bits_tl_state_size[2]),
        .I4(io_axi4_0_bid[0]),
        .I5(QueueCompatibility_16_io_deq_bits_tl_state_size[2]),
        .O(\saved_size[2]_i_13_n_0 ));
  MUXF7 \saved_size_reg[0]_i_11 
       (.I0(\saved_size[0]_i_13_n_0 ),
        .I1(\ram_tl_state_size_reg[0]_0 ),
        .O(\saved_size_reg[0]_i_11_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_size_reg[0]_i_6 
       (.I0(\saved_size_reg[0]_i_11_n_0 ),
        .I1(\ram_tl_state_size_reg[0] ),
        .O(axi4yank_1_auto_in_becho_tl_state_size[0]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_size_reg[1]_i_11 
       (.I0(\saved_size[1]_i_13_n_0 ),
        .I1(\ram_tl_state_size_reg[1]_0 ),
        .O(\saved_size_reg[1]_i_11_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_size_reg[1]_i_6 
       (.I0(\saved_size_reg[1]_i_11_n_0 ),
        .I1(\ram_tl_state_size_reg[1] ),
        .O(axi4yank_1_auto_in_becho_tl_state_size[1]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_size_reg[2]_i_11 
       (.I0(\saved_size[2]_i_13_n_0 ),
        .I1(\ram_tl_state_size_reg[2]_0 ),
        .O(\saved_size_reg[2]_i_11_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_size_reg[2]_i_6 
       (.I0(\saved_size_reg[2]_i_11_n_0 ),
        .I1(\ram_tl_state_size_reg[2] ),
        .O(axi4yank_1_auto_in_becho_tl_state_size[2]),
        .S(io_axi4_0_bid[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_12 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[1]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[1]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [1]),
        .O(\saved_source[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \saved_source[0]_i_2 
       (.I0(axi4yank_1_auto_in_becho_tl_state_source[1]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(\ram_tl_state_source_reg[1] ),
        .I3(io_axi4_0_rid),
        .I4(\ram_tl_state_source_reg[1]_0 ),
        .I5(muxStateEarly_0),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_12 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[2]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[2]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [2]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [2]),
        .O(\saved_source[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \saved_source[1]_i_2 
       (.I0(axi4yank_1_auto_in_becho_tl_state_source[2]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(\ram_tl_state_source_reg[2] ),
        .I3(io_axi4_0_rid),
        .I4(\ram_tl_state_source_reg[2]_0 ),
        .I5(muxStateEarly_0),
        .O(\saved_source_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_12 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[3]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[3]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [3]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [3]),
        .O(\saved_source[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \saved_source[2]_i_2 
       (.I0(axi4yank_1_auto_in_becho_tl_state_source[3]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(\ram_tl_state_source_reg[3] ),
        .I3(io_axi4_0_rid),
        .I4(\ram_tl_state_source_reg[3]_0 ),
        .I5(muxStateEarly_0),
        .O(\saved_source_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_12 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[4]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[4]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [4]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [4]),
        .O(\saved_source[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_12 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[5]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[5]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [5]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [5]),
        .O(\saved_source[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_12 
       (.I0(QueueCompatibility_19_io_deq_bits_tl_state_source[6]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[6]),
        .I2(io_axi4_0_bid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [6]),
        .I4(io_axi4_0_bid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [6]),
        .O(\saved_source[5]_i_12_n_0 ));
  MUXF8 \saved_source_reg[0]_i_3 
       (.I0(\saved_source_reg[0]_i_6_n_0 ),
        .I1(\ram_tl_state_source_reg[1]_1 ),
        .O(axi4yank_1_auto_in_becho_tl_state_source[1]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_source_reg[0]_i_6 
       (.I0(\saved_source[0]_i_12_n_0 ),
        .I1(\ram_tl_state_source_reg[1]_2 ),
        .O(\saved_source_reg[0]_i_6_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_source_reg[1]_i_3 
       (.I0(\saved_source_reg[1]_i_6_n_0 ),
        .I1(\ram_tl_state_source_reg[2]_1 ),
        .O(axi4yank_1_auto_in_becho_tl_state_source[2]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_source_reg[1]_i_6 
       (.I0(\saved_source[1]_i_12_n_0 ),
        .I1(\ram_tl_state_source_reg[2]_2 ),
        .O(\saved_source_reg[1]_i_6_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_source_reg[2]_i_3 
       (.I0(\saved_source_reg[2]_i_6_n_0 ),
        .I1(\ram_tl_state_source_reg[3]_1 ),
        .O(axi4yank_1_auto_in_becho_tl_state_source[3]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_source_reg[2]_i_6 
       (.I0(\saved_source[2]_i_12_n_0 ),
        .I1(\ram_tl_state_source_reg[3]_2 ),
        .O(\saved_source_reg[2]_i_6_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF7 \saved_source_reg[3]_i_10 
       (.I0(\saved_source[3]_i_12_n_0 ),
        .I1(\ram_tl_state_source_reg[4]_0 ),
        .O(\saved_source_reg[3]_i_10_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_source_reg[3]_i_5 
       (.I0(\saved_source_reg[3]_i_10_n_0 ),
        .I1(\ram_tl_state_source_reg[4] ),
        .O(\saved_source_reg[5] [1]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_source_reg[4]_i_10 
       (.I0(\saved_source[4]_i_12_n_0 ),
        .I1(\ram_tl_state_source_reg[5]_0 ),
        .O(\saved_source_reg[4]_i_10_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_source_reg[4]_i_5 
       (.I0(\saved_source_reg[4]_i_10_n_0 ),
        .I1(\ram_tl_state_source_reg[5] ),
        .O(\saved_source_reg[5] [2]),
        .S(io_axi4_0_bid[3]));
  MUXF7 \saved_source_reg[5]_i_10 
       (.I0(\saved_source[5]_i_12_n_0 ),
        .I1(\ram_tl_state_source_reg[6]_0 ),
        .O(\saved_source_reg[5]_i_10_n_0 ),
        .S(io_axi4_0_bid[2]));
  MUXF8 \saved_source_reg[5]_i_5 
       (.I0(\saved_source_reg[5]_i_10_n_0 ),
        .I1(\ram_tl_state_source_reg[6] ),
        .O(\saved_source_reg[5] [3]),
        .S(io_axi4_0_bid[3]));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_129
   (QueueCompatibility_2_io_deq_bits_tl_state_size,
    Q,
    QueueCompatibility_2_io_deq_bits_extra_id,
    \enq_ptr_value_reg[4]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    maybe_full_reg_0,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_1 ,
    \enq_ptr_value_reg[4]_2 ,
    resetn_0,
    resetn,
    \b_delay_reg[0] ,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    io_enq_bits_tl_state_source);
  output [2:0]QueueCompatibility_2_io_deq_bits_tl_state_size;
  output [0:0]Q;
  output QueueCompatibility_2_io_deq_bits_extra_id;
  output \enq_ptr_value_reg[4]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input [0:0]maybe_full_reg_0;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_1 ;
  input \enq_ptr_value_reg[4]_2 ;
  input resetn_0;
  input resetn;
  input \b_delay_reg[0] ;
  input [1:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire QueueCompatibility_2_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_2_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__1;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \deq_ptr_value[0]_i_1__8_n_0 ;
  wire \deq_ptr_value[0]_i_4__1_n_0 ;
  wire \deq_ptr_value[0]_i_5__1_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__1_n_0 ;
  wire \enq_ptr_value[4]_i_3__1_n_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire \enq_ptr_value_reg[4]_2 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__7_n_0;
  wire [0:0]maybe_full_reg_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_32 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .O(QueueCompatibility_2_io_deq_bits_extra_id));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__8 
       (.I0(\deq_ptr_value[0]_i_4__1_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \deq_ptr_value[0]_i_2__8 
       (.I0(\deq_ptr_value[0]_i_5__1_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_rid[1]),
        .I4(io_axi4_0_rid[0]),
        .I5(io_axi4_0_rlast),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__8 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__1 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__1 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__8 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__8 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__8 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__8 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__8_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__8_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__8_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__8_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__1 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__1 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__1 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__1 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__1[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__1 
       (.I0(\enq_ptr_value[4]_i_3__1_n_0 ),
        .I1(maybe_full_reg_0),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__1 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__1 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(Q),
        .O(\enq_ptr_value[4]_i_3__1_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__1[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__1_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__1[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__1_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__1[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__1_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__1[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__1_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__1[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__7
       (.I0(do_deq),
        .I1(maybe_full_reg_0),
        .I2(maybe_full),
        .O(maybe_full_i_1__7_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__7_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_2_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_2_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__0
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_4__1
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_130
   (QueueCompatibility_20_io_deq_bits_tl_state_size,
    \enq_ptr_value_reg[4]_0 ,
    \deq_ptr_value_reg[0]_0 ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    QueueCompatibility_20_io_deq_bits_extra_id,
    clk,
    do_enq,
    D,
    resetn_0,
    resetn,
    \ram_id_reg[0] ,
    maybe_full_reg_0,
    io_axi4_0_bid,
    \b_delay_reg[0] ,
    io_enq_bits_tl_state_source,
    io_enq_bits_extra_id);
  output [2:0]QueueCompatibility_20_io_deq_bits_tl_state_size;
  output \enq_ptr_value_reg[4]_0 ;
  output \deq_ptr_value_reg[0]_0 ;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  output QueueCompatibility_20_io_deq_bits_extra_id;
  input clk;
  input do_enq;
  input [2:0]D;
  input resetn_0;
  input resetn;
  input \ram_id_reg[0] ;
  input maybe_full_reg_0;
  input [3:0]io_axi4_0_bid;
  input \b_delay_reg[0] ;
  input [6:0]io_enq_bits_tl_state_source;
  input io_enq_bits_extra_id;

  wire [2:0]D;
  wire QueueCompatibility_20_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_20_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__10;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \deq_ptr_value[0]_i_1__4_n_0 ;
  wire \deq_ptr_value[0]_i_4__10_n_0 ;
  wire \deq_ptr_value[0]_i_5__10_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[0]_0 ;
  wire do_deq;
  wire do_enq;
  wire \enq_ptr_value[4]_i_1__10_n_0 ;
  wire \enq_ptr_value[4]_i_3__10_n_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire [4:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_bid;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__42_n_0;
  wire maybe_full_reg_0;
  wire ram_extra_id_reg_0_15_0_0__0_i_1__10_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_i_1__10_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[0] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_27 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .O(QueueCompatibility_20_io_deq_bits_extra_id));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__4 
       (.I0(\deq_ptr_value[0]_i_4__10_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \deq_ptr_value[0]_i_2__4 
       (.I0(\deq_ptr_value[0]_i_5__10_n_0 ),
        .I1(maybe_full),
        .I2(io_axi4_0_bid[0]),
        .I3(io_axi4_0_bid[1]),
        .I4(\b_delay_reg[0] ),
        .I5(\deq_ptr_value_reg[0]_0 ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__3 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__10 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \deq_ptr_value[0]_i_5__10 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(deq_ptr_value_reg[4]),
        .I2(enq_ptr_value_reg__0[3]),
        .I3(deq_ptr_value_reg[3]),
        .I4(ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0),
        .O(\deq_ptr_value[0]_i_5__10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \deq_ptr_value[0]_i_7__0 
       (.I0(io_axi4_0_bid[3]),
        .I1(io_axi4_0_bid[2]),
        .O(\deq_ptr_value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__3 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__3 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__3 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__3 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__4_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__4_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__4_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__4_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__10 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__10 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__10 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__10 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__10[3]));
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \enq_ptr_value[4]_i_1__10 
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_0),
        .I2(\enq_ptr_value_reg[4]_0 ),
        .I3(\enq_ptr_value[4]_i_3__10_n_0 ),
        .I4(resetn),
        .O(\enq_ptr_value[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__10 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__10[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \enq_ptr_value[4]_i_3__10 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[4]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(\enq_ptr_value[4]_i_3__10_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__10[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__10_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__10[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__10_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__10[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__10_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__10[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__10_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__10[4]),
        .Q(enq_ptr_value_reg__0[4]),
        .R(\enq_ptr_value[4]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0008)) 
    maybe_full_i_1__42
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_0),
        .I2(\enq_ptr_value_reg[4]_0 ),
        .I3(do_deq),
        .I4(maybe_full),
        .O(maybe_full_i_1__42_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__42_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0_i_1__10_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0__0_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__10
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_0),
        .I2(\enq_ptr_value_reg[4]_0 ),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0__0_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_extra_id_reg_0_15_0_0_i_1__10
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_0),
        .I2(\enq_ptr_value_reg[4]_0 ),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0_i_1__10_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_20_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_20_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__9
       (.I0(maybe_full),
        .I1(ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0),
        .I2(deq_ptr_value_reg[3]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(deq_ptr_value_reg[4]),
        .I5(enq_ptr_value_reg__0[4]),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_4__4
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(deq_ptr_value_reg[1]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(deq_ptr_value_reg[2]),
        .I4(deq_ptr_value_reg[0]),
        .I5(enq_ptr_value_reg__0[0]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_131
   (QueueCompatibility_21_io_deq_bits_tl_state_size,
    \enq_ptr_value_reg[4]_0 ,
    count_9_reg,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    \deq_ptr_value_reg[4]_0 ,
    D,
    resetn_0,
    resetn,
    \ram_id_reg[1] ,
    maybe_full_reg_0,
    \b_delay_reg[0] ,
    io_axi4_0_bid,
    \io_axi4_0_bid[2] ,
    \ram_extra_id_reg[0] ,
    QueueCompatibility_20_io_deq_bits_extra_id,
    io_enq_bits_tl_state_source,
    io_enq_bits_extra_id);
  output [2:0]QueueCompatibility_21_io_deq_bits_tl_state_size;
  output \enq_ptr_value_reg[4]_0 ;
  output count_9_reg;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input \deq_ptr_value_reg[4]_0 ;
  input [2:0]D;
  input resetn_0;
  input resetn;
  input \ram_id_reg[1] ;
  input maybe_full_reg_0;
  input \b_delay_reg[0] ;
  input [1:0]io_axi4_0_bid;
  input \io_axi4_0_bid[2] ;
  input \ram_extra_id_reg[0] ;
  input QueueCompatibility_20_io_deq_bits_extra_id;
  input [6:0]io_enq_bits_tl_state_source;
  input io_enq_bits_extra_id;

  wire [2:0]D;
  wire QueueCompatibility_20_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_21_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__11;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \count_7[1]_i_19_n_0 ;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__2_n_0 ;
  wire \deq_ptr_value[0]_i_4__11_n_0 ;
  wire \deq_ptr_value[0]_i_5__11_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[4]_0 ;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__12_n_0 ;
  wire \enq_ptr_value[4]_i_3__11_n_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire [4:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_bid;
  wire \io_axi4_0_bid[2] ;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__44_n_0;
  wire maybe_full_reg_0;
  wire \ram_extra_id_reg[0] ;
  wire ram_extra_id_reg_0_15_0_0__0_i_1__12_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_i_1__12_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[1] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_7[1]_i_19 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .I3(io_axi4_0_bid[0]),
        .I4(QueueCompatibility_20_io_deq_bits_extra_id),
        .O(\count_7[1]_i_19_n_0 ));
  MUXF7 \count_7_reg[1]_i_13 
       (.I0(\count_7[1]_i_19_n_0 ),
        .I1(\ram_extra_id_reg[0] ),
        .O(count_9_reg),
        .S(io_axi4_0_bid[1]));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__2 
       (.I0(\deq_ptr_value[0]_i_4__11_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \deq_ptr_value[0]_i_2__2 
       (.I0(\deq_ptr_value[0]_i_5__11_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\io_axi4_0_bid[2] ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__4 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__11 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__11_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__11 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0),
        .I3(enq_ptr_value_reg__0[4]),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__4 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__4 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__4 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__4 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__2_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__2_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__2_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__2_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__11 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__11 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__11 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__11 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__11[3]));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \enq_ptr_value[4]_i_1__12 
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_0),
        .I3(\enq_ptr_value[4]_i_3__11_n_0 ),
        .I4(resetn),
        .O(\enq_ptr_value[4]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__11 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__11[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__11 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(enq_ptr_value_reg__0[4]),
        .O(\enq_ptr_value[4]_i_3__11_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__11[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__12_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__11[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__12_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__11[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__12_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__11[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__12_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__11[4]),
        .Q(enq_ptr_value_reg__0[4]),
        .R(\enq_ptr_value[4]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h20FF0020)) 
    maybe_full_i_1__44
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_0),
        .I3(do_deq),
        .I4(maybe_full),
        .O(maybe_full_i_1__44_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__44_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0_i_1__12_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0__0_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__12
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0__0_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_extra_id_reg_0_15_0_0_i_1__12
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0_i_1__12_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_21_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_21_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\deq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFFFFFFF)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__8
       (.I0(deq_ptr_value_reg[4]),
        .I1(enq_ptr_value_reg__0[4]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(deq_ptr_value_reg[3]),
        .I5(maybe_full),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__10
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__10_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\deq_ptr_value_reg[4]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\deq_ptr_value_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_132
   (QueueCompatibility_22_io_deq_bits_tl_state_size,
    \ram_wen_reg[0] ,
    count_9_reg,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    D,
    resetn_0,
    \ram_id_reg[0] ,
    maybe_full_reg_0,
    resetn,
    \b_delay_reg[0] ,
    io_axi4_0_bid,
    \io_axi4_0_bid[2] ,
    maybe_full_reg_1,
    \ram_id_reg[1] ,
    \ram_id_reg[0]_0 ,
    maybe_full_reg_2,
    QueueCompatibility_21_io_enq_ready,
    \ram_extra_id_reg[0] ,
    io_enq_bits_tl_state_source,
    io_enq_bits_extra_id);
  output [2:0]QueueCompatibility_22_io_deq_bits_tl_state_size;
  output \ram_wen_reg[0] ;
  output count_9_reg;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input [2:0]D;
  input resetn_0;
  input \ram_id_reg[0] ;
  input maybe_full_reg_0;
  input resetn;
  input \b_delay_reg[0] ;
  input [1:0]io_axi4_0_bid;
  input \io_axi4_0_bid[2] ;
  input maybe_full_reg_1;
  input \ram_id_reg[1] ;
  input \ram_id_reg[0]_0 ;
  input maybe_full_reg_2;
  input QueueCompatibility_21_io_enq_ready;
  input \ram_extra_id_reg[0] ;
  input [6:0]io_enq_bits_tl_state_source;
  input io_enq_bits_extra_id;

  wire [2:0]D;
  wire QueueCompatibility_21_io_enq_ready;
  wire [2:0]QueueCompatibility_22_io_deq_bits_tl_state_size;
  wire QueueCompatibility_22_io_enq_ready;
  wire [4:0]_value_T_1__12;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__0_n_0 ;
  wire \deq_ptr_value[0]_i_4__12_n_0 ;
  wire \deq_ptr_value[0]_i_5__12_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire do_deq;
  wire do_enq;
  wire \enq_ptr_value[4]_i_1__11_n_0 ;
  wire \enq_ptr_value[4]_i_3__12_n_0 ;
  wire [4:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_bid;
  wire \io_axi4_0_bid[2] ;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__43_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire \ram_extra_id_reg[0] ;
  wire ram_extra_id_reg_0_15_0_0__0_i_1__11_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_i_1__11_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[0]_0 ;
  wire \ram_id_reg[1] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \count_7[1]_i_20 
       (.I0(\ram_extra_id_reg[0] ),
        .I1(io_axi4_0_bid[0]),
        .I2(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I3(deq_ptr_value_reg[4]),
        .I4(ram_extra_id_reg_0_15_0_0_n_0),
        .O(count_9_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__0 
       (.I0(\deq_ptr_value[0]_i_4__12_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \deq_ptr_value[0]_i_2__0 
       (.I0(\deq_ptr_value[0]_i_5__12_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_bid[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\io_axi4_0_bid[2] ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__5 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__12 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__12_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__12 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0),
        .I3(enq_ptr_value_reg__0[4]),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__5 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__5 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__5 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__5 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__0_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__0_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__0_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__0_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__12 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__12 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__12 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__12 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__12[3]));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \enq_ptr_value[4]_i_1__11 
       (.I0(QueueCompatibility_22_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(\enq_ptr_value[4]_i_3__12_n_0 ),
        .I4(resetn),
        .O(\enq_ptr_value[4]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__12 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__12[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__12 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(enq_ptr_value_reg__0[4]),
        .O(\enq_ptr_value[4]_i_3__12_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__12[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__11_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__12[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__11_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__12[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__11_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__12[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__11_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_enq),
        .D(_value_T_1__12[4]),
        .Q(enq_ptr_value_reg__0[4]),
        .R(\enq_ptr_value[4]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hC05FC050CF5FCF50)) 
    io_axi4_0_awvalid_INST_0_i_6
       (.I0(QueueCompatibility_22_io_enq_ready),
        .I1(maybe_full_reg_1),
        .I2(\ram_id_reg[1] ),
        .I3(\ram_id_reg[0]_0 ),
        .I4(maybe_full_reg_2),
        .I5(QueueCompatibility_21_io_enq_ready),
        .O(\ram_wen_reg[0] ));
  LUT5 #(
    .INIT(32'h20FF0020)) 
    maybe_full_i_1__43
       (.I0(QueueCompatibility_22_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(do_deq),
        .I4(maybe_full),
        .O(maybe_full_i_1__43_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__43_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0_i_1__11_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0__0_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__11
       (.I0(QueueCompatibility_22_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0__0_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_extra_id_reg_0_15_0_0_i_1__11
       (.I0(QueueCompatibility_22_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0_i_1__11_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_22_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_22_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq));
  LUT3 #(
    .INIT(8'h20)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__3
       (.I0(QueueCompatibility_22_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .O(do_enq));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFFFFFFF)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__9
       (.I0(deq_ptr_value_reg[4]),
        .I1(enq_ptr_value_reg__0[4]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(deq_ptr_value_reg[3]),
        .I5(maybe_full),
        .O(QueueCompatibility_22_io_enq_ready));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__11
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(deq_ptr_value_reg[1]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(deq_ptr_value_reg[2]),
        .I4(deq_ptr_value_reg[0]),
        .I5(enq_ptr_value_reg__0[0]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__11_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(do_enq));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_140
   (Q,
    \ram_wen_reg[0] ,
    \enq_ptr_value_reg[4]_0 ,
    count_9_reg,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[0] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    axi4yank_1_auto_in_recho_tl_state_source,
    \saved_source_reg[2] ,
    \saved_source_reg[1] ,
    \saved_source_reg[0] ,
    \saved_opcode_reg[1] ,
    clk,
    maybe_full_reg_0,
    D,
    io_enq_bits_extra_id,
    \enq_ptr_value_reg[4]_1 ,
    \enq_ptr_value_reg[4]_2 ,
    resetn_0,
    resetn,
    \b_delay_reg[0] ,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    maybe_full_reg_1,
    \ram_id_reg[1] ,
    maybe_full_reg_2,
    \ram_id_reg[0] ,
    maybe_full_reg_3,
    QueueCompatibility_2_io_deq_bits_extra_id,
    \ram_tl_state_size_reg[2] ,
    QueueCompatibility_2_io_deq_bits_tl_state_size,
    QueueCompatibility_1_io_deq_bits_tl_state_size,
    QueueCompatibility_io_deq_bits_tl_state_size,
    \ram_tl_state_size_reg[1] ,
    \ram_tl_state_size_reg[0] ,
    \ram_tl_state_source_reg[6] ,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    \deq_ptr_value_reg[4]_0 ,
    \deq_ptr_value_reg[4]_1 ,
    \ram_tl_state_source_reg[5] ,
    \ram_tl_state_source_reg[4] ,
    \ram_tl_state_source_reg[3] ,
    \ram_tl_state_source_reg[3]_0 ,
    \ram_tl_state_source_reg[2] ,
    \ram_tl_state_source_reg[1] ,
    \ram_tl_state_source_reg[0] ,
    io_enq_bits_tl_state_source);
  output [0:0]Q;
  output \ram_wen_reg[0] ;
  output \enq_ptr_value_reg[4]_0 ;
  output count_9_reg;
  output \saved_size_reg[2] ;
  output \saved_size_reg[1] ;
  output \saved_size_reg[0] ;
  output \saved_source_reg[5] ;
  output \saved_source_reg[4] ;
  output \saved_source_reg[3] ;
  output [0:0]axi4yank_1_auto_in_recho_tl_state_source;
  output \saved_source_reg[2] ;
  output \saved_source_reg[1] ;
  output \saved_source_reg[0] ;
  output \saved_opcode_reg[1] ;
  input clk;
  input [0:0]maybe_full_reg_0;
  input [2:0]D;
  input io_enq_bits_extra_id;
  input \enq_ptr_value_reg[4]_1 ;
  input \enq_ptr_value_reg[4]_2 ;
  input resetn_0;
  input resetn;
  input \b_delay_reg[0] ;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input maybe_full_reg_1;
  input \ram_id_reg[1] ;
  input maybe_full_reg_2;
  input \ram_id_reg[0] ;
  input maybe_full_reg_3;
  input QueueCompatibility_2_io_deq_bits_extra_id;
  input \ram_tl_state_size_reg[2] ;
  input [2:0]QueueCompatibility_2_io_deq_bits_tl_state_size;
  input [2:0]QueueCompatibility_1_io_deq_bits_tl_state_size;
  input [2:0]QueueCompatibility_io_deq_bits_tl_state_size;
  input \ram_tl_state_size_reg[1] ;
  input \ram_tl_state_size_reg[0] ;
  input \ram_tl_state_source_reg[6] ;
  input [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input [6:0]\deq_ptr_value_reg[4]_0 ;
  input [6:0]\deq_ptr_value_reg[4]_1 ;
  input \ram_tl_state_source_reg[5] ;
  input \ram_tl_state_source_reg[4] ;
  input \ram_tl_state_source_reg[3] ;
  input \ram_tl_state_source_reg[3]_0 ;
  input \ram_tl_state_source_reg[2] ;
  input \ram_tl_state_source_reg[1] ;
  input \ram_tl_state_source_reg[0] ;
  input [6:0]io_enq_bits_tl_state_source;

  wire [2:0]D;
  wire [0:0]Q;
  wire [2:0]QueueCompatibility_1_io_deq_bits_tl_state_size;
  wire QueueCompatibility_2_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_2_io_deq_bits_tl_state_size;
  wire [2:0]QueueCompatibility_3_io_deq_bits_tl_state_size;
  wire [6:0]QueueCompatibility_3_io_deq_bits_tl_state_source;
  wire [2:0]QueueCompatibility_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__2;
  wire [4:0]_value_T_3;
  wire [0:0]axi4yank_1_auto_in_recho_tl_state_source;
  wire \b_delay_reg[0] ;
  wire clk;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__6_n_0 ;
  wire \deq_ptr_value[0]_i_4__2_n_0 ;
  wire \deq_ptr_value[0]_i_5__2_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire [6:0]\deq_ptr_value_reg[4]_0 ;
  wire [6:0]\deq_ptr_value_reg[4]_1 ;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__2_n_0 ;
  wire \enq_ptr_value[4]_i_3__2_n_0 ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire \enq_ptr_value_reg[4]_2 ;
  wire [3:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__8_n_0;
  wire [0:0]maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_opcode[2]_i_15_n_0 ;
  wire \ram_tl_state_size_reg[0] ;
  wire \ram_tl_state_size_reg[1] ;
  wire \ram_tl_state_size_reg[2] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire \ram_tl_state_source_reg[0] ;
  wire \ram_tl_state_source_reg[1] ;
  wire \ram_tl_state_source_reg[2] ;
  wire \ram_tl_state_source_reg[3] ;
  wire \ram_tl_state_source_reg[3]_0 ;
  wire \ram_tl_state_source_reg[4] ;
  wire \ram_tl_state_source_reg[5] ;
  wire \ram_tl_state_source_reg[6] ;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire resetn_0;
  wire \saved_opcode_reg[1] ;
  wire \saved_size[0]_i_9_n_0 ;
  wire \saved_size[1]_i_9_n_0 ;
  wire \saved_size[2]_i_9_n_0 ;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[2] ;
  wire \saved_source[0]_i_8_n_0 ;
  wire \saved_source[1]_i_8_n_0 ;
  wire \saved_source[2]_i_8_n_0 ;
  wire \saved_source[3]_i_8_n_0 ;
  wire \saved_source[4]_i_8_n_0 ;
  wire \saved_source[5]_i_8_n_0 ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[5] ;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  MUXF8 \cam_d_0_data_reg[63]_i_11 
       (.I0(\saved_source_reg[2] ),
        .I1(\ram_tl_state_source_reg[3] ),
        .O(axi4yank_1_auto_in_recho_tl_state_source),
        .S(io_axi4_0_rid[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_7[1]_i_26 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .I3(io_axi4_0_rid[0]),
        .I4(QueueCompatibility_2_io_deq_bits_extra_id),
        .O(count_9_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__6 
       (.I0(\deq_ptr_value[0]_i_4__2_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000000)) 
    \deq_ptr_value[0]_i_2__6 
       (.I0(\deq_ptr_value[0]_i_5__2_n_0 ),
        .I1(maybe_full),
        .I2(\b_delay_reg[0] ),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_rid[1]),
        .I5(io_axi4_0_rlast),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__9 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__2 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__2 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0),
        .I3(Q),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__9 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__9 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__9 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__9 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__6_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__6_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__6_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__6_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__2 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__2 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__2 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__2 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__2[3]));
  LUT3 #(
    .INIT(8'h4F)) 
    \enq_ptr_value[4]_i_1__2 
       (.I0(\enq_ptr_value[4]_i_3__2_n_0 ),
        .I1(maybe_full_reg_0),
        .I2(resetn),
        .O(\enq_ptr_value[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__2 
       (.I0(Q),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__2 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(Q),
        .O(\enq_ptr_value[4]_i_3__2_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__2[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__2_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__2[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__2_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__2[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__2_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__2[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__2_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_0),
        .D(_value_T_1__2[4]),
        .Q(Q),
        .R(\enq_ptr_value[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    io_axi4_0_arvalid_INST_0_i_6
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(maybe_full_reg_1),
        .I2(\ram_id_reg[1] ),
        .I3(maybe_full_reg_2),
        .I4(\ram_id_reg[0] ),
        .I5(maybe_full_reg_3),
        .O(\ram_wen_reg[0] ));
  LUT3 #(
    .INIT(8'hD4)) 
    maybe_full_i_1__8
       (.I0(do_deq),
        .I1(maybe_full_reg_0),
        .I2(maybe_full),
        .O(maybe_full_i_1__8_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__8_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_1 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(\enq_ptr_value_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_opcode[2]_i_15 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[0]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [0]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [0]),
        .O(\ram_opcode[2]_i_15_n_0 ));
  MUXF7 \ram_opcode_reg[2]_i_11 
       (.I0(\ram_opcode[2]_i_15_n_0 ),
        .I1(\ram_tl_state_source_reg[0] ),
        .O(\saved_opcode_reg[1] ),
        .S(io_axi4_0_rid[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_3_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_3_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__1
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(Q),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_4__2
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_3_io_deq_bits_tl_state_source[1:0]),
        .DOB(QueueCompatibility_3_io_deq_bits_tl_state_source[3:2]),
        .DOC(QueueCompatibility_3_io_deq_bits_tl_state_source[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD({Q,enq_ptr_value_reg__0}),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],QueueCompatibility_3_io_deq_bits_tl_state_source[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[0]_i_9 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_size[0]),
        .I1(QueueCompatibility_2_io_deq_bits_tl_state_size[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(QueueCompatibility_1_io_deq_bits_tl_state_size[0]),
        .I4(io_axi4_0_rid[0]),
        .I5(QueueCompatibility_io_deq_bits_tl_state_size[0]),
        .O(\saved_size[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[1]_i_9 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_size[1]),
        .I1(QueueCompatibility_2_io_deq_bits_tl_state_size[1]),
        .I2(io_axi4_0_rid[1]),
        .I3(QueueCompatibility_1_io_deq_bits_tl_state_size[1]),
        .I4(io_axi4_0_rid[0]),
        .I5(QueueCompatibility_io_deq_bits_tl_state_size[1]),
        .O(\saved_size[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_size[2]_i_9 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_size[2]),
        .I1(QueueCompatibility_2_io_deq_bits_tl_state_size[2]),
        .I2(io_axi4_0_rid[1]),
        .I3(QueueCompatibility_1_io_deq_bits_tl_state_size[2]),
        .I4(io_axi4_0_rid[0]),
        .I5(QueueCompatibility_io_deq_bits_tl_state_size[2]),
        .O(\saved_size[2]_i_9_n_0 ));
  MUXF7 \saved_size_reg[0]_i_5 
       (.I0(\saved_size[0]_i_9_n_0 ),
        .I1(\ram_tl_state_size_reg[0] ),
        .O(\saved_size_reg[0] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_size_reg[1]_i_5 
       (.I0(\saved_size[1]_i_9_n_0 ),
        .I1(\ram_tl_state_size_reg[1] ),
        .O(\saved_size_reg[1] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_size_reg[2]_i_5 
       (.I0(\saved_size[2]_i_9_n_0 ),
        .I1(\ram_tl_state_size_reg[2] ),
        .O(\saved_size_reg[2] ),
        .S(io_axi4_0_rid[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[0]_i_8 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[1]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[1]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [1]),
        .O(\saved_source[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[1]_i_8 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[2]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[2]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [2]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [2]),
        .O(\saved_source[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[2]_i_8 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[3]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[3]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [3]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [3]),
        .O(\saved_source[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[3]_i_8 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[4]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[4]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [4]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [4]),
        .O(\saved_source[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[4]_i_8 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[5]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[5]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [5]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [5]),
        .O(\saved_source[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \saved_source[5]_i_8 
       (.I0(QueueCompatibility_3_io_deq_bits_tl_state_source[6]),
        .I1(ram_tl_state_source_io_deq_bits_MPORT_data[6]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[4]_0 [6]),
        .I4(io_axi4_0_rid[0]),
        .I5(\deq_ptr_value_reg[4]_1 [6]),
        .O(\saved_source[5]_i_8_n_0 ));
  MUXF7 \saved_source_reg[0]_i_4 
       (.I0(\saved_source[0]_i_8_n_0 ),
        .I1(\ram_tl_state_source_reg[1] ),
        .O(\saved_source_reg[0] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[1]_i_4 
       (.I0(\saved_source[1]_i_8_n_0 ),
        .I1(\ram_tl_state_source_reg[2] ),
        .O(\saved_source_reg[1] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[2]_i_4 
       (.I0(\saved_source[2]_i_8_n_0 ),
        .I1(\ram_tl_state_source_reg[3]_0 ),
        .O(\saved_source_reg[2] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[3]_i_4 
       (.I0(\saved_source[3]_i_8_n_0 ),
        .I1(\ram_tl_state_source_reg[4] ),
        .O(\saved_source_reg[3] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[4]_i_4 
       (.I0(\saved_source[4]_i_8_n_0 ),
        .I1(\ram_tl_state_source_reg[5] ),
        .O(\saved_source_reg[4] ),
        .S(io_axi4_0_rid[2]));
  MUXF7 \saved_source_reg[5]_i_4 
       (.I0(\saved_source[5]_i_8_n_0 ),
        .I1(\ram_tl_state_source_reg[6] ),
        .O(\saved_source_reg[5] ),
        .S(io_axi4_0_rid[2]));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_143
   (QueueCompatibility_4_io_deq_bits_tl_state_size,
    maybe_full_reg_0,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    QueueCompatibility_4_io_deq_bits_extra_id,
    clk,
    maybe_full_reg_1,
    D,
    resetn_0,
    resetn,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    \ram_id_reg[0] ,
    maybe_full_reg_2,
    \b_delay_reg[0] ,
    io_enq_bits_tl_state_source,
    io_enq_bits_extra_id);
  output [2:0]QueueCompatibility_4_io_deq_bits_tl_state_size;
  output maybe_full_reg_0;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  output QueueCompatibility_4_io_deq_bits_extra_id;
  input clk;
  input [0:0]maybe_full_reg_1;
  input [2:0]D;
  input resetn_0;
  input resetn;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input \ram_id_reg[0] ;
  input maybe_full_reg_2;
  input \b_delay_reg[0] ;
  input [6:0]io_enq_bits_tl_state_source;
  input io_enq_bits_extra_id;

  wire [2:0]D;
  wire QueueCompatibility_4_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_4_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__3;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \deq_ptr_value[0]_i_1__11_n_0 ;
  wire \deq_ptr_value[0]_i_4__3_n_0 ;
  wire \deq_ptr_value[0]_i_5__3_n_0 ;
  wire \deq_ptr_value[0]_i_6__4_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__7_n_0 ;
  wire \enq_ptr_value[4]_i_3__3_n_0 ;
  wire [4:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__39_n_0;
  wire maybe_full_reg_0;
  wire [0:0]maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire ram_extra_id_reg_0_15_0_0__0_i_1__7_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_i_1__7_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[0] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_30 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .O(QueueCompatibility_4_io_deq_bits_extra_id));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__11 
       (.I0(\deq_ptr_value[0]_i_4__3_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \deq_ptr_value[0]_i_2__11 
       (.I0(\deq_ptr_value[0]_i_5__3_n_0 ),
        .I1(maybe_full),
        .I2(\deq_ptr_value[0]_i_6__4_n_0 ),
        .I3(\b_delay_reg[0] ),
        .I4(io_axi4_0_rid[0]),
        .I5(io_axi4_0_rid[1]),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__10 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__3 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__3 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0),
        .I3(enq_ptr_value_reg__0[4]),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \deq_ptr_value[0]_i_6__4 
       (.I0(io_axi4_0_rid[2]),
        .I1(io_axi4_0_rid[3]),
        .I2(io_axi4_0_rlast),
        .O(\deq_ptr_value[0]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__10 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__10 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__10 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__10 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__11_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__11_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__11_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__11_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__3 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__3 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__3 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__3 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__3[3]));
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \enq_ptr_value[4]_i_1__7 
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_2),
        .I2(maybe_full_reg_0),
        .I3(\enq_ptr_value[4]_i_3__3_n_0 ),
        .I4(resetn),
        .O(\enq_ptr_value[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__3 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__3[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__3 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(enq_ptr_value_reg__0[4]),
        .O(\enq_ptr_value[4]_i_3__3_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(_value_T_1__3[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__7_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(_value_T_1__3[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__7_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(_value_T_1__3[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__7_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(_value_T_1__3[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__7_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg_1),
        .D(_value_T_1__3[4]),
        .Q(enq_ptr_value_reg__0[4]),
        .R(\enq_ptr_value[4]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0008)) 
    maybe_full_i_1__39
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_2),
        .I2(maybe_full_reg_0),
        .I3(do_deq),
        .I4(maybe_full),
        .O(maybe_full_i_1__39_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__39_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0_i_1__7_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0__0_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__7
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_2),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0__0_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_extra_id_reg_0_15_0_0_i_1__7
       (.I0(\ram_id_reg[0] ),
        .I1(maybe_full_reg_2),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0_i_1__7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_4_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_4_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_1));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__2
       (.I0(maybe_full),
        .I1(deq_ptr_value_reg[4]),
        .I2(enq_ptr_value_reg__0[4]),
        .I3(ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0),
        .I4(enq_ptr_value_reg__0[3]),
        .I5(deq_ptr_value_reg[3]),
        .O(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_4__3
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(maybe_full_reg_1));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_144
   (QueueCompatibility_5_io_deq_bits_tl_state_size,
    maybe_full_reg_0,
    \deq_ptr_value_reg[0]_0 ,
    count_9_reg,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    \deq_ptr_value_reg[4]_0 ,
    D,
    resetn_0,
    resetn,
    \ram_id_reg[1] ,
    maybe_full_reg_1,
    io_axi4_0_rlast,
    \b_delay_reg[0] ,
    io_axi4_0_rid,
    \ram_extra_id_reg[0] ,
    QueueCompatibility_4_io_deq_bits_extra_id,
    io_enq_bits_tl_state_source,
    io_enq_bits_extra_id);
  output [2:0]QueueCompatibility_5_io_deq_bits_tl_state_size;
  output maybe_full_reg_0;
  output \deq_ptr_value_reg[0]_0 ;
  output count_9_reg;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input [0:0]\deq_ptr_value_reg[4]_0 ;
  input [2:0]D;
  input resetn_0;
  input resetn;
  input \ram_id_reg[1] ;
  input maybe_full_reg_1;
  input io_axi4_0_rlast;
  input \b_delay_reg[0] ;
  input [3:0]io_axi4_0_rid;
  input \ram_extra_id_reg[0] ;
  input QueueCompatibility_4_io_deq_bits_extra_id;
  input [6:0]io_enq_bits_tl_state_source;
  input io_enq_bits_extra_id;

  wire [2:0]D;
  wire QueueCompatibility_4_io_deq_bits_extra_id;
  wire [2:0]QueueCompatibility_5_io_deq_bits_tl_state_size;
  wire [4:0]_value_T_1__4;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire \count_7[1]_i_23_n_0 ;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__9_n_0 ;
  wire \deq_ptr_value[0]_i_4__4_n_0 ;
  wire \deq_ptr_value[0]_i_5__4_n_0 ;
  wire \deq_ptr_value[0]_i_6__0_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire \deq_ptr_value_reg[0]_0 ;
  wire [0:0]\deq_ptr_value_reg[4]_0 ;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__9_n_0 ;
  wire \enq_ptr_value[4]_i_3__4_n_0 ;
  wire [4:0]enq_ptr_value_reg__0;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_i_1__41_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire \ram_extra_id_reg[0] ;
  wire ram_extra_id_reg_0_15_0_0__0_i_1__9_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_i_1__9_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[1] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \count_7[1]_i_23 
       (.I0(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I1(deq_ptr_value_reg[4]),
        .I2(ram_extra_id_reg_0_15_0_0_n_0),
        .I3(io_axi4_0_rid[0]),
        .I4(QueueCompatibility_4_io_deq_bits_extra_id),
        .O(\count_7[1]_i_23_n_0 ));
  MUXF7 \count_7_reg[1]_i_17 
       (.I0(\count_7[1]_i_23_n_0 ),
        .I1(\ram_extra_id_reg[0] ),
        .O(count_9_reg),
        .S(io_axi4_0_rid[1]));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__9 
       (.I0(\deq_ptr_value[0]_i_4__4_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \deq_ptr_value[0]_i_2__9 
       (.I0(\deq_ptr_value[0]_i_5__4_n_0 ),
        .I1(maybe_full),
        .I2(io_axi4_0_rlast),
        .I3(\deq_ptr_value[0]_i_6__0_n_0 ),
        .I4(\b_delay_reg[0] ),
        .I5(\deq_ptr_value_reg[0]_0 ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__11 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__4 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__4 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0),
        .I3(enq_ptr_value_reg__0[4]),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \deq_ptr_value[0]_i_6__0 
       (.I0(io_axi4_0_rid[1]),
        .I1(io_axi4_0_rid[0]),
        .O(\deq_ptr_value[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \deq_ptr_value[0]_i_8 
       (.I0(io_axi4_0_rid[3]),
        .I1(io_axi4_0_rid[2]),
        .O(\deq_ptr_value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__11 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__11 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__11 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__11 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__9_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__9_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__9_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__9_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__4 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__4 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__4 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__4 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__4[3]));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \enq_ptr_value[4]_i_1__9 
       (.I0(maybe_full_reg_0),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_1),
        .I3(\enq_ptr_value[4]_i_3__4_n_0 ),
        .I4(resetn),
        .O(\enq_ptr_value[4]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__4 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__4[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__4 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(enq_ptr_value_reg__0[4]),
        .O(\enq_ptr_value[4]_i_3__4_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__4[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__9_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__4[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__9_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__4[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__9_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__4[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__9_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(\deq_ptr_value_reg[4]_0 ),
        .D(_value_T_1__4[4]),
        .Q(enq_ptr_value_reg__0[4]),
        .R(\enq_ptr_value[4]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h20FF0020)) 
    maybe_full_i_1__41
       (.I0(maybe_full_reg_0),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_1),
        .I3(do_deq),
        .I4(maybe_full),
        .O(maybe_full_i_1__41_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__41_n_0),
        .Q(maybe_full),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0_i_1__9_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0__0_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__9
       (.I0(maybe_full_reg_0),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_1),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0__0_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_extra_id_reg_0_15_0_0_i_1__9
       (.I0(maybe_full_reg_0),
        .I1(\ram_id_reg[1] ),
        .I2(maybe_full_reg_1),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0_i_1__9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_5_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_5_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\deq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFFFFFFF)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__2
       (.I0(deq_ptr_value_reg[4]),
        .I1(enq_ptr_value_reg__0[4]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(deq_ptr_value_reg[3]),
        .I5(maybe_full),
        .O(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__3
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\deq_ptr_value_reg[4]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\deq_ptr_value_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_QueueCompatibility_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_QueueCompatibility_4_145
   (QueueCompatibility_6_io_deq_bits_tl_state_size,
    \ram_wen_reg[0] ,
    count_9_reg,
    ram_tl_state_source_io_deq_bits_MPORT_data,
    clk,
    D,
    resetn_0,
    \ram_id_reg[0] ,
    maybe_full_reg_0,
    resetn,
    io_axi4_0_rlast,
    \b_delay_reg[0] ,
    \io_axi4_0_rid[2] ,
    maybe_full,
    \ram_id_reg[1] ,
    \ram_id_reg[0]_0 ,
    maybe_full_reg_1,
    QueueCompatibility_5_io_enq_ready,
    ram_extra_id,
    io_axi4_0_rid,
    io_enq_bits_tl_state_source,
    io_enq_bits_extra_id);
  output [2:0]QueueCompatibility_6_io_deq_bits_tl_state_size;
  output \ram_wen_reg[0] ;
  output count_9_reg;
  output [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  input clk;
  input [2:0]D;
  input resetn_0;
  input \ram_id_reg[0] ;
  input maybe_full_reg_0;
  input resetn;
  input io_axi4_0_rlast;
  input \b_delay_reg[0] ;
  input \io_axi4_0_rid[2] ;
  input maybe_full;
  input \ram_id_reg[1] ;
  input \ram_id_reg[0]_0 ;
  input maybe_full_reg_1;
  input QueueCompatibility_5_io_enq_ready;
  input ram_extra_id;
  input [1:0]io_axi4_0_rid;
  input [6:0]io_enq_bits_tl_state_source;
  input io_enq_bits_extra_id;

  wire [2:0]D;
  wire QueueCompatibility_5_io_enq_ready;
  wire [2:0]QueueCompatibility_6_io_deq_bits_tl_state_size;
  wire QueueCompatibility_6_io_enq_ready;
  wire [4:0]_value_T_1__5;
  wire [4:0]_value_T_3;
  wire \b_delay_reg[0] ;
  wire clk;
  wire count_9_reg;
  wire \deq_ptr_value[0]_i_1__7_n_0 ;
  wire \deq_ptr_value[0]_i_4__5_n_0 ;
  wire \deq_ptr_value[0]_i_5__5_n_0 ;
  wire \deq_ptr_value[0]_i_6__1_n_0 ;
  wire [4:0]deq_ptr_value_reg;
  wire do_deq;
  wire \enq_ptr_value[4]_i_1__8_n_0 ;
  wire \enq_ptr_value[4]_i_3__5_n_0 ;
  wire [4:0]enq_ptr_value_reg__0;
  wire [1:0]io_axi4_0_rid;
  wire \io_axi4_0_rid[2] ;
  wire io_axi4_0_rlast;
  wire io_enq_bits_extra_id;
  wire [6:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_0;
  wire maybe_full_i_1__40_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire ram_extra_id;
  wire ram_extra_id_reg_0_15_0_0__0_i_1__8_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_0;
  wire ram_extra_id_reg_0_15_0_0__0_n_1;
  wire ram_extra_id_reg_0_15_0_0_i_1__8_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_0;
  wire ram_extra_id_reg_0_15_0_0_n_1;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[0]_0 ;
  wire \ram_id_reg[1] ;
  wire ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0;
  wire ram_tl_state_size_reg_0_31_0_3_n_2;
  wire [6:0]ram_tl_state_source_io_deq_bits_MPORT_data;
  wire \ram_wen_reg[0] ;
  wire resetn;
  wire resetn_0;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \count_7[1]_i_24 
       (.I0(ram_extra_id),
        .I1(io_axi4_0_rid[0]),
        .I2(ram_extra_id_reg_0_15_0_0__0_n_0),
        .I3(deq_ptr_value_reg[4]),
        .I4(ram_extra_id_reg_0_15_0_0_n_0),
        .O(count_9_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \deq_ptr_value[0]_i_1__7 
       (.I0(\deq_ptr_value[0]_i_4__5_n_0 ),
        .I1(do_deq),
        .I2(resetn),
        .O(\deq_ptr_value[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \deq_ptr_value[0]_i_2__7 
       (.I0(\deq_ptr_value[0]_i_5__5_n_0 ),
        .I1(maybe_full_0),
        .I2(io_axi4_0_rlast),
        .I3(\deq_ptr_value[0]_i_6__1_n_0 ),
        .I4(\b_delay_reg[0] ),
        .I5(\io_axi4_0_rid[2] ),
        .O(do_deq));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \deq_ptr_value[0]_i_3__12 
       (.I0(deq_ptr_value_reg[0]),
        .O(_value_T_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \deq_ptr_value[0]_i_4__5 
       (.I0(deq_ptr_value_reg[1]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[2]),
        .I3(deq_ptr_value_reg[4]),
        .I4(deq_ptr_value_reg[3]),
        .O(\deq_ptr_value[0]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \deq_ptr_value[0]_i_5__5 
       (.I0(deq_ptr_value_reg[3]),
        .I1(enq_ptr_value_reg__0[3]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0),
        .I3(enq_ptr_value_reg__0[4]),
        .I4(deq_ptr_value_reg[4]),
        .O(\deq_ptr_value[0]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \deq_ptr_value[0]_i_6__1 
       (.I0(io_axi4_0_rid[0]),
        .I1(io_axi4_0_rid[1]),
        .O(\deq_ptr_value[0]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \deq_ptr_value[1]_i_1__12 
       (.I0(deq_ptr_value_reg[0]),
        .I1(deq_ptr_value_reg[1]),
        .O(_value_T_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \deq_ptr_value[2]_i_1__12 
       (.I0(deq_ptr_value_reg[2]),
        .I1(deq_ptr_value_reg[1]),
        .I2(deq_ptr_value_reg[0]),
        .O(_value_T_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \deq_ptr_value[3]_i_1__12 
       (.I0(deq_ptr_value_reg[3]),
        .I1(deq_ptr_value_reg[0]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[2]),
        .O(_value_T_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \deq_ptr_value[4]_i_1__12 
       (.I0(deq_ptr_value_reg[4]),
        .I1(deq_ptr_value_reg[2]),
        .I2(deq_ptr_value_reg[1]),
        .I3(deq_ptr_value_reg[0]),
        .I4(deq_ptr_value_reg[3]),
        .O(_value_T_3[4]));
  FDRE \deq_ptr_value_reg[0] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[0]),
        .Q(deq_ptr_value_reg[0]),
        .R(\deq_ptr_value[0]_i_1__7_n_0 ));
  FDRE \deq_ptr_value_reg[1] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[1]),
        .Q(deq_ptr_value_reg[1]),
        .R(\deq_ptr_value[0]_i_1__7_n_0 ));
  FDRE \deq_ptr_value_reg[2] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[2]),
        .Q(deq_ptr_value_reg[2]),
        .R(\deq_ptr_value[0]_i_1__7_n_0 ));
  FDRE \deq_ptr_value_reg[3] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[3]),
        .Q(deq_ptr_value_reg[3]),
        .R(\deq_ptr_value[0]_i_1__7_n_0 ));
  FDRE \deq_ptr_value_reg[4] 
       (.C(clk),
        .CE(do_deq),
        .D(_value_T_3[4]),
        .Q(deq_ptr_value_reg[4]),
        .R(\deq_ptr_value[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \enq_ptr_value[0]_i_1__5 
       (.I0(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \enq_ptr_value[1]_i_1__5 
       (.I0(enq_ptr_value_reg__0[0]),
        .I1(enq_ptr_value_reg__0[1]),
        .O(_value_T_1__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \enq_ptr_value[2]_i_1__5 
       (.I0(enq_ptr_value_reg__0[2]),
        .I1(enq_ptr_value_reg__0[1]),
        .I2(enq_ptr_value_reg__0[0]),
        .O(_value_T_1__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \enq_ptr_value[3]_i_1__5 
       (.I0(enq_ptr_value_reg__0[3]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[2]),
        .O(_value_T_1__5[3]));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \enq_ptr_value[4]_i_1__8 
       (.I0(QueueCompatibility_6_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(\enq_ptr_value[4]_i_3__5_n_0 ),
        .I4(resetn),
        .O(\enq_ptr_value[4]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \enq_ptr_value[4]_i_2__5 
       (.I0(enq_ptr_value_reg__0[4]),
        .I1(enq_ptr_value_reg__0[2]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(enq_ptr_value_reg__0[0]),
        .I4(enq_ptr_value_reg__0[3]),
        .O(_value_T_1__5[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \enq_ptr_value[4]_i_3__5 
       (.I0(enq_ptr_value_reg__0[1]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[2]),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(enq_ptr_value_reg__0[4]),
        .O(\enq_ptr_value[4]_i_3__5_n_0 ));
  FDRE \enq_ptr_value_reg[0] 
       (.C(clk),
        .CE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0),
        .D(_value_T_1__5[0]),
        .Q(enq_ptr_value_reg__0[0]),
        .R(\enq_ptr_value[4]_i_1__8_n_0 ));
  FDRE \enq_ptr_value_reg[1] 
       (.C(clk),
        .CE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0),
        .D(_value_T_1__5[1]),
        .Q(enq_ptr_value_reg__0[1]),
        .R(\enq_ptr_value[4]_i_1__8_n_0 ));
  FDRE \enq_ptr_value_reg[2] 
       (.C(clk),
        .CE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0),
        .D(_value_T_1__5[2]),
        .Q(enq_ptr_value_reg__0[2]),
        .R(\enq_ptr_value[4]_i_1__8_n_0 ));
  FDRE \enq_ptr_value_reg[3] 
       (.C(clk),
        .CE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0),
        .D(_value_T_1__5[3]),
        .Q(enq_ptr_value_reg__0[3]),
        .R(\enq_ptr_value[4]_i_1__8_n_0 ));
  FDRE \enq_ptr_value_reg[4] 
       (.C(clk),
        .CE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0),
        .D(_value_T_1__5[4]),
        .Q(enq_ptr_value_reg__0[4]),
        .R(\enq_ptr_value[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hC05FC050CF5FCF50)) 
    io_axi4_0_arvalid_INST_0_i_5
       (.I0(QueueCompatibility_6_io_enq_ready),
        .I1(maybe_full),
        .I2(\ram_id_reg[1] ),
        .I3(\ram_id_reg[0]_0 ),
        .I4(maybe_full_reg_1),
        .I5(QueueCompatibility_5_io_enq_ready),
        .O(\ram_wen_reg[0] ));
  LUT5 #(
    .INIT(32'h20FF0020)) 
    maybe_full_i_1__40
       (.I0(QueueCompatibility_6_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(do_deq),
        .I4(maybe_full_0),
        .O(maybe_full_i_1__40_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__40_n_0),
        .Q(maybe_full_0),
        .R(resetn_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0_i_1__8_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_extra_id_reg_0_15_0_0__0
       (.A0(enq_ptr_value_reg__0[0]),
        .A1(enq_ptr_value_reg__0[1]),
        .A2(enq_ptr_value_reg__0[2]),
        .A3(enq_ptr_value_reg__0[3]),
        .A4(1'b0),
        .D(io_enq_bits_extra_id),
        .DPO(ram_extra_id_reg_0_15_0_0__0_n_0),
        .DPRA0(deq_ptr_value_reg[0]),
        .DPRA1(deq_ptr_value_reg[1]),
        .DPRA2(deq_ptr_value_reg[2]),
        .DPRA3(deq_ptr_value_reg[3]),
        .DPRA4(1'b0),
        .SPO(ram_extra_id_reg_0_15_0_0__0_n_1),
        .WCLK(clk),
        .WE(ram_extra_id_reg_0_15_0_0__0_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__8
       (.I0(QueueCompatibility_6_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0__0_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_extra_id_reg_0_15_0_0_i_1__8
       (.I0(QueueCompatibility_6_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .I3(enq_ptr_value_reg__0[4]),
        .O(ram_extra_id_reg_0_15_0_0_i_1__8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_size_reg_0_31_0_3
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(D[1:0]),
        .DIB({1'b0,D[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(QueueCompatibility_6_io_deq_bits_tl_state_size[1:0]),
        .DOB({ram_tl_state_size_reg_0_31_0_3_n_2,QueueCompatibility_6_io_deq_bits_tl_state_size[2]}),
        .DOC(NLW_ram_tl_state_size_reg_0_31_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_size_reg_0_31_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__0
       (.I0(QueueCompatibility_6_io_enq_ready),
        .I1(\ram_id_reg[0] ),
        .I2(maybe_full_reg_0),
        .O(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFFFFFFF)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__3
       (.I0(deq_ptr_value_reg[4]),
        .I1(enq_ptr_value_reg__0[4]),
        .I2(ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0),
        .I3(enq_ptr_value_reg__0[3]),
        .I4(deq_ptr_value_reg[3]),
        .I5(maybe_full_0),
        .O(QueueCompatibility_6_io_enq_ready));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__4
       (.I0(deq_ptr_value_reg[0]),
        .I1(enq_ptr_value_reg__0[0]),
        .I2(enq_ptr_value_reg__0[1]),
        .I3(deq_ptr_value_reg[1]),
        .I4(enq_ptr_value_reg__0[2]),
        .I5(deq_ptr_value_reg[2]),
        .O(ram_tl_state_size_reg_0_31_0_3_i_3__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_0_5
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA(io_enq_bits_tl_state_source[1:0]),
        .DIB(io_enq_bits_tl_state_source[3:2]),
        .DIC(io_enq_bits_tl_state_source[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(ram_tl_state_source_io_deq_bits_MPORT_data[1:0]),
        .DOB(ram_tl_state_source_io_deq_bits_MPORT_data[3:2]),
        .DOC(ram_tl_state_source_io_deq_bits_MPORT_data[5:4]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ram_tl_state_source_reg_0_31_6_6
       (.ADDRA(deq_ptr_value_reg),
        .ADDRB(deq_ptr_value_reg),
        .ADDRC(deq_ptr_value_reg),
        .ADDRD(enq_ptr_value_reg__0),
        .DIA({1'b0,io_enq_bits_tl_state_source[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_tl_state_source_reg_0_31_6_6_DOA_UNCONNECTED[1],ram_tl_state_source_io_deq_bits_MPORT_data[6]}),
        .DOB(NLW_ram_tl_state_source_reg_0_31_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_tl_state_source_reg_0_31_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_tl_state_source_reg_0_31_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_tl_state_size_reg_0_31_0_3_i_1__0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_11
   (maybe_full,
    resetn,
    maybe_full_reg_0,
    clk);
  output maybe_full;
  input resetn;
  input maybe_full_reg_0;
  input clk;

  wire clk;
  wire maybe_full;
  wire maybe_full_reg_0;
  wire resetn;

  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_0),
        .Q(maybe_full),
        .R(resetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_12
   (count_reg,
    count_reg_0,
    \b_count_0_reg[0] ,
    \deq_ptr_value_reg[1] ,
    \b_count_0_reg[1] ,
    \b_count_0_reg[2] ,
    \b_count_1_reg[0] ,
    \b_count_1_reg[1] ,
    \b_count_1_reg[2] ,
    \deq_ptr_value_reg[0] ,
    \deq_ptr_value_reg[1]_0 ,
    \deq_ptr_value_reg[0]_0 ,
    \deq_ptr_value_reg[1]_1 ,
    resetn_0,
    clk,
    state_0_reg,
    \cdc_reg_reg[3] ,
    maybe_full,
    count_reg_1,
    axi4yank_auto_in_becho_real_last,
    xbar_1_auto_in_d_valid,
    count_reg_2,
    resetn,
    b_count_0,
    b_count_1,
    deq_ptr_value,
    deq_ptr_value_0,
    xbar_1_auto_in_d_bits_source,
    \b_count_0_reg[1]_0 );
  output count_reg;
  output count_reg_0;
  output \b_count_0_reg[0] ;
  output \deq_ptr_value_reg[1] ;
  output \b_count_0_reg[1] ;
  output \b_count_0_reg[2] ;
  output \b_count_1_reg[0] ;
  output \b_count_1_reg[1] ;
  output \b_count_1_reg[2] ;
  output \deq_ptr_value_reg[0] ;
  output \deq_ptr_value_reg[1]_0 ;
  output \deq_ptr_value_reg[0]_0 ;
  output \deq_ptr_value_reg[1]_1 ;
  input resetn_0;
  input clk;
  input state_0_reg;
  input \cdc_reg_reg[3] ;
  input maybe_full;
  input count_reg_1;
  input axi4yank_auto_in_becho_real_last;
  input xbar_1_auto_in_d_valid;
  input count_reg_2;
  input resetn;
  input [2:0]b_count_0;
  input [2:0]b_count_1;
  input [1:0]deq_ptr_value;
  input [1:0]deq_ptr_value_0;
  input [0:0]xbar_1_auto_in_d_bits_source;
  input \b_count_0_reg[1]_0 ;

  wire axi4yank_auto_in_becho_real_last;
  wire [2:0]b_count_0;
  wire \b_count_0[2]_i_2_n_0 ;
  wire \b_count_0[2]_i_3_n_0 ;
  wire \b_count_0_reg[0] ;
  wire \b_count_0_reg[1] ;
  wire \b_count_0_reg[1]_0 ;
  wire \b_count_0_reg[2] ;
  wire [2:0]b_count_1;
  wire \b_count_1_reg[0] ;
  wire \b_count_1_reg[1] ;
  wire \b_count_1_reg[2] ;
  wire \cdc_reg_reg[3] ;
  wire clk;
  wire count_reg;
  wire count_reg_0;
  wire count_reg_1;
  wire count_reg_2;
  wire [1:0]deq_ptr_value;
  wire \deq_ptr_value[1]_i_2_n_0 ;
  wire [1:0]deq_ptr_value_0;
  wire \deq_ptr_value_reg[0] ;
  wire \deq_ptr_value_reg[0]_0 ;
  wire \deq_ptr_value_reg[1] ;
  wire \deq_ptr_value_reg[1]_0 ;
  wire \deq_ptr_value_reg[1]_1 ;
  wire maybe_full;
  wire maybe_full_i_1__45_n_0;
  wire maybe_full_reg_n_0;
  wire ram_id;
  wire \ram_id[0]_i_1_n_0 ;
  wire resetn;
  wire resetn_0;
  wire state_0_reg;
  wire [0:0]xbar_1_auto_in_d_bits_source;
  wire xbar_1_auto_in_d_valid;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \b_count_0[0]_i_1 
       (.I0(\b_count_0[2]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(\deq_ptr_value_reg[1] ),
        .I3(b_count_0[0]),
        .O(\b_count_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    \b_count_0[1]_i_1 
       (.I0(\b_count_0[2]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(\deq_ptr_value_reg[1] ),
        .I3(b_count_0[0]),
        .I4(b_count_0[1]),
        .O(\b_count_0_reg[1] ));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \b_count_0[2]_i_1 
       (.I0(\b_count_0[2]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(\deq_ptr_value_reg[1] ),
        .I3(b_count_0[1]),
        .I4(b_count_0[0]),
        .I5(b_count_0[2]),
        .O(\b_count_0_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \b_count_0[2]_i_2 
       (.I0(\deq_ptr_value[1]_i_2_n_0 ),
        .I1(axi4yank_auto_in_becho_real_last),
        .O(\b_count_0[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \b_count_0[2]_i_3 
       (.I0(maybe_full_reg_n_0),
        .I1(state_0_reg),
        .O(\b_count_0[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_count_0[2]_i_4 
       (.I0(ram_id),
        .I1(maybe_full_reg_n_0),
        .I2(xbar_1_auto_in_d_bits_source),
        .O(\deq_ptr_value_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \b_count_1[0]_i_1 
       (.I0(\b_count_0[2]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(\deq_ptr_value_reg[1] ),
        .I3(b_count_1[0]),
        .O(\b_count_1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \b_count_1[1]_i_1 
       (.I0(\b_count_0[2]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(\deq_ptr_value_reg[1] ),
        .I3(b_count_1[0]),
        .I4(b_count_1[1]),
        .O(\b_count_1_reg[1] ));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \b_count_1[2]_i_1 
       (.I0(\b_count_0[2]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(\deq_ptr_value_reg[1] ),
        .I3(b_count_1[1]),
        .I4(b_count_1[0]),
        .I5(b_count_1[2]),
        .O(\b_count_1_reg[2] ));
  LUT5 #(
    .INIT(32'h70007800)) 
    count_i_1__1
       (.I0(count_reg),
        .I1(xbar_1_auto_in_d_valid),
        .I2(count_reg_2),
        .I3(resetn),
        .I4(count_reg_1),
        .O(count_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \counter_3[3]_i_6 
       (.I0(maybe_full_reg_n_0),
        .I1(\cdc_reg_reg[3] ),
        .I2(maybe_full),
        .I3(count_reg_1),
        .O(count_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFB00040000)) 
    \deq_ptr_value[0]_i_1__13 
       (.I0(\deq_ptr_value[1]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(axi4yank_auto_in_becho_real_last),
        .I3(\deq_ptr_value_reg[1] ),
        .I4(deq_ptr_value[1]),
        .I5(deq_ptr_value[0]),
        .O(\deq_ptr_value_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFFFBFF04000000)) 
    \deq_ptr_value[0]_i_1__14 
       (.I0(\deq_ptr_value[1]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(axi4yank_auto_in_becho_real_last),
        .I3(\deq_ptr_value_reg[1] ),
        .I4(deq_ptr_value_0[1]),
        .I5(deq_ptr_value_0[0]),
        .O(\deq_ptr_value_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFB0004FFFF0000)) 
    \deq_ptr_value[1]_i_1__13 
       (.I0(\deq_ptr_value[1]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(axi4yank_auto_in_becho_real_last),
        .I3(\deq_ptr_value_reg[1] ),
        .I4(deq_ptr_value[1]),
        .I5(deq_ptr_value[0]),
        .O(\deq_ptr_value_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFBFF0400FFFF0000)) 
    \deq_ptr_value[1]_i_1__14 
       (.I0(\deq_ptr_value[1]_i_2_n_0 ),
        .I1(\b_count_0[2]_i_3_n_0 ),
        .I2(axi4yank_auto_in_becho_real_last),
        .I3(\deq_ptr_value_reg[1] ),
        .I4(deq_ptr_value_0[1]),
        .I5(deq_ptr_value_0[0]),
        .O(\deq_ptr_value_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \deq_ptr_value[1]_i_2 
       (.I0(b_count_1[1]),
        .I1(b_count_1[0]),
        .I2(b_count_1[2]),
        .I3(\deq_ptr_value_reg[1] ),
        .I4(\b_count_0_reg[1]_0 ),
        .O(\deq_ptr_value[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    maybe_full_i_1__45
       (.I0(maybe_full_reg_n_0),
        .I1(state_0_reg),
        .I2(\b_count_0[2]_i_2_n_0 ),
        .O(maybe_full_i_1__45_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__45_n_0),
        .Q(maybe_full_reg_n_0),
        .R(resetn_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFEF1000)) 
    \ram_id[0]_i_1 
       (.I0(maybe_full_reg_n_0),
        .I1(state_0_reg),
        .I2(\b_count_0[2]_i_2_n_0 ),
        .I3(xbar_1_auto_in_d_bits_source),
        .I4(ram_id),
        .O(\ram_id[0]_i_1_n_0 ));
  FDRE \ram_id_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ram_id[0]_i_1_n_0 ),
        .Q(ram_id),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_15
   (a_last,
    \ram_last_reg[0]_0 ,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_wlast,
    \beatsLeft_reg[0] ,
    \cam_a_0_bits_source_reg[0] ,
    clk,
    resetn,
    maybe_full_reg_0,
    Q,
    xbar_auto_in_a_bits_size,
    xbar_auto_in_a_bits_opcode,
    io_axi4_0_wready,
    deq_io_enq_valid,
    D,
    \cam_a_0_bits_size_reg[1] ,
    maybe_full_reg_1,
    doneAW,
    bypass_reg_rep,
    bypass_reg_rep_0);
  output a_last;
  output \ram_last_reg[0]_0 ;
  output [63:0]io_axi4_0_wdata;
  output [7:0]io_axi4_0_wstrb;
  output io_axi4_0_wlast;
  output \beatsLeft_reg[0] ;
  output \cam_a_0_bits_source_reg[0] ;
  input clk;
  input resetn;
  input maybe_full_reg_0;
  input [2:0]Q;
  input [0:0]xbar_auto_in_a_bits_size;
  input [0:0]xbar_auto_in_a_bits_opcode;
  input io_axi4_0_wready;
  input deq_io_enq_valid;
  input [63:0]D;
  input [7:0]\cam_a_0_bits_size_reg[1] ;
  input maybe_full_reg_1;
  input doneAW;
  input [0:0]bypass_reg_rep;
  input [0:0]bypass_reg_rep_0;

  wire [63:0]D;
  wire [2:0]Q;
  wire a_last;
  wire \beatsLeft_reg[0] ;
  wire [0:0]bypass_reg_rep;
  wire [0:0]bypass_reg_rep_0;
  wire [7:0]\cam_a_0_bits_size_reg[1] ;
  wire \cam_a_0_bits_source_reg[0] ;
  wire clk;
  wire deq_io_enq_valid;
  wire doneAW;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire maybe_full;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire [63:0]ram_data;
  wire ram_last;
  wire \ram_last_reg[0]_0 ;
  wire [7:0]ram_strb;
  wire resetn;
  wire [0:0]xbar_auto_in_a_bits_opcode;
  wire [0:0]xbar_auto_in_a_bits_size;

  LUT4 #(
    .INIT(16'h1101)) 
    \beatsLeft[0]_i_4__0 
       (.I0(\ram_last_reg[0]_0 ),
        .I1(xbar_auto_in_a_bits_opcode),
        .I2(maybe_full_reg_1),
        .I3(doneAW),
        .O(\beatsLeft_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \cam_a_0_bits_source[0]_i_6 
       (.I0(bypass_reg_rep),
        .I1(bypass_reg_rep_0),
        .O(\cam_a_0_bits_source_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[0]_INST_0 
       (.I0(ram_data[0]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[0]),
        .O(io_axi4_0_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[10]_INST_0 
       (.I0(ram_data[10]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[10]),
        .O(io_axi4_0_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[11]_INST_0 
       (.I0(ram_data[11]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[11]),
        .O(io_axi4_0_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[12]_INST_0 
       (.I0(ram_data[12]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[12]),
        .O(io_axi4_0_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[13]_INST_0 
       (.I0(ram_data[13]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[13]),
        .O(io_axi4_0_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[14]_INST_0 
       (.I0(ram_data[14]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[14]),
        .O(io_axi4_0_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[15]_INST_0 
       (.I0(ram_data[15]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[15]),
        .O(io_axi4_0_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[16]_INST_0 
       (.I0(ram_data[16]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[16]),
        .O(io_axi4_0_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[17]_INST_0 
       (.I0(ram_data[17]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[17]),
        .O(io_axi4_0_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[18]_INST_0 
       (.I0(ram_data[18]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[18]),
        .O(io_axi4_0_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[19]_INST_0 
       (.I0(ram_data[19]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[19]),
        .O(io_axi4_0_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[1]_INST_0 
       (.I0(ram_data[1]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[1]),
        .O(io_axi4_0_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[20]_INST_0 
       (.I0(ram_data[20]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[20]),
        .O(io_axi4_0_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[21]_INST_0 
       (.I0(ram_data[21]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[21]),
        .O(io_axi4_0_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[22]_INST_0 
       (.I0(ram_data[22]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[22]),
        .O(io_axi4_0_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[23]_INST_0 
       (.I0(ram_data[23]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[23]),
        .O(io_axi4_0_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[24]_INST_0 
       (.I0(ram_data[24]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[24]),
        .O(io_axi4_0_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[25]_INST_0 
       (.I0(ram_data[25]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[25]),
        .O(io_axi4_0_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[26]_INST_0 
       (.I0(ram_data[26]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[26]),
        .O(io_axi4_0_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[27]_INST_0 
       (.I0(ram_data[27]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[27]),
        .O(io_axi4_0_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[28]_INST_0 
       (.I0(ram_data[28]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[28]),
        .O(io_axi4_0_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[29]_INST_0 
       (.I0(ram_data[29]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[29]),
        .O(io_axi4_0_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[2]_INST_0 
       (.I0(ram_data[2]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[2]),
        .O(io_axi4_0_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[30]_INST_0 
       (.I0(ram_data[30]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[30]),
        .O(io_axi4_0_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[31]_INST_0 
       (.I0(ram_data[31]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[31]),
        .O(io_axi4_0_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[32]_INST_0 
       (.I0(ram_data[32]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[32]),
        .O(io_axi4_0_wdata[32]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[33]_INST_0 
       (.I0(ram_data[33]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[33]),
        .O(io_axi4_0_wdata[33]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[34]_INST_0 
       (.I0(ram_data[34]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[34]),
        .O(io_axi4_0_wdata[34]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[35]_INST_0 
       (.I0(ram_data[35]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[35]),
        .O(io_axi4_0_wdata[35]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[36]_INST_0 
       (.I0(ram_data[36]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[36]),
        .O(io_axi4_0_wdata[36]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[37]_INST_0 
       (.I0(ram_data[37]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[37]),
        .O(io_axi4_0_wdata[37]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[38]_INST_0 
       (.I0(ram_data[38]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[38]),
        .O(io_axi4_0_wdata[38]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[39]_INST_0 
       (.I0(ram_data[39]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[39]),
        .O(io_axi4_0_wdata[39]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[3]_INST_0 
       (.I0(ram_data[3]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[3]),
        .O(io_axi4_0_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[40]_INST_0 
       (.I0(ram_data[40]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[40]),
        .O(io_axi4_0_wdata[40]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[41]_INST_0 
       (.I0(ram_data[41]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[41]),
        .O(io_axi4_0_wdata[41]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[42]_INST_0 
       (.I0(ram_data[42]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[42]),
        .O(io_axi4_0_wdata[42]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[43]_INST_0 
       (.I0(ram_data[43]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[43]),
        .O(io_axi4_0_wdata[43]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[44]_INST_0 
       (.I0(ram_data[44]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[44]),
        .O(io_axi4_0_wdata[44]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[45]_INST_0 
       (.I0(ram_data[45]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[45]),
        .O(io_axi4_0_wdata[45]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[46]_INST_0 
       (.I0(ram_data[46]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[46]),
        .O(io_axi4_0_wdata[46]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[47]_INST_0 
       (.I0(ram_data[47]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[47]),
        .O(io_axi4_0_wdata[47]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[48]_INST_0 
       (.I0(ram_data[48]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[48]),
        .O(io_axi4_0_wdata[48]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[49]_INST_0 
       (.I0(ram_data[49]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[49]),
        .O(io_axi4_0_wdata[49]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[4]_INST_0 
       (.I0(ram_data[4]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[4]),
        .O(io_axi4_0_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[50]_INST_0 
       (.I0(ram_data[50]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[50]),
        .O(io_axi4_0_wdata[50]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[51]_INST_0 
       (.I0(ram_data[51]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[51]),
        .O(io_axi4_0_wdata[51]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[52]_INST_0 
       (.I0(ram_data[52]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[52]),
        .O(io_axi4_0_wdata[52]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[53]_INST_0 
       (.I0(ram_data[53]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[53]),
        .O(io_axi4_0_wdata[53]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[54]_INST_0 
       (.I0(ram_data[54]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[54]),
        .O(io_axi4_0_wdata[54]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[55]_INST_0 
       (.I0(ram_data[55]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[55]),
        .O(io_axi4_0_wdata[55]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[56]_INST_0 
       (.I0(ram_data[56]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[56]),
        .O(io_axi4_0_wdata[56]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[57]_INST_0 
       (.I0(ram_data[57]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[57]),
        .O(io_axi4_0_wdata[57]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[58]_INST_0 
       (.I0(ram_data[58]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[58]),
        .O(io_axi4_0_wdata[58]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[59]_INST_0 
       (.I0(ram_data[59]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[59]),
        .O(io_axi4_0_wdata[59]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[5]_INST_0 
       (.I0(ram_data[5]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[5]),
        .O(io_axi4_0_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[60]_INST_0 
       (.I0(ram_data[60]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[60]),
        .O(io_axi4_0_wdata[60]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[61]_INST_0 
       (.I0(ram_data[61]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[61]),
        .O(io_axi4_0_wdata[61]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[62]_INST_0 
       (.I0(ram_data[62]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[62]),
        .O(io_axi4_0_wdata[62]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[63]_INST_0 
       (.I0(ram_data[63]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[63]),
        .O(io_axi4_0_wdata[63]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[6]_INST_0 
       (.I0(ram_data[6]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[6]),
        .O(io_axi4_0_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[7]_INST_0 
       (.I0(ram_data[7]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[7]),
        .O(io_axi4_0_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[8]_INST_0 
       (.I0(ram_data[8]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[8]),
        .O(io_axi4_0_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wdata[9]_INST_0 
       (.I0(ram_data[9]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(D[9]),
        .O(io_axi4_0_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    io_axi4_0_wlast_INST_0
       (.I0(ram_last),
        .I1(\ram_last_reg[0]_0 ),
        .I2(a_last),
        .O(io_axi4_0_wlast));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    io_axi4_0_wlast_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(xbar_auto_in_a_bits_size),
        .I4(xbar_auto_in_a_bits_opcode),
        .O(a_last));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[0]_INST_0 
       (.I0(ram_strb[0]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [0]),
        .O(io_axi4_0_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[1]_INST_0 
       (.I0(ram_strb[1]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [1]),
        .O(io_axi4_0_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[2]_INST_0 
       (.I0(ram_strb[2]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [2]),
        .O(io_axi4_0_wstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[3]_INST_0 
       (.I0(ram_strb[3]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [3]),
        .O(io_axi4_0_wstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[4]_INST_0 
       (.I0(ram_strb[4]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [4]),
        .O(io_axi4_0_wstrb[4]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[5]_INST_0 
       (.I0(ram_strb[5]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [5]),
        .O(io_axi4_0_wstrb[5]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[6]_INST_0 
       (.I0(ram_strb[6]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [6]),
        .O(io_axi4_0_wstrb[6]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_wstrb[7]_INST_0 
       (.I0(ram_strb[7]),
        .I1(\ram_last_reg[0]_0 ),
        .I2(\cam_a_0_bits_size_reg[1] [7]),
        .O(io_axi4_0_wstrb[7]));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_0),
        .Q(\ram_last_reg[0]_0 ),
        .R(resetn));
  LUT3 #(
    .INIT(8'h10)) 
    \ram_data[63]_i_1 
       (.I0(\ram_last_reg[0]_0 ),
        .I1(io_axi4_0_wready),
        .I2(deq_io_enq_valid),
        .O(maybe_full));
  FDRE \ram_data_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[0]),
        .Q(ram_data[0]),
        .R(1'b0));
  FDRE \ram_data_reg[10] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[10]),
        .Q(ram_data[10]),
        .R(1'b0));
  FDRE \ram_data_reg[11] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[11]),
        .Q(ram_data[11]),
        .R(1'b0));
  FDRE \ram_data_reg[12] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[12]),
        .Q(ram_data[12]),
        .R(1'b0));
  FDRE \ram_data_reg[13] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[13]),
        .Q(ram_data[13]),
        .R(1'b0));
  FDRE \ram_data_reg[14] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[14]),
        .Q(ram_data[14]),
        .R(1'b0));
  FDRE \ram_data_reg[15] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[15]),
        .Q(ram_data[15]),
        .R(1'b0));
  FDRE \ram_data_reg[16] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[16]),
        .Q(ram_data[16]),
        .R(1'b0));
  FDRE \ram_data_reg[17] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[17]),
        .Q(ram_data[17]),
        .R(1'b0));
  FDRE \ram_data_reg[18] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[18]),
        .Q(ram_data[18]),
        .R(1'b0));
  FDRE \ram_data_reg[19] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[19]),
        .Q(ram_data[19]),
        .R(1'b0));
  FDRE \ram_data_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[1]),
        .Q(ram_data[1]),
        .R(1'b0));
  FDRE \ram_data_reg[20] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[20]),
        .Q(ram_data[20]),
        .R(1'b0));
  FDRE \ram_data_reg[21] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[21]),
        .Q(ram_data[21]),
        .R(1'b0));
  FDRE \ram_data_reg[22] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[22]),
        .Q(ram_data[22]),
        .R(1'b0));
  FDRE \ram_data_reg[23] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[23]),
        .Q(ram_data[23]),
        .R(1'b0));
  FDRE \ram_data_reg[24] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[24]),
        .Q(ram_data[24]),
        .R(1'b0));
  FDRE \ram_data_reg[25] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[25]),
        .Q(ram_data[25]),
        .R(1'b0));
  FDRE \ram_data_reg[26] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[26]),
        .Q(ram_data[26]),
        .R(1'b0));
  FDRE \ram_data_reg[27] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[27]),
        .Q(ram_data[27]),
        .R(1'b0));
  FDRE \ram_data_reg[28] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[28]),
        .Q(ram_data[28]),
        .R(1'b0));
  FDRE \ram_data_reg[29] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[29]),
        .Q(ram_data[29]),
        .R(1'b0));
  FDRE \ram_data_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[2]),
        .Q(ram_data[2]),
        .R(1'b0));
  FDRE \ram_data_reg[30] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[30]),
        .Q(ram_data[30]),
        .R(1'b0));
  FDRE \ram_data_reg[31] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[31]),
        .Q(ram_data[31]),
        .R(1'b0));
  FDRE \ram_data_reg[32] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[32]),
        .Q(ram_data[32]),
        .R(1'b0));
  FDRE \ram_data_reg[33] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[33]),
        .Q(ram_data[33]),
        .R(1'b0));
  FDRE \ram_data_reg[34] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[34]),
        .Q(ram_data[34]),
        .R(1'b0));
  FDRE \ram_data_reg[35] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[35]),
        .Q(ram_data[35]),
        .R(1'b0));
  FDRE \ram_data_reg[36] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[36]),
        .Q(ram_data[36]),
        .R(1'b0));
  FDRE \ram_data_reg[37] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[37]),
        .Q(ram_data[37]),
        .R(1'b0));
  FDRE \ram_data_reg[38] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[38]),
        .Q(ram_data[38]),
        .R(1'b0));
  FDRE \ram_data_reg[39] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[39]),
        .Q(ram_data[39]),
        .R(1'b0));
  FDRE \ram_data_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[3]),
        .Q(ram_data[3]),
        .R(1'b0));
  FDRE \ram_data_reg[40] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[40]),
        .Q(ram_data[40]),
        .R(1'b0));
  FDRE \ram_data_reg[41] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[41]),
        .Q(ram_data[41]),
        .R(1'b0));
  FDRE \ram_data_reg[42] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[42]),
        .Q(ram_data[42]),
        .R(1'b0));
  FDRE \ram_data_reg[43] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[43]),
        .Q(ram_data[43]),
        .R(1'b0));
  FDRE \ram_data_reg[44] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[44]),
        .Q(ram_data[44]),
        .R(1'b0));
  FDRE \ram_data_reg[45] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[45]),
        .Q(ram_data[45]),
        .R(1'b0));
  FDRE \ram_data_reg[46] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[46]),
        .Q(ram_data[46]),
        .R(1'b0));
  FDRE \ram_data_reg[47] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[47]),
        .Q(ram_data[47]),
        .R(1'b0));
  FDRE \ram_data_reg[48] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[48]),
        .Q(ram_data[48]),
        .R(1'b0));
  FDRE \ram_data_reg[49] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[49]),
        .Q(ram_data[49]),
        .R(1'b0));
  FDRE \ram_data_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[4]),
        .Q(ram_data[4]),
        .R(1'b0));
  FDRE \ram_data_reg[50] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[50]),
        .Q(ram_data[50]),
        .R(1'b0));
  FDRE \ram_data_reg[51] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[51]),
        .Q(ram_data[51]),
        .R(1'b0));
  FDRE \ram_data_reg[52] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[52]),
        .Q(ram_data[52]),
        .R(1'b0));
  FDRE \ram_data_reg[53] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[53]),
        .Q(ram_data[53]),
        .R(1'b0));
  FDRE \ram_data_reg[54] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[54]),
        .Q(ram_data[54]),
        .R(1'b0));
  FDRE \ram_data_reg[55] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[55]),
        .Q(ram_data[55]),
        .R(1'b0));
  FDRE \ram_data_reg[56] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[56]),
        .Q(ram_data[56]),
        .R(1'b0));
  FDRE \ram_data_reg[57] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[57]),
        .Q(ram_data[57]),
        .R(1'b0));
  FDRE \ram_data_reg[58] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[58]),
        .Q(ram_data[58]),
        .R(1'b0));
  FDRE \ram_data_reg[59] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[59]),
        .Q(ram_data[59]),
        .R(1'b0));
  FDRE \ram_data_reg[5] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[5]),
        .Q(ram_data[5]),
        .R(1'b0));
  FDRE \ram_data_reg[60] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[60]),
        .Q(ram_data[60]),
        .R(1'b0));
  FDRE \ram_data_reg[61] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[61]),
        .Q(ram_data[61]),
        .R(1'b0));
  FDRE \ram_data_reg[62] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[62]),
        .Q(ram_data[62]),
        .R(1'b0));
  FDRE \ram_data_reg[63] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[63]),
        .Q(ram_data[63]),
        .R(1'b0));
  FDRE \ram_data_reg[6] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[6]),
        .Q(ram_data[6]),
        .R(1'b0));
  FDRE \ram_data_reg[7] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[7]),
        .Q(ram_data[7]),
        .R(1'b0));
  FDRE \ram_data_reg[8] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[8]),
        .Q(ram_data[8]),
        .R(1'b0));
  FDRE \ram_data_reg[9] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[9]),
        .Q(ram_data[9]),
        .R(1'b0));
  FDRE \ram_last_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(a_last),
        .Q(ram_last),
        .R(1'b0));
  FDRE \ram_strb_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [0]),
        .Q(ram_strb[0]),
        .R(1'b0));
  FDRE \ram_strb_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [1]),
        .Q(ram_strb[1]),
        .R(1'b0));
  FDRE \ram_strb_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [2]),
        .Q(ram_strb[2]),
        .R(1'b0));
  FDRE \ram_strb_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [3]),
        .Q(ram_strb[3]),
        .R(1'b0));
  FDRE \ram_strb_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [4]),
        .Q(ram_strb[4]),
        .R(1'b0));
  FDRE \ram_strb_reg[5] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [5]),
        .Q(ram_strb[5]),
        .R(1'b0));
  FDRE \ram_strb_reg[6] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [6]),
        .Q(ram_strb[6]),
        .R(1'b0));
  FDRE \ram_strb_reg[7] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[1] [7]),
        .Q(ram_strb[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_17
   (ram_wen,
    \ram_tl_state_source_reg[1] ,
    count_9_reg,
    \enq_ptr_value_reg[4] ,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[0] ,
    maybe_full_reg_0,
    \enq_ptr_value_reg[0]_0 ,
    maybe_full_reg_1,
    count_9_reg_0,
    do_enq,
    maybe_full_reg_2,
    maybe_full_reg_3,
    maybe_full_reg_4,
    maybe_full_reg_5,
    maybe_full_reg_6,
    maybe_full_reg_7,
    maybe_full_reg_8,
    \io_axi4_0_awid[3] ,
    \io_axi4_0_awid[2] ,
    maybe_full_reg_9,
    maybe_full_reg_10,
    maybe_full_reg_11,
    maybe_full_reg_12,
    maybe_full_reg_13,
    maybe_full_reg_14,
    maybe_full_reg_15,
    maybe_full_reg_16,
    maybe_full_reg_17,
    queue_arw_deq_io_deq_bits_wen,
    io_axi4_0_araddr,
    DIA,
    io_axi4_0_arlen,
    \counter_reg[2] ,
    \counter_reg[2]_0 ,
    io_enq_bits_tl_state_source,
    \io_axi4_0_awid[1] ,
    \counter_reg[2]_1 ,
    \counter_reg[2]_2 ,
    a_first,
    \counter_reg[2]_3 ,
    \counter_reg[2]_4 ,
    \counter_reg[2]_5 ,
    \counter_reg[2]_6 ,
    io_axi4_0_arsize,
    count_9_reg_1,
    count_9_reg_2,
    \ram_extra_id_reg[0] ,
    \ram_extra_id_reg[0]_0 ,
    \ram_extra_id_reg[0]_1 ,
    \ram_extra_id_reg[0]_2 ,
    \ram_extra_id_reg[0]_3 ,
    \ram_extra_id_reg[0]_4 ,
    \ram_extra_id_reg[0]_5 ,
    \ram_extra_id_reg[0]_6 ,
    \ram_extra_id_reg[0]_7 ,
    \ram_extra_id_reg[0]_8 ,
    \ram_extra_id_reg[0]_9 ,
    \ram_extra_id_reg[0]_10 ,
    \ram_extra_id_reg[0]_11 ,
    \ram_extra_id_reg[0]_12 ,
    \ram_extra_id_reg[0]_13 ,
    \ram_extra_id_reg[0]_14 ,
    \ram_extra_id_reg[0]_15 ,
    \ram_extra_id_reg[0]_16 ,
    maybe_full_reg_18,
    maybe_full_reg_19,
    \ram_extra_id_reg[0]_17 ,
    \io_axi4_0_awaddr[29] ,
    \io_axi4_0_awlen[3] ,
    \ram_tl_state_source_reg[5] ,
    a_isPut,
    clk,
    xbar_auto_in_a_bits_size,
    resetn,
    maybe_full_reg_20,
    \enq_ptr_value_reg[4]_1 ,
    QueueCompatibility_5_io_enq_ready,
    QueueCompatibility_21_io_enq_ready,
    \enq_ptr_value_reg[4]_2 ,
    \ram_id_reg[0]_0 ,
    maybe_full_reg_21,
    io_axi4_0_rid,
    \b_delay_reg[0] ,
    \ram_id_reg[0]_1 ,
    maybe_full_reg_22,
    \b_delay_reg[0]_0 ,
    maybe_full_reg_23,
    \b_delay_reg[0]_1 ,
    maybe_full_reg_24,
    maybe_full_reg_25,
    maybe_full_reg_26,
    maybe_full_0,
    io_axi4_0_arready,
    axi4index_1_auto_in_arvalid,
    maybe_full_reg_27,
    maybe_full_reg_28,
    io_axi4_0_bid,
    \b_delay_reg[0]_2 ,
    maybe_full_reg_29,
    \b_delay_reg[0]_3 ,
    maybe_full_reg_30,
    \b_delay_reg[0]_4 ,
    \ram_id_reg[0]_2 ,
    maybe_full_reg_31,
    \b_delay_reg[0]_5 ,
    maybe_full_reg_32,
    maybe_full_reg_33,
    maybe_full_reg_34,
    maybe_full_reg_35,
    maybe_full_reg_36,
    io_axi4_0_awready,
    axi4index_1_auto_in_awvalid,
    maybe_full_reg_37,
    xbar_auto_in_a_bits_opcode,
    queue_arw_deq_io_deq_ready,
    out_arw_valid,
    \cam_a_0_bits_address_reg[31] ,
    \cam_a_0_bits_source_reg[5] ,
    write_1,
    Q,
    \count_3_reg[4] ,
    write_2,
    \cam_a_0_bits_source_reg[4] ,
    write_reg,
    D,
    xbar_auto_in_a_bits_source,
    count_21,
    count_23,
    count_20,
    count_22,
    count_13,
    count_15,
    count_12,
    count_14,
    count_17,
    count_19,
    count_16,
    count_18,
    count_9,
    count_11,
    count_8,
    count_10,
    \count_1_reg[3] ,
    \counter_reg[2]_7 ,
    \count_4_reg[3] ,
    \count_6_reg[3] ,
    \count_5_reg[3] ,
    \count_7_reg[3] ,
    maybe_full_reg_38,
    maybe_full_reg_39,
    \ram_id_reg[0]_3 ,
    io_axi4_0_rlast,
    \b_delay_reg[0]_6 ,
    \cam_a_0_bits_size_reg[0] ,
    \cam_a_0_bits_size_reg[2] );
  output ram_wen;
  output \ram_tl_state_source_reg[1] ;
  output count_9_reg;
  output \enq_ptr_value_reg[4] ;
  output [0:0]\enq_ptr_value_reg[4]_0 ;
  output \enq_ptr_value_reg[0] ;
  output maybe_full_reg_0;
  output \enq_ptr_value_reg[0]_0 ;
  output maybe_full_reg_1;
  output count_9_reg_0;
  output do_enq;
  output maybe_full_reg_2;
  output maybe_full_reg_3;
  output maybe_full_reg_4;
  output maybe_full_reg_5;
  output maybe_full_reg_6;
  output maybe_full_reg_7;
  output maybe_full_reg_8;
  output \io_axi4_0_awid[3] ;
  output \io_axi4_0_awid[2] ;
  output maybe_full_reg_9;
  output maybe_full_reg_10;
  output maybe_full_reg_11;
  output maybe_full_reg_12;
  output maybe_full_reg_13;
  output maybe_full_reg_14;
  output maybe_full_reg_15;
  output maybe_full_reg_16;
  output maybe_full_reg_17;
  output queue_arw_deq_io_deq_bits_wen;
  output [2:0]io_axi4_0_araddr;
  output [1:0]DIA;
  output [1:0]io_axi4_0_arlen;
  output \counter_reg[2] ;
  output \counter_reg[2]_0 ;
  output [3:0]io_enq_bits_tl_state_source;
  output \io_axi4_0_awid[1] ;
  output \counter_reg[2]_1 ;
  output \counter_reg[2]_2 ;
  output a_first;
  output \counter_reg[2]_3 ;
  output \counter_reg[2]_4 ;
  output \counter_reg[2]_5 ;
  output \counter_reg[2]_6 ;
  output [1:0]io_axi4_0_arsize;
  output count_9_reg_1;
  output count_9_reg_2;
  output [0:0]\ram_extra_id_reg[0] ;
  output [0:0]\ram_extra_id_reg[0]_0 ;
  output [0:0]\ram_extra_id_reg[0]_1 ;
  output [0:0]\ram_extra_id_reg[0]_2 ;
  output [0:0]\ram_extra_id_reg[0]_3 ;
  output [0:0]\ram_extra_id_reg[0]_4 ;
  output [0:0]\ram_extra_id_reg[0]_5 ;
  output [0:0]\ram_extra_id_reg[0]_6 ;
  output [0:0]\ram_extra_id_reg[0]_7 ;
  output [0:0]\ram_extra_id_reg[0]_8 ;
  output [0:0]\ram_extra_id_reg[0]_9 ;
  output [0:0]\ram_extra_id_reg[0]_10 ;
  output [0:0]\ram_extra_id_reg[0]_11 ;
  output [0:0]\ram_extra_id_reg[0]_12 ;
  output [0:0]\ram_extra_id_reg[0]_13 ;
  output [0:0]\ram_extra_id_reg[0]_14 ;
  output [0:0]\ram_extra_id_reg[0]_15 ;
  output [0:0]\ram_extra_id_reg[0]_16 ;
  output maybe_full_reg_18;
  output maybe_full_reg_19;
  output [1:0]\ram_extra_id_reg[0]_17 ;
  output [28:0]\io_axi4_0_awaddr[29] ;
  output [1:0]\io_axi4_0_awlen[3] ;
  output [2:0]\ram_tl_state_source_reg[5] ;
  input a_isPut;
  input clk;
  input [2:0]xbar_auto_in_a_bits_size;
  input resetn;
  input maybe_full_reg_20;
  input [0:0]\enq_ptr_value_reg[4]_1 ;
  input QueueCompatibility_5_io_enq_ready;
  input QueueCompatibility_21_io_enq_ready;
  input [0:0]\enq_ptr_value_reg[4]_2 ;
  input \ram_id_reg[0]_0 ;
  input maybe_full_reg_21;
  input [1:0]io_axi4_0_rid;
  input \b_delay_reg[0] ;
  input \ram_id_reg[0]_1 ;
  input maybe_full_reg_22;
  input \b_delay_reg[0]_0 ;
  input maybe_full_reg_23;
  input \b_delay_reg[0]_1 ;
  input maybe_full_reg_24;
  input maybe_full_reg_25;
  input maybe_full_reg_26;
  input maybe_full_0;
  input io_axi4_0_arready;
  input axi4index_1_auto_in_arvalid;
  input maybe_full_reg_27;
  input maybe_full_reg_28;
  input [1:0]io_axi4_0_bid;
  input \b_delay_reg[0]_2 ;
  input maybe_full_reg_29;
  input \b_delay_reg[0]_3 ;
  input maybe_full_reg_30;
  input \b_delay_reg[0]_4 ;
  input \ram_id_reg[0]_2 ;
  input maybe_full_reg_31;
  input \b_delay_reg[0]_5 ;
  input maybe_full_reg_32;
  input maybe_full_reg_33;
  input maybe_full_reg_34;
  input maybe_full_reg_35;
  input maybe_full_reg_36;
  input io_axi4_0_awready;
  input axi4index_1_auto_in_awvalid;
  input maybe_full_reg_37;
  input [0:0]xbar_auto_in_a_bits_opcode;
  input queue_arw_deq_io_deq_ready;
  input out_arw_valid;
  input [31:0]\cam_a_0_bits_address_reg[31] ;
  input \cam_a_0_bits_source_reg[5] ;
  input write_1;
  input [4:0]Q;
  input [4:0]\count_3_reg[4] ;
  input write_2;
  input \cam_a_0_bits_source_reg[4] ;
  input write_reg;
  input [4:0]D;
  input [6:0]xbar_auto_in_a_bits_source;
  input count_21;
  input count_23;
  input count_20;
  input count_22;
  input count_13;
  input count_15;
  input count_12;
  input count_14;
  input count_17;
  input count_19;
  input count_16;
  input count_18;
  input count_9;
  input count_11;
  input count_8;
  input count_10;
  input [3:0]\count_1_reg[3] ;
  input [2:0]\counter_reg[2]_7 ;
  input [3:0]\count_4_reg[3] ;
  input [3:0]\count_6_reg[3] ;
  input [3:0]\count_5_reg[3] ;
  input [3:0]\count_7_reg[3] ;
  input maybe_full_reg_38;
  input maybe_full_reg_39;
  input \ram_id_reg[0]_3 ;
  input io_axi4_0_rlast;
  input \b_delay_reg[0]_6 ;
  input [2:0]\cam_a_0_bits_size_reg[0] ;
  input [1:0]\cam_a_0_bits_size_reg[2] ;

  wire [4:0]D;
  wire [1:0]DIA;
  wire [4:0]Q;
  wire QueueCompatibility_21_io_enq_ready;
  wire QueueCompatibility_5_io_enq_ready;
  wire a_first;
  wire a_isPut;
  wire axi4index_1_auto_in_arvalid;
  wire axi4index_1_auto_in_awvalid;
  wire \b_delay_reg[0] ;
  wire \b_delay_reg[0]_0 ;
  wire \b_delay_reg[0]_1 ;
  wire \b_delay_reg[0]_2 ;
  wire \b_delay_reg[0]_3 ;
  wire \b_delay_reg[0]_4 ;
  wire \b_delay_reg[0]_5 ;
  wire \b_delay_reg[0]_6 ;
  wire [31:0]\cam_a_0_bits_address_reg[31] ;
  wire [2:0]\cam_a_0_bits_size_reg[0] ;
  wire [1:0]\cam_a_0_bits_size_reg[2] ;
  wire \cam_a_0_bits_source_reg[4] ;
  wire \cam_a_0_bits_source_reg[5] ;
  wire clk;
  wire count_10;
  wire count_11;
  wire count_12;
  wire count_13;
  wire count_14;
  wire count_15;
  wire count_16;
  wire count_17;
  wire count_18;
  wire count_19;
  wire [3:0]\count_1_reg[3] ;
  wire count_20;
  wire count_21;
  wire count_22;
  wire count_23;
  wire [4:0]\count_3_reg[4] ;
  wire [3:0]\count_4_reg[3] ;
  wire [3:0]\count_5_reg[3] ;
  wire [3:0]\count_6_reg[3] ;
  wire [3:0]\count_7_reg[3] ;
  wire count_8;
  wire count_9;
  wire count_9_reg;
  wire count_9_reg_0;
  wire count_9_reg_1;
  wire count_9_reg_2;
  wire \counter_reg[2] ;
  wire \counter_reg[2]_0 ;
  wire \counter_reg[2]_1 ;
  wire \counter_reg[2]_2 ;
  wire \counter_reg[2]_3 ;
  wire \counter_reg[2]_4 ;
  wire \counter_reg[2]_5 ;
  wire \counter_reg[2]_6 ;
  wire [2:0]\counter_reg[2]_7 ;
  wire do_enq;
  wire \enq_ptr_value_reg[0] ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[4] ;
  wire [0:0]\enq_ptr_value_reg[4]_0 ;
  wire [0:0]\enq_ptr_value_reg[4]_1 ;
  wire [0:0]\enq_ptr_value_reg[4]_2 ;
  wire [2:0]io_axi4_0_araddr;
  wire [1:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire [1:0]io_axi4_0_arsize;
  wire [28:0]\io_axi4_0_awaddr[29] ;
  wire \io_axi4_0_awid[1] ;
  wire \io_axi4_0_awid[2] ;
  wire \io_axi4_0_awid[3] ;
  wire [1:0]\io_axi4_0_awlen[3] ;
  wire io_axi4_0_awready;
  wire [1:0]io_axi4_0_bid;
  wire [1:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_wvalid_INST_0_i_22_n_0;
  wire io_axi4_0_wvalid_INST_0_i_24_n_0;
  wire io_axi4_0_wvalid_INST_0_i_25_n_0;
  wire io_axi4_0_wvalid_INST_0_i_26_n_0;
  wire io_axi4_0_wvalid_INST_0_i_27_n_0;
  wire io_axi4_0_wvalid_INST_0_i_28_n_0;
  wire [3:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_10;
  wire maybe_full_reg_11;
  wire maybe_full_reg_12;
  wire maybe_full_reg_13;
  wire maybe_full_reg_14;
  wire maybe_full_reg_15;
  wire maybe_full_reg_16;
  wire maybe_full_reg_17;
  wire maybe_full_reg_18;
  wire maybe_full_reg_19;
  wire maybe_full_reg_2;
  wire maybe_full_reg_20;
  wire maybe_full_reg_21;
  wire maybe_full_reg_22;
  wire maybe_full_reg_23;
  wire maybe_full_reg_24;
  wire maybe_full_reg_25;
  wire maybe_full_reg_26;
  wire maybe_full_reg_27;
  wire maybe_full_reg_28;
  wire maybe_full_reg_29;
  wire maybe_full_reg_3;
  wire maybe_full_reg_30;
  wire maybe_full_reg_31;
  wire maybe_full_reg_32;
  wire maybe_full_reg_33;
  wire maybe_full_reg_34;
  wire maybe_full_reg_35;
  wire maybe_full_reg_36;
  wire maybe_full_reg_37;
  wire maybe_full_reg_38;
  wire maybe_full_reg_39;
  wire maybe_full_reg_4;
  wire maybe_full_reg_5;
  wire maybe_full_reg_6;
  wire maybe_full_reg_7;
  wire maybe_full_reg_8;
  wire maybe_full_reg_9;
  wire out_arw_valid;
  wire queue_arw_deq_io_deq_bits_wen;
  wire queue_arw_deq_io_deq_ready;
  wire [31:2]ram_addr;
  wire \ram_echo_tl_state_size_reg_n_0_[0] ;
  wire \ram_echo_tl_state_size_reg_n_0_[1] ;
  wire \ram_echo_tl_state_source_reg_n_0_[1] ;
  wire \ram_echo_tl_state_source_reg_n_0_[2] ;
  wire \ram_echo_tl_state_source_reg_n_0_[3] ;
  wire \ram_echo_tl_state_source_reg_n_0_[6] ;
  wire [0:0]\ram_extra_id_reg[0] ;
  wire [0:0]\ram_extra_id_reg[0]_0 ;
  wire [0:0]\ram_extra_id_reg[0]_1 ;
  wire [0:0]\ram_extra_id_reg[0]_10 ;
  wire [0:0]\ram_extra_id_reg[0]_11 ;
  wire [0:0]\ram_extra_id_reg[0]_12 ;
  wire [0:0]\ram_extra_id_reg[0]_13 ;
  wire [0:0]\ram_extra_id_reg[0]_14 ;
  wire [0:0]\ram_extra_id_reg[0]_15 ;
  wire [0:0]\ram_extra_id_reg[0]_16 ;
  wire [1:0]\ram_extra_id_reg[0]_17 ;
  wire [0:0]\ram_extra_id_reg[0]_2 ;
  wire [0:0]\ram_extra_id_reg[0]_3 ;
  wire [0:0]\ram_extra_id_reg[0]_4 ;
  wire [0:0]\ram_extra_id_reg[0]_5 ;
  wire [0:0]\ram_extra_id_reg[0]_6 ;
  wire [0:0]\ram_extra_id_reg[0]_7 ;
  wire [0:0]\ram_extra_id_reg[0]_8 ;
  wire [0:0]\ram_extra_id_reg[0]_9 ;
  wire \ram_id_reg[0]_0 ;
  wire \ram_id_reg[0]_1 ;
  wire \ram_id_reg[0]_2 ;
  wire \ram_id_reg[0]_3 ;
  wire \ram_id_reg_n_0_[1] ;
  wire \ram_id_reg_n_0_[2] ;
  wire \ram_id_reg_n_0_[3] ;
  wire [2:0]ram_len;
  wire \ram_size_reg_n_0_[0] ;
  wire \ram_size_reg_n_0_[1] ;
  wire \ram_tl_state_size[2]_i_2__0_n_0 ;
  wire \ram_tl_state_size[2]_i_2__1_n_0 ;
  wire \ram_tl_state_size[2]_i_2__2_n_0 ;
  wire \ram_tl_state_size[2]_i_2_n_0 ;
  wire \ram_tl_state_source_reg[1] ;
  wire [2:0]\ram_tl_state_source_reg[5] ;
  wire ram_wen;
  wire resetn;
  wire write_1;
  wire write_2;
  wire write_reg;
  wire [0:0]xbar_auto_in_a_bits_opcode;
  wire [2:0]xbar_auto_in_a_bits_size;
  wire [6:0]xbar_auto_in_a_bits_source;

  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_araddr[2]_INST_0 
       (.I0(ram_addr[2]),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(\cam_a_0_bits_address_reg[31] [2]),
        .O(io_axi4_0_araddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_araddr[30]_INST_0 
       (.I0(ram_addr[30]),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(\cam_a_0_bits_address_reg[31] [30]),
        .O(io_axi4_0_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_araddr[31]_INST_0 
       (.I0(ram_addr[31]),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(\cam_a_0_bits_address_reg[31] [31]),
        .O(io_axi4_0_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_arid[1]_INST_0 
       (.I0(\ram_id_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(D[1]),
        .O(\io_axi4_0_awid[1] ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_arid[2]_INST_0 
       (.I0(\ram_id_reg_n_0_[2] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(D[2]),
        .O(\io_axi4_0_awid[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_arid[3]_INST_0 
       (.I0(\ram_id_reg_n_0_[3] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(D[3]),
        .O(\io_axi4_0_awid[3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_arlen[0]_INST_0 
       (.I0(ram_len[0]),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_size[2]),
        .O(io_axi4_0_arlen[0]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \io_axi4_0_arlen[2]_INST_0 
       (.I0(ram_len[2]),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_size[1]),
        .I3(xbar_auto_in_a_bits_size[2]),
        .O(io_axi4_0_arlen[1]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \io_axi4_0_arsize[0]_INST_0 
       (.I0(\ram_size_reg_n_0_[0] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_size[2]),
        .I3(xbar_auto_in_a_bits_size[0]),
        .O(io_axi4_0_arsize[0]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \io_axi4_0_arsize[1]_INST_0 
       (.I0(\ram_size_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_size[2]),
        .I3(xbar_auto_in_a_bits_size[1]),
        .O(io_axi4_0_arsize[1]));
  LUT5 #(
    .INIT(32'h82AA8200)) 
    io_axi4_0_wvalid_INST_0_i_10
       (.I0(\cam_a_0_bits_source_reg[5] ),
        .I1(xbar_auto_in_a_bits_opcode),
        .I2(write_1),
        .I3(io_axi4_0_wvalid_INST_0_i_28_n_0),
        .I4(Q[4]),
        .O(\counter_reg[2] ));
  LUT3 #(
    .INIT(8'h01)) 
    io_axi4_0_wvalid_INST_0_i_21
       (.I0(\counter_reg[2]_7 [0]),
        .I1(\counter_reg[2]_7 [1]),
        .I2(\counter_reg[2]_7 [2]),
        .O(a_first));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_22
       (.I0(\count_3_reg[4] [0]),
        .I1(\count_3_reg[4] [1]),
        .I2(\count_3_reg[4] [3]),
        .I3(\count_3_reg[4] [2]),
        .O(io_axi4_0_wvalid_INST_0_i_22_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    io_axi4_0_wvalid_INST_0_i_24
       (.I0(count_13),
        .I1(count_15),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(xbar_auto_in_a_bits_source[1]),
        .I4(count_12),
        .I5(count_14),
        .O(io_axi4_0_wvalid_INST_0_i_24_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    io_axi4_0_wvalid_INST_0_i_25
       (.I0(count_21),
        .I1(count_23),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(xbar_auto_in_a_bits_source[1]),
        .I4(count_20),
        .I5(count_22),
        .O(io_axi4_0_wvalid_INST_0_i_25_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    io_axi4_0_wvalid_INST_0_i_26
       (.I0(count_9),
        .I1(count_11),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(xbar_auto_in_a_bits_source[1]),
        .I4(count_8),
        .I5(count_10),
        .O(io_axi4_0_wvalid_INST_0_i_26_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    io_axi4_0_wvalid_INST_0_i_27
       (.I0(count_17),
        .I1(count_19),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(xbar_auto_in_a_bits_source[1]),
        .I4(count_16),
        .I5(count_18),
        .O(io_axi4_0_wvalid_INST_0_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_28
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(io_axi4_0_wvalid_INST_0_i_28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_29
       (.I0(\count_5_reg[3] [0]),
        .I1(\count_5_reg[3] [1]),
        .I2(\count_5_reg[3] [3]),
        .I3(\count_5_reg[3] [2]),
        .O(\counter_reg[2]_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_30
       (.I0(\count_7_reg[3] [0]),
        .I1(\count_7_reg[3] [1]),
        .I2(\count_7_reg[3] [3]),
        .I3(\count_7_reg[3] [2]),
        .O(\counter_reg[2]_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_31
       (.I0(\count_4_reg[3] [0]),
        .I1(\count_4_reg[3] [1]),
        .I2(\count_4_reg[3] [3]),
        .I3(\count_4_reg[3] [2]),
        .O(\counter_reg[2]_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_32
       (.I0(\count_6_reg[3] [0]),
        .I1(\count_6_reg[3] [1]),
        .I2(\count_6_reg[3] [3]),
        .I3(\count_6_reg[3] [2]),
        .O(\counter_reg[2]_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    io_axi4_0_wvalid_INST_0_i_33
       (.I0(\count_1_reg[3] [0]),
        .I1(\count_1_reg[3] [1]),
        .I2(\count_1_reg[3] [3]),
        .I3(\count_1_reg[3] [2]),
        .O(\counter_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE22E0000)) 
    io_axi4_0_wvalid_INST_0_i_8
       (.I0(\count_3_reg[4] [4]),
        .I1(io_axi4_0_wvalid_INST_0_i_22_n_0),
        .I2(write_2),
        .I3(xbar_auto_in_a_bits_opcode),
        .I4(\cam_a_0_bits_source_reg[4] ),
        .I5(write_reg),
        .O(\counter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    io_axi4_0_wvalid_INST_0_i_9
       (.I0(io_axi4_0_wvalid_INST_0_i_24_n_0),
        .I1(io_axi4_0_wvalid_INST_0_i_25_n_0),
        .I2(xbar_auto_in_a_bits_source[3]),
        .I3(xbar_auto_in_a_bits_source[2]),
        .I4(io_axi4_0_wvalid_INST_0_i_26_n_0),
        .I5(io_axi4_0_wvalid_INST_0_i_27_n_0),
        .O(\counter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFBAAFFAA)) 
    maybe_full_i_1__10
       (.I0(\ram_extra_id_reg[0]_6 ),
        .I1(io_axi4_0_rid[1]),
        .I2(io_axi4_0_rid[0]),
        .I3(maybe_full_reg_39),
        .I4(io_axi4_0_rlast),
        .I5(\b_delay_reg[0]_6 ),
        .O(maybe_full_reg_19));
  LUT6 #(
    .INIT(64'h02F2F2F2F2F2F2F2)) 
    maybe_full_i_1__19
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_21),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_rid[1]),
        .I5(\b_delay_reg[0] ),
        .O(maybe_full_reg_2));
  LUT6 #(
    .INIT(64'h02F2F2F2F2F2F2F2)) 
    maybe_full_i_1__20
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_22),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_rid[1]),
        .I5(\b_delay_reg[0]_0 ),
        .O(maybe_full_reg_3));
  LUT6 #(
    .INIT(64'h02F2F2F2F2F2F2F2)) 
    maybe_full_i_1__21
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_23),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_rid[1]),
        .I5(\b_delay_reg[0]_1 ),
        .O(maybe_full_reg_4));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__22
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_24),
        .I3(io_axi4_0_rid[1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\b_delay_reg[0] ),
        .O(maybe_full_reg_5));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__23
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_25),
        .I3(io_axi4_0_rid[1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\b_delay_reg[0]_0 ),
        .O(maybe_full_reg_6));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__24
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_26),
        .I3(io_axi4_0_rid[1]),
        .I4(io_axi4_0_rid[0]),
        .I5(\b_delay_reg[0]_1 ),
        .O(maybe_full_reg_7));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__25
       (.I0(maybe_full_reg_0),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_0),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_rid[1]),
        .I5(\b_delay_reg[0] ),
        .O(maybe_full_reg_8));
  LUT6 #(
    .INIT(64'h02F2F2F2F2F2F2F2)) 
    maybe_full_i_1__26
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_28),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\b_delay_reg[0]_2 ),
        .O(maybe_full_reg_9));
  LUT6 #(
    .INIT(64'h02F2F2F2F2F2F2F2)) 
    maybe_full_i_1__27
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_29),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\b_delay_reg[0]_3 ),
        .O(maybe_full_reg_10));
  LUT6 #(
    .INIT(64'h02F2F2F2F2F2F2F2)) 
    maybe_full_i_1__28
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_30),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\b_delay_reg[0]_4 ),
        .O(maybe_full_reg_11));
  LUT6 #(
    .INIT(64'h08F8F8F8F8F8F8F8)) 
    maybe_full_i_1__29
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\ram_id_reg[0]_2 ),
        .I2(maybe_full_reg_31),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\b_delay_reg[0]_5 ),
        .O(maybe_full_reg_12));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__30
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_32),
        .I3(io_axi4_0_bid[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\b_delay_reg[0]_2 ),
        .O(maybe_full_reg_13));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__31
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_33),
        .I3(io_axi4_0_bid[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\b_delay_reg[0]_3 ),
        .O(maybe_full_reg_14));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__32
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_34),
        .I3(io_axi4_0_bid[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\b_delay_reg[0]_4 ),
        .O(maybe_full_reg_15));
  LUT6 #(
    .INIT(64'hF8F808F8F8F8F8F8)) 
    maybe_full_i_1__33
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\ram_id_reg[0]_2 ),
        .I2(maybe_full_reg_35),
        .I3(io_axi4_0_bid[1]),
        .I4(io_axi4_0_bid[0]),
        .I5(\b_delay_reg[0]_5 ),
        .O(maybe_full_reg_16));
  LUT6 #(
    .INIT(64'hF2F202F2F2F2F2F2)) 
    maybe_full_i_1__34
       (.I0(maybe_full_reg_1),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_36),
        .I3(io_axi4_0_bid[0]),
        .I4(io_axi4_0_bid[1]),
        .I5(\b_delay_reg[0]_2 ),
        .O(maybe_full_reg_17));
  LUT6 #(
    .INIT(64'hFFAAFFAABFAAFFAA)) 
    maybe_full_i_1__9
       (.I0(\ram_extra_id_reg[0]_2 ),
        .I1(io_axi4_0_rid[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(maybe_full_reg_38),
        .I4(io_axi4_0_rlast),
        .I5(\b_delay_reg[0]_6 ),
        .O(maybe_full_reg_18));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_reg_20),
        .Q(\ram_tl_state_source_reg[1] ),
        .R(resetn));
  FDRE \ram_addr_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [0]),
        .Q(\io_axi4_0_awaddr[29] [0]),
        .R(1'b0));
  FDRE \ram_addr_reg[10] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [10]),
        .Q(\io_axi4_0_awaddr[29] [9]),
        .R(1'b0));
  FDRE \ram_addr_reg[11] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [11]),
        .Q(\io_axi4_0_awaddr[29] [10]),
        .R(1'b0));
  FDRE \ram_addr_reg[12] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [12]),
        .Q(\io_axi4_0_awaddr[29] [11]),
        .R(1'b0));
  FDRE \ram_addr_reg[13] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [13]),
        .Q(\io_axi4_0_awaddr[29] [12]),
        .R(1'b0));
  FDRE \ram_addr_reg[14] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [14]),
        .Q(\io_axi4_0_awaddr[29] [13]),
        .R(1'b0));
  FDRE \ram_addr_reg[15] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [15]),
        .Q(\io_axi4_0_awaddr[29] [14]),
        .R(1'b0));
  FDRE \ram_addr_reg[16] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [16]),
        .Q(\io_axi4_0_awaddr[29] [15]),
        .R(1'b0));
  FDRE \ram_addr_reg[17] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [17]),
        .Q(\io_axi4_0_awaddr[29] [16]),
        .R(1'b0));
  FDRE \ram_addr_reg[18] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [18]),
        .Q(\io_axi4_0_awaddr[29] [17]),
        .R(1'b0));
  FDRE \ram_addr_reg[19] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [19]),
        .Q(\io_axi4_0_awaddr[29] [18]),
        .R(1'b0));
  FDRE \ram_addr_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [1]),
        .Q(\io_axi4_0_awaddr[29] [1]),
        .R(1'b0));
  FDRE \ram_addr_reg[20] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [20]),
        .Q(\io_axi4_0_awaddr[29] [19]),
        .R(1'b0));
  FDRE \ram_addr_reg[21] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [21]),
        .Q(\io_axi4_0_awaddr[29] [20]),
        .R(1'b0));
  FDRE \ram_addr_reg[22] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [22]),
        .Q(\io_axi4_0_awaddr[29] [21]),
        .R(1'b0));
  FDRE \ram_addr_reg[23] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [23]),
        .Q(\io_axi4_0_awaddr[29] [22]),
        .R(1'b0));
  FDRE \ram_addr_reg[24] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [24]),
        .Q(\io_axi4_0_awaddr[29] [23]),
        .R(1'b0));
  FDRE \ram_addr_reg[25] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [25]),
        .Q(\io_axi4_0_awaddr[29] [24]),
        .R(1'b0));
  FDRE \ram_addr_reg[26] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [26]),
        .Q(\io_axi4_0_awaddr[29] [25]),
        .R(1'b0));
  FDRE \ram_addr_reg[27] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [27]),
        .Q(\io_axi4_0_awaddr[29] [26]),
        .R(1'b0));
  FDRE \ram_addr_reg[28] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [28]),
        .Q(\io_axi4_0_awaddr[29] [27]),
        .R(1'b0));
  FDRE \ram_addr_reg[29] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [29]),
        .Q(\io_axi4_0_awaddr[29] [28]),
        .R(1'b0));
  FDRE \ram_addr_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [2]),
        .Q(ram_addr[2]),
        .R(1'b0));
  FDRE \ram_addr_reg[30] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [30]),
        .Q(ram_addr[30]),
        .R(1'b0));
  FDRE \ram_addr_reg[31] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [31]),
        .Q(ram_addr[31]),
        .R(1'b0));
  FDRE \ram_addr_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [3]),
        .Q(\io_axi4_0_awaddr[29] [2]),
        .R(1'b0));
  FDRE \ram_addr_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [4]),
        .Q(\io_axi4_0_awaddr[29] [3]),
        .R(1'b0));
  FDRE \ram_addr_reg[5] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [5]),
        .Q(\io_axi4_0_awaddr[29] [4]),
        .R(1'b0));
  FDRE \ram_addr_reg[6] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [6]),
        .Q(\io_axi4_0_awaddr[29] [5]),
        .R(1'b0));
  FDRE \ram_addr_reg[7] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [7]),
        .Q(\io_axi4_0_awaddr[29] [6]),
        .R(1'b0));
  FDRE \ram_addr_reg[8] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [8]),
        .Q(\io_axi4_0_awaddr[29] [7]),
        .R(1'b0));
  FDRE \ram_addr_reg[9] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_address_reg[31] [9]),
        .Q(\io_axi4_0_awaddr[29] [8]),
        .R(1'b0));
  FDRE \ram_echo_tl_state_size_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_size[0]),
        .Q(\ram_echo_tl_state_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_echo_tl_state_size_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_size[1]),
        .Q(\ram_echo_tl_state_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[0]),
        .Q(\ram_tl_state_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[1]),
        .Q(\ram_echo_tl_state_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[2]),
        .Q(\ram_echo_tl_state_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[3]),
        .Q(\ram_echo_tl_state_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[4]),
        .Q(\ram_tl_state_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[5] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[5]),
        .Q(\ram_tl_state_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_echo_tl_state_source_reg[6] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_source[6]),
        .Q(\ram_echo_tl_state_source_reg_n_0_[6] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__0
       (.I0(\enq_ptr_value_reg[4] ),
        .I1(\enq_ptr_value_reg[4]_1 ),
        .O(count_9_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__4
       (.I0(do_enq),
        .I1(\enq_ptr_value_reg[4]_2 ),
        .O(count_9_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1
       (.I0(\enq_ptr_value_reg[4] ),
        .I1(\enq_ptr_value_reg[4]_1 ),
        .O(count_9_reg));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1__4
       (.I0(do_enq),
        .I1(\enq_ptr_value_reg[4]_2 ),
        .O(count_9_reg_0));
  LUT3 #(
    .INIT(8'h10)) 
    \ram_id[4]_i_1 
       (.I0(\ram_tl_state_source_reg[1] ),
        .I1(queue_arw_deq_io_deq_ready),
        .I2(out_arw_valid),
        .O(maybe_full));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \ram_id[4]_i_4 
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(ram_wen),
        .I2(\ram_tl_state_source_reg[1] ),
        .O(queue_arw_deq_io_deq_bits_wen));
  FDRE \ram_id_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[0]),
        .Q(\ram_extra_id_reg[0]_17 [0]),
        .R(1'b0));
  FDRE \ram_id_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[1]),
        .Q(\ram_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_id_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[2]),
        .Q(\ram_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_id_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[3]),
        .Q(\ram_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_id_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(D[4]),
        .Q(\ram_extra_id_reg[0]_17 [1]),
        .R(1'b0));
  FDRE \ram_len_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(xbar_auto_in_a_bits_size[2]),
        .Q(ram_len[0]),
        .R(1'b0));
  FDRE \ram_len_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[0] [0]),
        .Q(\io_axi4_0_awlen[3] [0]),
        .R(1'b0));
  FDRE \ram_len_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[0] [1]),
        .Q(ram_len[2]),
        .R(1'b0));
  FDRE \ram_len_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[0] [2]),
        .Q(\io_axi4_0_awlen[3] [1]),
        .R(1'b0));
  FDRE \ram_size_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[2] [0]),
        .Q(\ram_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_size_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_a_0_bits_size_reg[2] [1]),
        .Q(\ram_size_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1 
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_21),
        .O(\ram_extra_id_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__0 
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_22),
        .O(\ram_extra_id_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__1 
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_23),
        .O(\ram_extra_id_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__10 
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_30),
        .O(\ram_extra_id_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ram_tl_state_size[2]_i_1__11 
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\ram_id_reg[0]_2 ),
        .I2(maybe_full_reg_31),
        .O(\ram_extra_id_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__12 
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_32),
        .O(\ram_extra_id_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__13 
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_33),
        .O(\ram_extra_id_reg[0]_13 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__14 
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_34),
        .O(\ram_extra_id_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ram_tl_state_size[2]_i_1__15 
       (.I0(\ram_tl_state_size[2]_i_2__1_n_0 ),
        .I1(\ram_id_reg[0]_2 ),
        .I2(maybe_full_reg_35),
        .O(\ram_extra_id_reg[0]_15 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__16 
       (.I0(maybe_full_reg_1),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_36),
        .O(\ram_extra_id_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ram_tl_state_size[2]_i_1__2 
       (.I0(\ram_tl_state_size[2]_i_2__0_n_0 ),
        .I1(\ram_id_reg[0]_2 ),
        .I2(maybe_full_reg_38),
        .O(\ram_extra_id_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__3 
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_24),
        .O(\ram_extra_id_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__4 
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_25),
        .O(\ram_extra_id_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__5 
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_26),
        .O(\ram_extra_id_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ram_tl_state_size[2]_i_1__6 
       (.I0(\ram_tl_state_size[2]_i_2_n_0 ),
        .I1(\ram_id_reg[0]_2 ),
        .I2(maybe_full_reg_39),
        .O(\ram_extra_id_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__7 
       (.I0(maybe_full_reg_0),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_0),
        .O(\ram_extra_id_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__8 
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\ram_id_reg[0]_0 ),
        .I2(maybe_full_reg_28),
        .O(\ram_extra_id_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ram_tl_state_size[2]_i_1__9 
       (.I0(\ram_tl_state_size[2]_i_2__2_n_0 ),
        .I1(\ram_id_reg[0]_1 ),
        .I2(maybe_full_reg_29),
        .O(\ram_extra_id_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ram_tl_state_size[2]_i_2 
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\io_axi4_0_awid[2] ),
        .I3(\io_axi4_0_awid[3] ),
        .O(\ram_tl_state_size[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ram_tl_state_size[2]_i_2__0 
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\io_axi4_0_awid[3] ),
        .I3(\io_axi4_0_awid[2] ),
        .O(\ram_tl_state_size[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ram_tl_state_size[2]_i_2__1 
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\io_axi4_0_awid[2] ),
        .I3(\io_axi4_0_awid[3] ),
        .O(\ram_tl_state_size[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ram_tl_state_size[2]_i_2__2 
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\io_axi4_0_awid[3] ),
        .I3(\io_axi4_0_awid[2] ),
        .O(\ram_tl_state_size[2]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__1
       (.I0(QueueCompatibility_5_io_enq_ready),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_0),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__10
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\io_axi4_0_awid[3] ),
        .I3(\io_axi4_0_awid[2] ),
        .I4(\enq_ptr_value_reg[0] ),
        .I5(maybe_full_reg_37),
        .O(do_enq));
  LUT3 #(
    .INIT(8'h20)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__4
       (.I0(QueueCompatibility_21_io_enq_ready),
        .I1(\enq_ptr_value_reg[0] ),
        .I2(maybe_full_reg_1),
        .O(\enq_ptr_value_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__7
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\io_axi4_0_awid[3] ),
        .I3(\io_axi4_0_awid[2] ),
        .I4(\enq_ptr_value_reg[0] ),
        .I5(maybe_full_reg_27),
        .O(\enq_ptr_value_reg[4] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_tl_state_size_reg_0_31_0_3_i_2
       (.I0(\io_axi4_0_awid[1] ),
        .I1(\ram_id_reg[0]_3 ),
        .O(\enq_ptr_value_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__10
       (.I0(\ram_echo_tl_state_size_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_size[1]),
        .O(DIA[1]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__11
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\io_axi4_0_awid[3] ),
        .I3(\io_axi4_0_awid[2] ),
        .O(maybe_full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__12
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\io_axi4_0_awid[3] ),
        .I3(\io_axi4_0_awid[2] ),
        .O(maybe_full_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_tl_state_size_reg_0_31_0_3_i_3__12
       (.I0(\ram_echo_tl_state_size_reg_n_0_[0] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_size[0]),
        .O(DIA[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_tl_state_source_reg_0_31_0_5_i_1
       (.I0(\ram_echo_tl_state_source_reg_n_0_[1] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_source[1]),
        .O(io_enq_bits_tl_state_source[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_tl_state_source_reg_0_31_0_5_i_3
       (.I0(\ram_echo_tl_state_source_reg_n_0_[3] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_source[3]),
        .O(io_enq_bits_tl_state_source[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_tl_state_source_reg_0_31_0_5_i_4
       (.I0(\ram_echo_tl_state_source_reg_n_0_[2] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_source[2]),
        .O(io_enq_bits_tl_state_source[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_tl_state_source_reg_0_31_6_6_i_1
       (.I0(\ram_echo_tl_state_source_reg_n_0_[6] ),
        .I1(\ram_tl_state_source_reg[1] ),
        .I2(xbar_auto_in_a_bits_source[6]),
        .O(io_enq_bits_tl_state_source[3]));
  FDRE \ram_wen_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(a_isPut),
        .Q(ram_wen),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_18
   (maybe_full_reg_0,
    \beatsLeft_reg[3] ,
    Q,
    E,
    D,
    \counter_reg[0] ,
    \a_last_counter_reg[3] ,
    idle_reg,
    xbar_auto_in_d_bits_opcode,
    \beatsLeft_reg[0] ,
    idle0,
    idle_reg_0,
    err_auto_in_d_bits_opcode,
    \counter_reg[1] ,
    \counter_reg[2] ,
    \saved_source_reg[5] ,
    resetn,
    clk,
    \beatsLeft_reg[0]_0 ,
    beatsLeft,
    state_1_reg,
    \counter_reg[3] ,
    \a_last_counter_reg[3]_0 ,
    \a_last_counter_reg[0] ,
    full,
    xbar_auto_out_1_a_valid,
    muxStateEarly_0,
    state_1_reg_0,
    muxStateEarly_1,
    \readys_mask_reg[0] ,
    \ram_size_reg[2]_0 ,
    idle,
    \cdc_reg_reg[16] ,
    \beatsLeft_reg[1] ,
    err_auto_in_d_ready,
    \a_last_counter_reg[1] ,
    full_reg,
    \saved_opcode_reg[2] ,
    \saved_size_reg[2] ,
    \saved_source_reg[6] );
  output maybe_full_reg_0;
  output \beatsLeft_reg[3] ;
  output [2:0]Q;
  output [0:0]E;
  output [3:0]D;
  output \counter_reg[0] ;
  output [3:0]\a_last_counter_reg[3] ;
  output [1:0]idle_reg;
  output [0:0]xbar_auto_in_d_bits_opcode;
  output \beatsLeft_reg[0] ;
  output idle0;
  output idle_reg_0;
  output [0:0]err_auto_in_d_bits_opcode;
  output \counter_reg[1] ;
  output \counter_reg[2] ;
  output [6:0]\saved_source_reg[5] ;
  input resetn;
  input clk;
  input \beatsLeft_reg[0]_0 ;
  input [2:0]beatsLeft;
  input state_1_reg;
  input [3:0]\counter_reg[3] ;
  input [3:0]\a_last_counter_reg[3]_0 ;
  input \a_last_counter_reg[0] ;
  input full;
  input xbar_auto_out_1_a_valid;
  input muxStateEarly_0;
  input state_1_reg_0;
  input muxStateEarly_1;
  input \readys_mask_reg[0] ;
  input \ram_size_reg[2]_0 ;
  input idle;
  input \cdc_reg_reg[16] ;
  input \beatsLeft_reg[1] ;
  input err_auto_in_d_ready;
  input \a_last_counter_reg[1] ;
  input [0:0]full_reg;
  input [2:0]\saved_opcode_reg[2] ;
  input [2:0]\saved_size_reg[2] ;
  input [6:0]\saved_source_reg[6] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]a_io_deq_bits_opcode;
  wire \a_last_counter[2]_i_2_n_0 ;
  wire \a_last_counter[3]_i_3_n_0 ;
  wire \a_last_counter[3]_i_4_n_0 ;
  wire \a_last_counter[3]_i_6_n_0 ;
  wire \a_last_counter_reg[0] ;
  wire \a_last_counter_reg[1] ;
  wire [3:0]\a_last_counter_reg[3] ;
  wire [3:0]\a_last_counter_reg[3]_0 ;
  wire [2:0]beatsLeft;
  wire \beatsLeft[3]_i_2__0_n_0 ;
  wire \beatsLeft_reg[0] ;
  wire \beatsLeft_reg[0]_0 ;
  wire \beatsLeft_reg[1] ;
  wire \beatsLeft_reg[3] ;
  wire \cdc_reg_reg[16] ;
  wire clk;
  wire \counter_reg[0] ;
  wire \counter_reg[1] ;
  wire \counter_reg[2] ;
  wire [3:0]\counter_reg[3] ;
  wire [0:0]err_auto_in_d_bits_opcode;
  wire err_auto_in_d_ready;
  wire full;
  wire [0:0]full_reg;
  wire idle;
  wire idle0;
  wire [1:0]idle_reg;
  wire idle_reg_0;
  wire maybe_full_i_1__37_n_0;
  wire maybe_full_reg_0;
  wire muxStateEarly_0;
  wire muxStateEarly_1;
  wire \ram_size_reg[2]_0 ;
  wire \readys_mask_reg[0] ;
  wire resetn;
  wire [2:0]\saved_opcode_reg[2] ;
  wire [2:0]\saved_size_reg[2] ;
  wire [6:0]\saved_source_reg[5] ;
  wire [6:0]\saved_source_reg[6] ;
  wire state_1_reg;
  wire state_1_reg_0;
  wire [0:0]xbar_auto_in_d_bits_opcode;
  wire xbar_auto_out_1_a_valid;

  LUT6 #(
    .INIT(64'h1515151115111511)) 
    \a_last_counter[0]_i_1 
       (.I0(\a_last_counter_reg[3]_0 [0]),
        .I1(\a_last_counter_reg[0] ),
        .I2(idle_reg[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\a_last_counter_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF00FF00FF00FF002)) 
    \a_last_counter[1]_i_1 
       (.I0(Q[2]),
        .I1(idle_reg[1]),
        .I2(\a_last_counter_reg[3]_0 [0]),
        .I3(\a_last_counter_reg[3]_0 [1]),
        .I4(\a_last_counter_reg[3]_0 [3]),
        .I5(\a_last_counter_reg[3]_0 [2]),
        .O(\a_last_counter_reg[3] [1]));
  LUT6 #(
    .INIT(64'h54FF54FFFF545454)) 
    \a_last_counter[2]_i_1 
       (.I0(\a_last_counter[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\a_last_counter_reg[1] ),
        .I4(\a_last_counter_reg[3]_0 [3]),
        .I5(\a_last_counter_reg[3]_0 [2]),
        .O(\a_last_counter_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \a_last_counter[2]_i_2 
       (.I0(\a_last_counter_reg[3]_0 [2]),
        .I1(\a_last_counter_reg[3]_0 [3]),
        .I2(\a_last_counter_reg[3]_0 [1]),
        .I3(\a_last_counter_reg[3]_0 [0]),
        .I4(idle_reg[1]),
        .I5(Q[2]),
        .O(\a_last_counter[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \a_last_counter[3]_i_1 
       (.I0(state_1_reg),
        .I1(\a_last_counter[3]_i_3_n_0 ),
        .I2(\a_last_counter[3]_i_4_n_0 ),
        .I3(maybe_full_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF00FF00004000)) 
    \a_last_counter[3]_i_2 
       (.I0(idle_reg[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\a_last_counter_reg[1] ),
        .I4(\a_last_counter_reg[3]_0 [2]),
        .I5(\a_last_counter_reg[3]_0 [3]),
        .O(\a_last_counter_reg[3] [3]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDD5DD)) 
    \a_last_counter[3]_i_3 
       (.I0(idle),
        .I1(\counter_reg[0] ),
        .I2(\counter_reg[3] [1]),
        .I3(\counter_reg[3] [0]),
        .I4(\counter_reg[3] [3]),
        .I5(\counter_reg[3] [2]),
        .O(\a_last_counter[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \a_last_counter[3]_i_4 
       (.I0(\a_last_counter[3]_i_6_n_0 ),
        .I1(\a_last_counter_reg[3]_0 [2]),
        .I2(\a_last_counter_reg[3]_0 [3]),
        .I3(\a_last_counter_reg[3]_0 [0]),
        .I4(\a_last_counter_reg[3]_0 [1]),
        .O(\a_last_counter[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABBB)) 
    \a_last_counter[3]_i_6 
       (.I0(idle_reg[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\a_last_counter[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000202800000000)) 
    \beatsLeft[0]_i_2__0 
       (.I0(\readys_mask_reg[0] ),
        .I1(idle_reg[1]),
        .I2(idle_reg[0]),
        .I3(a_io_deq_bits_opcode),
        .I4(state_1_reg_0),
        .I5(\ram_size_reg[2]_0 ),
        .O(\beatsLeft_reg[0] ));
  LUT6 #(
    .INIT(64'h00EA000000EAEA00)) 
    \beatsLeft[0]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(idle_reg[1]),
        .I4(idle_reg[0]),
        .I5(a_io_deq_bits_opcode),
        .O(\counter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h2028)) 
    \beatsLeft[1]_i_4 
       (.I0(Q[2]),
        .I1(idle_reg[1]),
        .I2(idle_reg[0]),
        .I3(a_io_deq_bits_opcode),
        .O(\counter_reg[1] ));
  LUT6 #(
    .INIT(64'h1C001C001C000000)) 
    \beatsLeft[2]_i_2__0 
       (.I0(a_io_deq_bits_opcode),
        .I1(idle_reg[0]),
        .I2(idle_reg[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\counter_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    \beatsLeft[3]_i_1__0 
       (.I0(\beatsLeft[3]_i_2__0_n_0 ),
        .I1(Q[1]),
        .I2(\beatsLeft_reg[0]_0 ),
        .I3(beatsLeft[1]),
        .I4(beatsLeft[0]),
        .I5(beatsLeft[2]),
        .O(\beatsLeft_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFE3FFFFFFFFFF)) 
    \beatsLeft[3]_i_2__0 
       (.I0(a_io_deq_bits_opcode),
        .I1(idle_reg[0]),
        .I2(idle_reg[1]),
        .I3(Q[2]),
        .I4(\beatsLeft_reg[1] ),
        .I5(err_auto_in_d_ready),
        .O(\beatsLeft[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333332)) 
    \counter[0]_i_1__1 
       (.I0(\counter_reg[0] ),
        .I1(\counter_reg[3] [0]),
        .I2(\counter_reg[3] [1]),
        .I3(\counter_reg[3] [3]),
        .I4(\counter_reg[3] [2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hC3C3C3C2)) 
    \counter[1]_i_1__1 
       (.I0(\counter_reg[1] ),
        .I1(\counter_reg[3] [0]),
        .I2(\counter_reg[3] [1]),
        .I3(\counter_reg[3] [3]),
        .I4(\counter_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFCFC0302)) 
    \counter[2]_i_1__0 
       (.I0(\counter_reg[2] ),
        .I1(\counter_reg[3] [0]),
        .I2(\counter_reg[3] [1]),
        .I3(\counter_reg[3] [3]),
        .I4(\counter_reg[3] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF00008)) 
    \counter[3]_i_2__0 
       (.I0(Q[1]),
        .I1(\counter_reg[1] ),
        .I2(\counter_reg[3] [0]),
        .I3(\counter_reg[3] [1]),
        .I4(\counter_reg[3] [3]),
        .I5(\counter_reg[3] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    idle_i_1
       (.I0(idle_reg[0]),
        .I1(idle_reg[1]),
        .I2(state_1_reg),
        .I3(idle_reg_0),
        .I4(idle),
        .I5(\cdc_reg_reg[16] ),
        .O(idle0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    idle_i_3
       (.I0(\a_last_counter[3]_i_4_n_0 ),
        .I1(idle),
        .I2(maybe_full_reg_0),
        .O(idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h0046)) 
    io_axi4_0_bready_INST_0_i_5
       (.I0(idle_reg[1]),
        .I1(idle_reg[0]),
        .I2(a_io_deq_bits_opcode),
        .I3(state_1_reg_0),
        .O(err_auto_in_d_bits_opcode));
  LUT6 #(
    .INIT(64'h0EFE0E0E0EFE0EFE)) 
    maybe_full_i_1__37
       (.I0(full),
        .I1(xbar_auto_out_1_a_valid),
        .I2(maybe_full_reg_0),
        .I3(\a_last_counter[3]_i_4_n_0 ),
        .I4(\a_last_counter[3]_i_3_n_0 ),
        .I5(state_1_reg),
        .O(maybe_full_i_1__37_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__37_n_0),
        .Q(maybe_full_reg_0),
        .R(resetn));
  LUT6 #(
    .INIT(64'hAAAAAAEA00000000)) 
    \ram_opcode[1]_i_2 
       (.I0(muxStateEarly_0),
        .I1(idle_reg[1]),
        .I2(a_io_deq_bits_opcode),
        .I3(idle_reg[0]),
        .I4(state_1_reg_0),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_d_bits_opcode));
  FDRE \ram_opcode_reg[0] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_opcode_reg[2] [0]),
        .Q(a_io_deq_bits_opcode),
        .R(1'b0));
  FDRE \ram_opcode_reg[1] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_opcode_reg[2] [1]),
        .Q(idle_reg[0]),
        .R(1'b0));
  FDRE \ram_opcode_reg[2] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_opcode_reg[2] [2]),
        .Q(idle_reg[1]),
        .R(1'b0));
  FDRE \ram_size_reg[0] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_size_reg[2] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ram_size_reg[1] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_size_reg[2] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ram_size_reg[2] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_size_reg[2] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ram_source_reg[0] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [0]),
        .Q(\saved_source_reg[5] [0]),
        .R(1'b0));
  FDRE \ram_source_reg[1] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [1]),
        .Q(\saved_source_reg[5] [1]),
        .R(1'b0));
  FDRE \ram_source_reg[2] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [2]),
        .Q(\saved_source_reg[5] [2]),
        .R(1'b0));
  FDRE \ram_source_reg[3] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [3]),
        .Q(\saved_source_reg[5] [3]),
        .R(1'b0));
  FDRE \ram_source_reg[4] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [4]),
        .Q(\saved_source_reg[5] [4]),
        .R(1'b0));
  FDRE \ram_source_reg[5] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [5]),
        .Q(\saved_source_reg[5] [5]),
        .R(1'b0));
  FDRE \ram_source_reg[6] 
       (.C(clk),
        .CE(full_reg),
        .D(\saved_source_reg[6] [6]),
        .Q(\saved_source_reg[5] [6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_19
   (maybe_full_reg_0,
    \beatsLeft_reg[1] ,
    \beatsLeft_reg[1]_0 ,
    err_auto_in_d_ready,
    count_reg,
    \saved_size_reg[2] ,
    muxStateEarly_0,
    state_1_reg,
    flight_79_reg,
    \saved_source_reg[1] ,
    flight_77_reg,
    flight_71_reg,
    flight_69_reg,
    flight_78_reg,
    flight_76_reg,
    flight_70_reg,
    flight_68_reg,
    flight_111_reg,
    flight_109_reg,
    flight_103_reg,
    flight_101_reg,
    flight_47_reg,
    flight_45_reg,
    flight_39_reg,
    flight_37_reg,
    flight_110_reg,
    flight_108_reg,
    flight_102_reg,
    flight_100_reg,
    flight_46_reg,
    flight_44_reg,
    flight_38_reg,
    flight_36_reg,
    flight_64_reg,
    flight_74_reg,
    flight_72_reg,
    flight_66_reg,
    flight_75_reg,
    flight_73_reg,
    flight_67_reg,
    flight_65_reg,
    flight_96_reg,
    flight_106_reg,
    flight_104_reg,
    flight_98_reg,
    flight_32_reg,
    flight_42_reg,
    flight_40_reg,
    flight_34_reg,
    flight_107_reg,
    flight_105_reg,
    flight_99_reg,
    flight_97_reg,
    flight_43_reg,
    flight_41_reg,
    flight_35_reg,
    flight_33_reg,
    flight_95_reg,
    flight_93_reg,
    flight_87_reg,
    flight_85_reg,
    flight_31_reg,
    flight_29_reg,
    flight_23_reg,
    flight_21_reg,
    flight_94_reg,
    flight_92_reg,
    flight_86_reg,
    flight_84_reg,
    flight_30_reg,
    flight_28_reg,
    flight_22_reg,
    flight_20_reg,
    flight_63_reg,
    flight_61_reg,
    flight_55_reg,
    flight_53_reg,
    flight_127_reg,
    flight_125_reg,
    flight_119_reg,
    flight_117_reg,
    flight_62_reg,
    flight_60_reg,
    flight_54_reg,
    flight_52_reg,
    flight_126_reg,
    flight_124_reg,
    flight_118_reg,
    flight_116_reg,
    flight_80_reg,
    flight_90_reg,
    flight_88_reg,
    flight_82_reg,
    flight_16_reg,
    flight_26_reg,
    flight_24_reg,
    flight_18_reg,
    flight_91_reg,
    flight_89_reg,
    flight_83_reg,
    flight_81_reg,
    flight_27_reg,
    flight_25_reg,
    flight_19_reg,
    flight_17_reg,
    flight_48_reg,
    flight_58_reg,
    flight_56_reg,
    flight_50_reg,
    flight_112_reg,
    flight_122_reg,
    flight_120_reg,
    flight_114_reg,
    flight_59_reg,
    flight_57_reg,
    flight_51_reg,
    flight_49_reg,
    flight_123_reg,
    flight_121_reg,
    flight_115_reg,
    flight_113_reg,
    \saved_source_reg[0] ,
    \saved_source_reg[2] ,
    d_ackd,
    xbar_auto_in_d_bits_opcode,
    \ram_param_reg[1]_0 ,
    \beatsLeft_reg[2] ,
    err_auto_in_d_bits_size,
    D,
    \cam_d_0_data_reg[63] ,
    \cam_d_0_data_reg[63]_0 ,
    \cam_d_0_data_reg[63]_1 ,
    \beatsLeft_reg[1]_1 ,
    flight_33_reg_0,
    count_reg_0,
    \beatsLeft_reg[2]_0 ,
    \beatsLeft_reg[0] ,
    \counter_reg[0] ,
    \counter_reg[0]_0 ,
    \c_last_counter_reg[0] ,
    err_auto_in_d_bits_denied,
    \beatsLeft_reg[3] ,
    \c_last_counter_reg[3] ,
    E,
    auto_in_c_bits_opcode,
    clk,
    resetn_0,
    beatsLeft,
    \ram_size_reg[2]_0 ,
    err_auto_in_d_bits_opcode,
    count,
    Q,
    state_0,
    \d_first_counter_reg[2] ,
    \ram_source_reg[0] ,
    flight_79_reg_0,
    resetn,
    flight_77_reg_0,
    flight_71_reg_0,
    flight_69_reg_0,
    \ram_source_reg[0]_0 ,
    flight_78_reg_0,
    flight_76_reg_0,
    flight_70_reg_0,
    flight_68_reg_0,
    \ram_source_reg[0]_1 ,
    flight_111_reg_0,
    flight_109_reg_0,
    flight_103_reg_0,
    flight_101_reg_0,
    flight_47_reg_0,
    flight_45_reg_0,
    flight_39_reg_0,
    flight_37_reg_0,
    \ram_source_reg[5] ,
    flight_110_reg_0,
    flight_108_reg_0,
    flight_102_reg_0,
    flight_100_reg_0,
    flight_46_reg_0,
    flight_44_reg_0,
    flight_38_reg_0,
    flight_36_reg_0,
    flight_64_reg_0,
    flight_74_reg_0,
    flight_72_reg_0,
    flight_66_reg_0,
    flight_75_reg_0,
    flight_73_reg_0,
    flight_67_reg_0,
    flight_65_reg_0,
    flight_96_reg_0,
    flight_106_reg_0,
    flight_104_reg_0,
    flight_98_reg_0,
    flight_32_reg_0,
    flight_42_reg_0,
    flight_40_reg_0,
    flight_34_reg_0,
    flight_107_reg_0,
    flight_105_reg_0,
    flight_99_reg_0,
    flight_97_reg_0,
    flight_43_reg_0,
    flight_41_reg_0,
    flight_35_reg_0,
    flight_33_reg_1,
    \d_first_counter_reg[2]_0 ,
    flight_95_reg_0,
    flight_93_reg_0,
    flight_87_reg_0,
    flight_85_reg_0,
    flight_31_reg_0,
    flight_29_reg_0,
    flight_23_reg_0,
    flight_21_reg_0,
    flight_94_reg_0,
    flight_92_reg_0,
    flight_86_reg_0,
    flight_84_reg_0,
    flight_30_reg_0,
    flight_28_reg_0,
    flight_22_reg_0,
    flight_20_reg_0,
    flight_63_reg_0,
    flight_61_reg_0,
    flight_55_reg_0,
    flight_53_reg_0,
    flight_127_reg_0,
    flight_125_reg_0,
    flight_119_reg_0,
    flight_117_reg_0,
    flight_62_reg_0,
    flight_60_reg_0,
    flight_54_reg_0,
    flight_52_reg_0,
    flight_126_reg_0,
    flight_124_reg_0,
    flight_118_reg_0,
    flight_116_reg_0,
    flight_80_reg_0,
    flight_90_reg_0,
    flight_88_reg_0,
    flight_82_reg_0,
    flight_16_reg_0,
    flight_26_reg_0,
    flight_24_reg_0,
    flight_18_reg_0,
    flight_91_reg_0,
    flight_89_reg_0,
    flight_83_reg_0,
    flight_81_reg_0,
    flight_27_reg_0,
    flight_25_reg_0,
    flight_19_reg_0,
    flight_17_reg_0,
    flight_48_reg_0,
    flight_58_reg_0,
    flight_56_reg_0,
    flight_50_reg_0,
    flight_112_reg_0,
    flight_122_reg_0,
    flight_120_reg_0,
    flight_114_reg_0,
    flight_59_reg_0,
    flight_57_reg_0,
    flight_51_reg_0,
    flight_49_reg_0,
    flight_123_reg_0,
    flight_121_reg_0,
    flight_115_reg_0,
    flight_113_reg_0,
    \ram_source_reg[6] ,
    state_1_reg_0,
    \ram_opcode_reg[2] ,
    \saved_param_reg[1] ,
    full_0,
    muxStateEarly_1,
    \ram_opcode_reg[2]_0 ,
    xbar_auto_out_0_d_bits_size,
    \readys_mask_reg[0] ,
    \beatsLeft_reg[0]_0 ,
    \ram_source_reg[3]_0 ,
    \b_delay_reg[0] ,
    \b_delay_reg[0]_0 ,
    \b_delay_reg[0]_1 ,
    \ram_opcode_reg[2]_1 ,
    d_replace,
    \readys_mask_reg[1] ,
    \ram_opcode_reg[0]_0 ,
    \ram_size_reg[2]_1 ,
    idle_reg,
    state_1,
    \c_last_counter_reg[3]_0 ,
    \c_last_counter_reg[3]_1 ,
    \c_last_counter_reg[1] ,
    \saved_param_reg[1]_0 ,
    \saved_size_reg[2]_0 ,
    \saved_source_reg[3] );
  output maybe_full_reg_0;
  output \beatsLeft_reg[1] ;
  output \beatsLeft_reg[1]_0 ;
  output err_auto_in_d_ready;
  output count_reg;
  output \saved_size_reg[2] ;
  output muxStateEarly_0;
  output state_1_reg;
  output flight_79_reg;
  output \saved_source_reg[1] ;
  output flight_77_reg;
  output flight_71_reg;
  output flight_69_reg;
  output flight_78_reg;
  output flight_76_reg;
  output flight_70_reg;
  output flight_68_reg;
  output flight_111_reg;
  output flight_109_reg;
  output flight_103_reg;
  output flight_101_reg;
  output flight_47_reg;
  output flight_45_reg;
  output flight_39_reg;
  output flight_37_reg;
  output flight_110_reg;
  output flight_108_reg;
  output flight_102_reg;
  output flight_100_reg;
  output flight_46_reg;
  output flight_44_reg;
  output flight_38_reg;
  output flight_36_reg;
  output flight_64_reg;
  output flight_74_reg;
  output flight_72_reg;
  output flight_66_reg;
  output flight_75_reg;
  output flight_73_reg;
  output flight_67_reg;
  output flight_65_reg;
  output flight_96_reg;
  output flight_106_reg;
  output flight_104_reg;
  output flight_98_reg;
  output flight_32_reg;
  output flight_42_reg;
  output flight_40_reg;
  output flight_34_reg;
  output flight_107_reg;
  output flight_105_reg;
  output flight_99_reg;
  output flight_97_reg;
  output flight_43_reg;
  output flight_41_reg;
  output flight_35_reg;
  output flight_33_reg;
  output flight_95_reg;
  output flight_93_reg;
  output flight_87_reg;
  output flight_85_reg;
  output flight_31_reg;
  output flight_29_reg;
  output flight_23_reg;
  output flight_21_reg;
  output flight_94_reg;
  output flight_92_reg;
  output flight_86_reg;
  output flight_84_reg;
  output flight_30_reg;
  output flight_28_reg;
  output flight_22_reg;
  output flight_20_reg;
  output flight_63_reg;
  output flight_61_reg;
  output flight_55_reg;
  output flight_53_reg;
  output flight_127_reg;
  output flight_125_reg;
  output flight_119_reg;
  output flight_117_reg;
  output flight_62_reg;
  output flight_60_reg;
  output flight_54_reg;
  output flight_52_reg;
  output flight_126_reg;
  output flight_124_reg;
  output flight_118_reg;
  output flight_116_reg;
  output flight_80_reg;
  output flight_90_reg;
  output flight_88_reg;
  output flight_82_reg;
  output flight_16_reg;
  output flight_26_reg;
  output flight_24_reg;
  output flight_18_reg;
  output flight_91_reg;
  output flight_89_reg;
  output flight_83_reg;
  output flight_81_reg;
  output flight_27_reg;
  output flight_25_reg;
  output flight_19_reg;
  output flight_17_reg;
  output flight_48_reg;
  output flight_58_reg;
  output flight_56_reg;
  output flight_50_reg;
  output flight_112_reg;
  output flight_122_reg;
  output flight_120_reg;
  output flight_114_reg;
  output flight_59_reg;
  output flight_57_reg;
  output flight_51_reg;
  output flight_49_reg;
  output flight_123_reg;
  output flight_121_reg;
  output flight_115_reg;
  output flight_113_reg;
  output \saved_source_reg[0] ;
  output \saved_source_reg[2] ;
  output d_ackd;
  output [0:0]xbar_auto_in_d_bits_opcode;
  output [1:0]\ram_param_reg[1]_0 ;
  output \beatsLeft_reg[2] ;
  output [1:0]err_auto_in_d_bits_size;
  output [1:0]D;
  output \cam_d_0_data_reg[63] ;
  output \cam_d_0_data_reg[63]_0 ;
  output \cam_d_0_data_reg[63]_1 ;
  output \beatsLeft_reg[1]_1 ;
  output flight_33_reg_0;
  output count_reg_0;
  output \beatsLeft_reg[2]_0 ;
  output \beatsLeft_reg[0] ;
  output [0:0]\counter_reg[0] ;
  output \counter_reg[0]_0 ;
  output [0:0]\c_last_counter_reg[0] ;
  output err_auto_in_d_bits_denied;
  output \beatsLeft_reg[3] ;
  output [3:0]\c_last_counter_reg[3] ;
  input [0:0]E;
  input [0:0]auto_in_c_bits_opcode;
  input clk;
  input resetn_0;
  input [3:0]beatsLeft;
  input \ram_size_reg[2]_0 ;
  input [0:0]err_auto_in_d_bits_opcode;
  input count;
  input [2:0]Q;
  input state_0;
  input \d_first_counter_reg[2] ;
  input \ram_source_reg[0] ;
  input flight_79_reg_0;
  input resetn;
  input flight_77_reg_0;
  input flight_71_reg_0;
  input flight_69_reg_0;
  input \ram_source_reg[0]_0 ;
  input flight_78_reg_0;
  input flight_76_reg_0;
  input flight_70_reg_0;
  input flight_68_reg_0;
  input \ram_source_reg[0]_1 ;
  input flight_111_reg_0;
  input flight_109_reg_0;
  input flight_103_reg_0;
  input flight_101_reg_0;
  input flight_47_reg_0;
  input flight_45_reg_0;
  input flight_39_reg_0;
  input flight_37_reg_0;
  input \ram_source_reg[5] ;
  input flight_110_reg_0;
  input flight_108_reg_0;
  input flight_102_reg_0;
  input flight_100_reg_0;
  input flight_46_reg_0;
  input flight_44_reg_0;
  input flight_38_reg_0;
  input flight_36_reg_0;
  input flight_64_reg_0;
  input flight_74_reg_0;
  input flight_72_reg_0;
  input flight_66_reg_0;
  input flight_75_reg_0;
  input flight_73_reg_0;
  input flight_67_reg_0;
  input flight_65_reg_0;
  input flight_96_reg_0;
  input flight_106_reg_0;
  input flight_104_reg_0;
  input flight_98_reg_0;
  input flight_32_reg_0;
  input flight_42_reg_0;
  input flight_40_reg_0;
  input flight_34_reg_0;
  input flight_107_reg_0;
  input flight_105_reg_0;
  input flight_99_reg_0;
  input flight_97_reg_0;
  input flight_43_reg_0;
  input flight_41_reg_0;
  input flight_35_reg_0;
  input flight_33_reg_1;
  input \d_first_counter_reg[2]_0 ;
  input flight_95_reg_0;
  input flight_93_reg_0;
  input flight_87_reg_0;
  input flight_85_reg_0;
  input flight_31_reg_0;
  input flight_29_reg_0;
  input flight_23_reg_0;
  input flight_21_reg_0;
  input flight_94_reg_0;
  input flight_92_reg_0;
  input flight_86_reg_0;
  input flight_84_reg_0;
  input flight_30_reg_0;
  input flight_28_reg_0;
  input flight_22_reg_0;
  input flight_20_reg_0;
  input flight_63_reg_0;
  input flight_61_reg_0;
  input flight_55_reg_0;
  input flight_53_reg_0;
  input flight_127_reg_0;
  input flight_125_reg_0;
  input flight_119_reg_0;
  input flight_117_reg_0;
  input flight_62_reg_0;
  input flight_60_reg_0;
  input flight_54_reg_0;
  input flight_52_reg_0;
  input flight_126_reg_0;
  input flight_124_reg_0;
  input flight_118_reg_0;
  input flight_116_reg_0;
  input flight_80_reg_0;
  input flight_90_reg_0;
  input flight_88_reg_0;
  input flight_82_reg_0;
  input flight_16_reg_0;
  input flight_26_reg_0;
  input flight_24_reg_0;
  input flight_18_reg_0;
  input flight_91_reg_0;
  input flight_89_reg_0;
  input flight_83_reg_0;
  input flight_81_reg_0;
  input flight_27_reg_0;
  input flight_25_reg_0;
  input flight_19_reg_0;
  input flight_17_reg_0;
  input flight_48_reg_0;
  input flight_58_reg_0;
  input flight_56_reg_0;
  input flight_50_reg_0;
  input flight_112_reg_0;
  input flight_122_reg_0;
  input flight_120_reg_0;
  input flight_114_reg_0;
  input flight_59_reg_0;
  input flight_57_reg_0;
  input flight_51_reg_0;
  input flight_49_reg_0;
  input flight_123_reg_0;
  input flight_121_reg_0;
  input flight_115_reg_0;
  input flight_113_reg_0;
  input [0:0]\ram_source_reg[6] ;
  input [0:0]state_1_reg_0;
  input [0:0]\ram_opcode_reg[2] ;
  input [1:0]\saved_param_reg[1] ;
  input full_0;
  input muxStateEarly_1;
  input \ram_opcode_reg[2]_0 ;
  input [1:0]xbar_auto_out_0_d_bits_size;
  input \readys_mask_reg[0] ;
  input \beatsLeft_reg[0]_0 ;
  input [2:0]\ram_source_reg[3]_0 ;
  input \b_delay_reg[0] ;
  input \b_delay_reg[0]_0 ;
  input \b_delay_reg[0]_1 ;
  input [1:0]\ram_opcode_reg[2]_1 ;
  input d_replace;
  input \readys_mask_reg[1] ;
  input \ram_opcode_reg[0]_0 ;
  input \ram_size_reg[2]_1 ;
  input idle_reg;
  input state_1;
  input [3:0]\c_last_counter_reg[3]_0 ;
  input \c_last_counter_reg[3]_1 ;
  input \c_last_counter_reg[1] ;
  input [1:0]\saved_param_reg[1]_0 ;
  input [2:0]\saved_size_reg[2]_0 ;
  input [2:0]\saved_source_reg[3] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]auto_in_c_bits_opcode;
  wire \b_delay_reg[0] ;
  wire \b_delay_reg[0]_0 ;
  wire \b_delay_reg[0]_1 ;
  wire [3:0]beatsLeft;
  wire \beatsLeft[0]_i_3__1_n_0 ;
  wire \beatsLeft[1]_i_3__1_n_0 ;
  wire \beatsLeft[2]_i_3__0_n_0 ;
  wire \beatsLeft[2]_i_4__0_n_0 ;
  wire \beatsLeft_reg[0] ;
  wire \beatsLeft_reg[0]_0 ;
  wire \beatsLeft_reg[1] ;
  wire \beatsLeft_reg[1]_0 ;
  wire \beatsLeft_reg[1]_1 ;
  wire \beatsLeft_reg[2] ;
  wire \beatsLeft_reg[2]_0 ;
  wire \beatsLeft_reg[3] ;
  wire c_io_deq_bits_opcode;
  wire [1:0]c_io_deq_bits_param;
  wire [2:0]c_io_deq_bits_size;
  wire [3:1]c_io_deq_bits_source;
  wire \c_last_counter[2]_i_2_n_0 ;
  wire \c_last_counter[3]_i_3_n_0 ;
  wire [0:0]\c_last_counter_reg[0] ;
  wire \c_last_counter_reg[1] ;
  wire [3:0]\c_last_counter_reg[3] ;
  wire [3:0]\c_last_counter_reg[3]_0 ;
  wire \c_last_counter_reg[3]_1 ;
  wire \cam_d_0_data_reg[63] ;
  wire \cam_d_0_data_reg[63]_0 ;
  wire \cam_d_0_data_reg[63]_1 ;
  wire clk;
  wire count;
  wire count_i_2__0_n_0;
  wire count_reg;
  wire count_reg_0;
  wire [0:0]\counter_reg[0] ;
  wire \counter_reg[0]_0 ;
  wire d_ackd;
  wire \d_first_counter_reg[2] ;
  wire \d_first_counter_reg[2]_0 ;
  wire d_replace;
  wire err_auto_in_d_bits_denied;
  wire [0:0]err_auto_in_d_bits_opcode;
  wire [1:0]err_auto_in_d_bits_size;
  wire err_auto_in_d_ready;
  wire flight_100_reg;
  wire flight_100_reg_0;
  wire flight_101_reg;
  wire flight_101_reg_0;
  wire flight_102_reg;
  wire flight_102_reg_0;
  wire flight_103_reg;
  wire flight_103_reg_0;
  wire flight_104_reg;
  wire flight_104_reg_0;
  wire flight_105_reg;
  wire flight_105_reg_0;
  wire flight_106_reg;
  wire flight_106_reg_0;
  wire flight_107_reg;
  wire flight_107_reg_0;
  wire flight_108_reg;
  wire flight_108_reg_0;
  wire flight_109_reg;
  wire flight_109_reg_0;
  wire flight_110_reg;
  wire flight_110_reg_0;
  wire flight_111_reg;
  wire flight_111_reg_0;
  wire flight_112_reg;
  wire flight_112_reg_0;
  wire flight_113_i_5_n_0;
  wire flight_113_reg;
  wire flight_113_reg_0;
  wire flight_114_i_4_n_0;
  wire flight_114_reg;
  wire flight_114_reg_0;
  wire flight_115_reg;
  wire flight_115_reg_0;
  wire flight_116_reg;
  wire flight_116_reg_0;
  wire flight_117_reg;
  wire flight_117_reg_0;
  wire flight_118_reg;
  wire flight_118_reg_0;
  wire flight_119_reg;
  wire flight_119_reg_0;
  wire flight_120_i_3_n_0;
  wire flight_120_reg;
  wire flight_120_reg_0;
  wire flight_121_reg;
  wire flight_121_reg_0;
  wire flight_122_i_3_n_0;
  wire flight_122_reg;
  wire flight_122_reg_0;
  wire flight_123_reg;
  wire flight_123_reg_0;
  wire flight_124_reg;
  wire flight_124_reg_0;
  wire flight_125_reg;
  wire flight_125_reg_0;
  wire flight_126_reg;
  wire flight_126_reg_0;
  wire flight_127_reg;
  wire flight_127_reg_0;
  wire flight_16_reg;
  wire flight_16_reg_0;
  wire flight_17_i_4_n_0;
  wire flight_17_reg;
  wire flight_17_reg_0;
  wire flight_18_i_4_n_0;
  wire flight_18_reg;
  wire flight_18_reg_0;
  wire flight_19_reg;
  wire flight_19_reg_0;
  wire flight_20_reg;
  wire flight_20_reg_0;
  wire flight_21_reg;
  wire flight_21_reg_0;
  wire flight_22_reg;
  wire flight_22_reg_0;
  wire flight_23_reg;
  wire flight_23_reg_0;
  wire flight_24_i_3_n_0;
  wire flight_24_reg;
  wire flight_24_reg_0;
  wire flight_25_reg;
  wire flight_25_reg_0;
  wire flight_26_i_3_n_0;
  wire flight_26_reg;
  wire flight_26_reg_0;
  wire flight_27_reg;
  wire flight_27_reg_0;
  wire flight_28_reg;
  wire flight_28_reg_0;
  wire flight_29_reg;
  wire flight_29_reg_0;
  wire flight_30_reg;
  wire flight_30_reg_0;
  wire flight_31_reg;
  wire flight_31_reg_0;
  wire flight_32_reg;
  wire flight_32_reg_0;
  wire flight_33_reg;
  wire flight_33_reg_0;
  wire flight_33_reg_1;
  wire flight_34_reg;
  wire flight_34_reg_0;
  wire flight_35_reg;
  wire flight_35_reg_0;
  wire flight_36_reg;
  wire flight_36_reg_0;
  wire flight_37_reg;
  wire flight_37_reg_0;
  wire flight_38_reg;
  wire flight_38_reg_0;
  wire flight_39_reg;
  wire flight_39_reg_0;
  wire flight_40_reg;
  wire flight_40_reg_0;
  wire flight_41_reg;
  wire flight_41_reg_0;
  wire flight_42_reg;
  wire flight_42_reg_0;
  wire flight_43_reg;
  wire flight_43_reg_0;
  wire flight_44_reg;
  wire flight_44_reg_0;
  wire flight_45_reg;
  wire flight_45_reg_0;
  wire flight_46_reg;
  wire flight_46_reg_0;
  wire flight_47_reg;
  wire flight_47_reg_0;
  wire flight_48_reg;
  wire flight_48_reg_0;
  wire flight_49_reg;
  wire flight_49_reg_0;
  wire flight_50_reg;
  wire flight_50_reg_0;
  wire flight_51_reg;
  wire flight_51_reg_0;
  wire flight_52_reg;
  wire flight_52_reg_0;
  wire flight_53_reg;
  wire flight_53_reg_0;
  wire flight_54_reg;
  wire flight_54_reg_0;
  wire flight_55_reg;
  wire flight_55_reg_0;
  wire flight_56_reg;
  wire flight_56_reg_0;
  wire flight_57_reg;
  wire flight_57_reg_0;
  wire flight_58_reg;
  wire flight_58_reg_0;
  wire flight_59_reg;
  wire flight_59_reg_0;
  wire flight_60_reg;
  wire flight_60_reg_0;
  wire flight_61_reg;
  wire flight_61_reg_0;
  wire flight_62_reg;
  wire flight_62_reg_0;
  wire flight_63_reg;
  wire flight_63_reg_0;
  wire flight_64_reg;
  wire flight_64_reg_0;
  wire flight_65_reg;
  wire flight_65_reg_0;
  wire flight_66_reg;
  wire flight_66_reg_0;
  wire flight_67_reg;
  wire flight_67_reg_0;
  wire flight_68_reg;
  wire flight_68_reg_0;
  wire flight_69_reg;
  wire flight_69_reg_0;
  wire flight_70_reg;
  wire flight_70_reg_0;
  wire flight_71_reg;
  wire flight_71_reg_0;
  wire flight_72_reg;
  wire flight_72_reg_0;
  wire flight_73_reg;
  wire flight_73_reg_0;
  wire flight_74_reg;
  wire flight_74_reg_0;
  wire flight_75_reg;
  wire flight_75_reg_0;
  wire flight_76_reg;
  wire flight_76_reg_0;
  wire flight_77_reg;
  wire flight_77_reg_0;
  wire flight_78_reg;
  wire flight_78_reg_0;
  wire flight_79_reg;
  wire flight_79_reg_0;
  wire flight_80_reg;
  wire flight_80_reg_0;
  wire flight_81_reg;
  wire flight_81_reg_0;
  wire flight_82_reg;
  wire flight_82_reg_0;
  wire flight_83_reg;
  wire flight_83_reg_0;
  wire flight_84_reg;
  wire flight_84_reg_0;
  wire flight_85_reg;
  wire flight_85_reg_0;
  wire flight_86_reg;
  wire flight_86_reg_0;
  wire flight_87_reg;
  wire flight_87_reg_0;
  wire flight_88_reg;
  wire flight_88_reg_0;
  wire flight_89_reg;
  wire flight_89_reg_0;
  wire flight_90_reg;
  wire flight_90_reg_0;
  wire flight_91_reg;
  wire flight_91_reg_0;
  wire flight_92_reg;
  wire flight_92_reg_0;
  wire flight_93_reg;
  wire flight_93_reg_0;
  wire flight_94_reg;
  wire flight_94_reg_0;
  wire flight_95_reg;
  wire flight_95_reg_0;
  wire flight_96_reg;
  wire flight_96_reg_0;
  wire flight_97_reg;
  wire flight_97_reg_0;
  wire flight_98_reg;
  wire flight_98_reg_0;
  wire flight_99_reg;
  wire flight_99_reg_0;
  wire full_0;
  wire idle_reg;
  wire io_axi4_0_bready_INST_0_i_6_n_0;
  wire maybe_full_i_1__38_n_0;
  wire maybe_full_reg_0;
  wire muxStateEarly_0;
  wire muxStateEarly_1;
  wire \ram_opcode_reg[0]_0 ;
  wire [0:0]\ram_opcode_reg[2] ;
  wire \ram_opcode_reg[2]_0 ;
  wire [1:0]\ram_opcode_reg[2]_1 ;
  wire [1:0]\ram_param_reg[1]_0 ;
  wire \ram_size_reg[2]_0 ;
  wire \ram_size_reg[2]_1 ;
  wire \ram_source_reg[0] ;
  wire \ram_source_reg[0]_0 ;
  wire \ram_source_reg[0]_1 ;
  wire [2:0]\ram_source_reg[3]_0 ;
  wire \ram_source_reg[5] ;
  wire [0:0]\ram_source_reg[6] ;
  wire \readys_mask_reg[0] ;
  wire \readys_mask_reg[1] ;
  wire resetn;
  wire resetn_0;
  wire [1:0]\saved_param_reg[1] ;
  wire [1:0]\saved_param_reg[1]_0 ;
  wire \saved_size_reg[2] ;
  wire [2:0]\saved_size_reg[2]_0 ;
  wire \saved_source_reg[0] ;
  wire \saved_source_reg[1] ;
  wire \saved_source_reg[2] ;
  wire [2:0]\saved_source_reg[3] ;
  wire state_0;
  wire state_0_i_2__0_n_0;
  wire state_0_i_3_n_0;
  wire state_1;
  wire state_1_reg;
  wire [0:0]state_1_reg_0;
  wire [0:0]xbar_auto_in_d_bits_opcode;
  wire [1:0]xbar_auto_out_0_d_bits_size;

  LUT6 #(
    .INIT(64'hFF2F0F2F0020F020)) 
    \beatsLeft[0]_i_1__0 
       (.I0(\ram_size_reg[2]_1 ),
        .I1(\beatsLeft[2]_i_3__0_n_0 ),
        .I2(err_auto_in_d_ready),
        .I3(\beatsLeft[1]_i_3__1_n_0 ),
        .I4(\beatsLeft[0]_i_3__1_n_0 ),
        .I5(beatsLeft[0]),
        .O(\beatsLeft_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h70775050)) 
    \beatsLeft[0]_i_3__1 
       (.I0(state_0_i_2__0_n_0),
        .I1(state_0),
        .I2(idle_reg),
        .I3(state_1),
        .I4(\beatsLeft[1]_i_3__1_n_0 ),
        .O(\beatsLeft[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h999909F999990909)) 
    \beatsLeft[1]_i_1__1 
       (.I0(beatsLeft[1]),
        .I1(\beatsLeft_reg[1]_0 ),
        .I2(err_auto_in_d_ready),
        .I3(\beatsLeft[2]_i_3__0_n_0 ),
        .I4(\beatsLeft[1]_i_3__1_n_0 ),
        .I5(\ram_size_reg[2]_0 ),
        .O(\beatsLeft_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \beatsLeft[1]_i_2__1 
       (.I0(count_i_2__0_n_0),
        .I1(\readys_mask_reg[1] ),
        .O(err_auto_in_d_ready));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \beatsLeft[1]_i_3 
       (.I0(err_auto_in_d_bits_size[0]),
        .I1(err_auto_in_d_bits_size[1]),
        .I2(\ram_opcode_reg[2]_0 ),
        .I3(xbar_auto_out_0_d_bits_size[0]),
        .I4(xbar_auto_out_0_d_bits_size[1]),
        .I5(\readys_mask_reg[0] ),
        .O(\beatsLeft_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \beatsLeft[1]_i_3__1 
       (.I0(beatsLeft[3]),
        .I1(beatsLeft[0]),
        .I2(beatsLeft[2]),
        .I3(beatsLeft[1]),
        .O(\beatsLeft[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F202020202F2)) 
    \beatsLeft[2]_i_1__0 
       (.I0(\ram_opcode_reg[0]_0 ),
        .I1(\beatsLeft[2]_i_3__0_n_0 ),
        .I2(\beatsLeft[2]_i_4__0_n_0 ),
        .I3(beatsLeft[1]),
        .I4(\beatsLeft_reg[1]_0 ),
        .I5(beatsLeft[2]),
        .O(\beatsLeft_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \beatsLeft[2]_i_3 
       (.I0(err_auto_in_d_bits_size[1]),
        .I1(\ram_opcode_reg[2]_0 ),
        .I2(xbar_auto_out_0_d_bits_size[1]),
        .I3(\readys_mask_reg[0] ),
        .I4(\beatsLeft_reg[0]_0 ),
        .O(\beatsLeft_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \beatsLeft[2]_i_3__0 
       (.I0(state_0_i_2__0_n_0),
        .I1(idle_reg),
        .O(\beatsLeft[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \beatsLeft[2]_i_4__0 
       (.I0(beatsLeft[1]),
        .I1(beatsLeft[2]),
        .I2(beatsLeft[0]),
        .I3(beatsLeft[3]),
        .I4(err_auto_in_d_ready),
        .O(\beatsLeft[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \beatsLeft[3]_i_3__0 
       (.I0(beatsLeft[0]),
        .I1(err_auto_in_d_ready),
        .I2(\beatsLeft[0]_i_3__1_n_0 ),
        .O(\beatsLeft_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \beatsLeft[3]_i_4 
       (.I0(beatsLeft[1]),
        .I1(beatsLeft[2]),
        .I2(beatsLeft[0]),
        .I3(beatsLeft[3]),
        .I4(\beatsLeft[2]_i_3__0_n_0 ),
        .O(\beatsLeft_reg[3] ));
  LUT6 #(
    .INIT(64'hEA000000EA00FFFF)) 
    \c_last_counter[0]_i_1 
       (.I0(c_io_deq_bits_size[2]),
        .I1(c_io_deq_bits_size[0]),
        .I2(c_io_deq_bits_size[1]),
        .I3(c_io_deq_bits_opcode),
        .I4(\c_last_counter_reg[3]_1 ),
        .I5(\c_last_counter_reg[3]_0 [0]),
        .O(\c_last_counter_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFF00000000FFF8)) 
    \c_last_counter[1]_i_1 
       (.I0(c_io_deq_bits_opcode),
        .I1(c_io_deq_bits_size[2]),
        .I2(\c_last_counter_reg[3]_0 [3]),
        .I3(\c_last_counter_reg[3]_0 [2]),
        .I4(\c_last_counter_reg[3]_0 [0]),
        .I5(\c_last_counter_reg[3]_0 [1]),
        .O(\c_last_counter_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00FFFF0000FFE000)) 
    \c_last_counter[2]_i_1 
       (.I0(c_io_deq_bits_size[0]),
        .I1(c_io_deq_bits_size[1]),
        .I2(\c_last_counter[2]_i_2_n_0 ),
        .I3(\c_last_counter_reg[1] ),
        .I4(\c_last_counter_reg[3]_0 [2]),
        .I5(\c_last_counter_reg[3]_0 [3]),
        .O(\c_last_counter_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_last_counter[2]_i_2 
       (.I0(c_io_deq_bits_opcode),
        .I1(c_io_deq_bits_size[2]),
        .O(\c_last_counter[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8088)) 
    \c_last_counter[3]_i_1 
       (.I0(maybe_full_reg_0),
        .I1(err_auto_in_d_ready),
        .I2(state_0),
        .I3(\beatsLeft[1]_i_3__1_n_0 ),
        .I4(\c_last_counter[3]_i_3_n_0 ),
        .O(\c_last_counter_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF00FF00008000)) 
    \c_last_counter[3]_i_2 
       (.I0(c_io_deq_bits_size[2]),
        .I1(c_io_deq_bits_opcode),
        .I2(c_io_deq_bits_size[1]),
        .I3(\c_last_counter_reg[1] ),
        .I4(\c_last_counter_reg[3]_0 [2]),
        .I5(\c_last_counter_reg[3]_0 [3]),
        .O(\c_last_counter_reg[3] [3]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \c_last_counter[3]_i_3 
       (.I0(state_0_i_3_n_0),
        .I1(\c_last_counter_reg[3]_0 [1]),
        .I2(\c_last_counter_reg[3]_0 [0]),
        .I3(\c_last_counter_reg[3]_0 [2]),
        .I4(\c_last_counter_reg[3]_0 [3]),
        .O(\c_last_counter[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88F80000)) 
    \cam_d_0_data[63]_i_10 
       (.I0(c_io_deq_bits_source[2]),
        .I1(muxStateEarly_0),
        .I2(\ram_source_reg[3]_0 [1]),
        .I3(state_1_reg),
        .I4(muxStateEarly_1),
        .O(\cam_d_0_data_reg[63]_0 ));
  LUT5 #(
    .INIT(32'h88F80000)) 
    \cam_d_0_data[63]_i_12 
       (.I0(c_io_deq_bits_source[3]),
        .I1(muxStateEarly_0),
        .I2(\ram_source_reg[3]_0 [2]),
        .I3(state_1_reg),
        .I4(muxStateEarly_1),
        .O(\cam_d_0_data_reg[63] ));
  LUT5 #(
    .INIT(32'h88F80000)) 
    \cam_d_0_data[63]_i_9 
       (.I0(c_io_deq_bits_source[1]),
        .I1(muxStateEarly_0),
        .I2(\ram_source_reg[3]_0 [0]),
        .I3(state_1_reg),
        .I4(muxStateEarly_1),
        .O(\cam_d_0_data_reg[63]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cam_s_0_state[1]_i_2 
       (.I0(xbar_auto_in_d_bits_opcode),
        .I1(state_1_reg_0),
        .I2(\ram_opcode_reg[2] ),
        .O(d_ackd));
  LUT6 #(
    .INIT(64'h0000A500A600A600)) 
    count_i_1__0
       (.I0(count),
        .I1(count_i_2__0_n_0),
        .I2(\beatsLeft[0]_i_3__1_n_0 ),
        .I3(resetn),
        .I4(count_reg),
        .I5(\readys_mask_reg[1] ),
        .O(count_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h4B00)) 
    count_i_2__0
       (.I0(\saved_size_reg[2] ),
        .I1(io_axi4_0_bready_INST_0_i_6_n_0),
        .I2(count),
        .I3(err_auto_in_d_bits_opcode),
        .O(count_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \counter[3]_i_1 
       (.I0(\counter_reg[0]_0 ),
        .I1(idle_reg),
        .O(\counter_reg[0] ));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_100_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_100_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_100_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_101_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_101_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_101_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_102_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_102_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_102_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_103_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_103_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_103_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_104_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_104_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_104_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_105_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_105_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_105_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_106_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_106_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_106_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_107_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_107_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_107_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_108_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_108_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_108_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_109_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_109_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_109_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_110_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_110_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_110_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_111_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_111_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_111_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_112_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_112_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_112_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_113_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_113_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_113_reg));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h02)) 
    flight_113_i_5
       (.I0(\ram_source_reg[6] ),
        .I1(\saved_source_reg[0] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_113_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    flight_113_i_6
       (.I0(xbar_auto_in_d_bits_opcode),
        .I1(\ram_opcode_reg[2] ),
        .I2(state_1_reg_0),
        .I3(d_replace),
        .O(flight_33_reg_0));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_114_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_114_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_114_reg));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h08)) 
    flight_114_i_4
       (.I0(\saved_source_reg[0] ),
        .I1(\ram_source_reg[6] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_114_i_4_n_0));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_115_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_115_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_115_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_116_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_116_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_116_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_117_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_117_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_117_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_118_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_118_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_118_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_119_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_119_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_119_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_120_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_120_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_120_reg));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h20)) 
    flight_120_i_3
       (.I0(\ram_source_reg[6] ),
        .I1(\saved_source_reg[0] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_120_i_3_n_0));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_121_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_121_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_121_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_122_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_122_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_122_reg));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h80)) 
    flight_122_i_3
       (.I0(\saved_source_reg[0] ),
        .I1(\ram_source_reg[6] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_122_i_3_n_0));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_123_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_123_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_123_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_124_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_124_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_124_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_125_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_125_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_125_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_126_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_126_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_126_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_127_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_127_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_127_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_16_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_16_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_16_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_17_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_17_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_17_reg));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h01)) 
    flight_17_i_4
       (.I0(\saved_source_reg[0] ),
        .I1(\ram_source_reg[6] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_17_i_4_n_0));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_18_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_18_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_18_reg));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h02)) 
    flight_18_i_4
       (.I0(\saved_source_reg[0] ),
        .I1(\ram_source_reg[6] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_18_i_4_n_0));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_19_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_19_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_19_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_20_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_20_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_20_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_21_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_21_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_21_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_22_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_22_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_22_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_23_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_23_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_23_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_24_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_24_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_24_reg));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h10)) 
    flight_24_i_3
       (.I0(\saved_source_reg[0] ),
        .I1(\ram_source_reg[6] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_24_i_3_n_0));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_25_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_25_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_25_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_26_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_26_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_26_reg));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h20)) 
    flight_26_i_3
       (.I0(\saved_source_reg[0] ),
        .I1(\ram_source_reg[6] ),
        .I2(\saved_source_reg[2] ),
        .O(flight_26_i_3_n_0));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_27_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_27_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_27_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_28_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_28_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_28_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_29_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_29_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_29_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_30_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_30_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_30_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_31_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_31_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_31_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_32_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_32_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_32_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_33_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_33_reg_1),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_33_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_34_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_34_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_34_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_35_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_35_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_35_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_36_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_36_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_36_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_37_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_37_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_37_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_38_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_38_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_38_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_39_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_39_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_39_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_40_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_40_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_40_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_41_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_41_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_41_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_42_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_42_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_42_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_43_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_43_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_43_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_44_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_44_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_44_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_45_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_45_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_45_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_46_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_46_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_46_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_47_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_47_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_47_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_48_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_48_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_48_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_49_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_49_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_49_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_50_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_50_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_50_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_51_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_51_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_51_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_52_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_52_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_52_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_53_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_53_reg_0),
        .I4(resetn),
        .I5(flight_17_i_4_n_0),
        .O(flight_53_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_54_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_54_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_54_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_55_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_55_reg_0),
        .I4(resetn),
        .I5(flight_18_i_4_n_0),
        .O(flight_55_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_56_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_56_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_56_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_57_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_57_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_57_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_58_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_58_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_58_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_59_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_59_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_59_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_60_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_60_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_60_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_61_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_61_reg_0),
        .I4(resetn),
        .I5(flight_24_i_3_n_0),
        .O(flight_61_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_62_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_62_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_62_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_63_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_63_reg_0),
        .I4(resetn),
        .I5(flight_26_i_3_n_0),
        .O(flight_63_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_64_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_64_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_64_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_65_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_65_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_65_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_66_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_66_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_66_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_67_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_67_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_67_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_68_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_68_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_68_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_69_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_69_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_69_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_70_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_70_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_70_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_71_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_71_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_71_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_72_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_72_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_72_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_73_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_73_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_73_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_74_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_74_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_74_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_75_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_75_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_75_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_76_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_76_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_76_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_77_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_77_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_77_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_78_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_0 ),
        .I3(flight_78_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_78_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_79_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0] ),
        .I3(flight_79_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_79_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_80_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_80_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_80_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_81_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_81_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_81_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_82_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_82_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_82_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_83_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_83_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_83_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_84_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_84_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_84_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_85_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_85_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_85_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_86_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_86_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_86_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_87_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_87_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_87_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_88_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_88_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_88_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_89_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_89_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_89_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_90_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_90_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_90_reg));
  LUT6 #(
    .INIT(64'hDF000000FF000000)) 
    flight_91_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_91_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_91_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_92_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_92_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_92_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_93_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_93_reg_0),
        .I4(resetn),
        .I5(flight_120_i_3_n_0),
        .O(flight_93_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_94_i_1
       (.I0(\ram_source_reg[0]_0 ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_94_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_94_reg));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    flight_95_i_1
       (.I0(\ram_source_reg[0] ),
        .I1(\saved_source_reg[1] ),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(flight_95_reg_0),
        .I4(resetn),
        .I5(flight_122_i_3_n_0),
        .O(flight_95_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_96_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_96_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_96_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_97_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_97_reg_0),
        .I4(resetn),
        .I5(flight_113_i_5_n_0),
        .O(flight_97_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_98_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[5] ),
        .I3(flight_98_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_98_reg));
  LUT6 #(
    .INIT(64'hBF000000FF000000)) 
    flight_99_i_1
       (.I0(\saved_source_reg[1] ),
        .I1(\d_first_counter_reg[2] ),
        .I2(\ram_source_reg[0]_1 ),
        .I3(flight_99_reg_0),
        .I4(resetn),
        .I5(flight_114_i_4_n_0),
        .O(flight_99_reg));
  LUT4 #(
    .INIT(16'h808A)) 
    idle_i_2
       (.I0(err_auto_in_d_ready),
        .I1(state_1),
        .I2(\beatsLeft[1]_i_3__1_n_0 ),
        .I3(state_0_i_2__0_n_0),
        .O(\counter_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'h0000DD7D)) 
    io_axi4_0_bready_INST_0_i_2
       (.I0(err_auto_in_d_bits_opcode),
        .I1(count),
        .I2(io_axi4_0_bready_INST_0_i_6_n_0),
        .I3(\saved_size_reg[2] ),
        .I4(\beatsLeft[0]_i_3__1_n_0 ),
        .O(count_reg));
  LUT6 #(
    .INIT(64'h5FFF5FFF11331FFF)) 
    io_axi4_0_bready_INST_0_i_6
       (.I0(c_io_deq_bits_size[1]),
        .I1(Q[1]),
        .I2(c_io_deq_bits_size[0]),
        .I3(muxStateEarly_0),
        .I4(Q[0]),
        .I5(state_1_reg),
        .O(io_axi4_0_bready_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002A22)) 
    maybe_full_i_1__38
       (.I0(maybe_full_reg_0),
        .I1(err_auto_in_d_ready),
        .I2(state_0),
        .I3(\beatsLeft[1]_i_3__1_n_0 ),
        .I4(\c_last_counter[3]_i_3_n_0 ),
        .I5(E),
        .O(maybe_full_i_1__38_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1__38_n_0),
        .Q(maybe_full_reg_0),
        .R(resetn_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    \ram_opcode[2]_i_7 
       (.I0(muxStateEarly_0),
        .I1(\ram_opcode_reg[2]_1 [0]),
        .I2(\ram_opcode_reg[2]_1 [1]),
        .I3(state_1_reg),
        .I4(muxStateEarly_1),
        .O(xbar_auto_in_d_bits_opcode));
  FDRE \ram_opcode_reg[0] 
       (.C(clk),
        .CE(E),
        .D(auto_in_c_bits_opcode),
        .Q(c_io_deq_bits_opcode),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB88B888888888888)) 
    \ram_param[0]_i_1 
       (.I0(\saved_param_reg[1] [0]),
        .I1(full_0),
        .I2(c_io_deq_bits_param[1]),
        .I3(c_io_deq_bits_param[0]),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_param_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h8BB8888888888888)) 
    \ram_param[1]_i_1 
       (.I0(\saved_param_reg[1] [1]),
        .I1(full_0),
        .I2(c_io_deq_bits_param[1]),
        .I3(c_io_deq_bits_param[0]),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_param_reg[1]_0 [1]));
  FDRE \ram_param_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\saved_param_reg[1]_0 [0]),
        .Q(c_io_deq_bits_param[0]),
        .R(1'b0));
  FDRE \ram_param_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\saved_param_reg[1]_0 [1]),
        .Q(c_io_deq_bits_param[1]),
        .R(1'b0));
  FDRE \ram_size_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\saved_size_reg[2]_0 [0]),
        .Q(c_io_deq_bits_size[0]),
        .R(1'b0));
  FDRE \ram_size_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\saved_size_reg[2]_0 [1]),
        .Q(c_io_deq_bits_size[1]),
        .R(1'b0));
  FDRE \ram_size_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\saved_size_reg[2]_0 [2]),
        .Q(c_io_deq_bits_size[2]),
        .R(1'b0));
  FDRE \ram_source_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\saved_source_reg[3] [0]),
        .Q(c_io_deq_bits_source[1]),
        .R(1'b0));
  FDRE \ram_source_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\saved_source_reg[3] [1]),
        .Q(c_io_deq_bits_source[2]),
        .R(1'b0));
  FDRE \ram_source_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\saved_source_reg[3] [2]),
        .Q(c_io_deq_bits_source[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \saved_param[0]_i_1 
       (.I0(c_io_deq_bits_param[1]),
        .I1(c_io_deq_bits_param[0]),
        .I2(muxStateEarly_0),
        .I3(muxStateEarly_1),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \saved_param[1]_i_1 
       (.I0(c_io_deq_bits_param[1]),
        .I1(c_io_deq_bits_param[0]),
        .I2(muxStateEarly_0),
        .I3(muxStateEarly_1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \saved_size[0]_i_2 
       (.I0(state_1_reg),
        .I1(Q[0]),
        .I2(muxStateEarly_0),
        .I3(c_io_deq_bits_size[0]),
        .O(err_auto_in_d_bits_size[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \saved_size[1]_i_2 
       (.I0(state_1_reg),
        .I1(Q[1]),
        .I2(muxStateEarly_0),
        .I3(c_io_deq_bits_size[1]),
        .O(err_auto_in_d_bits_size[1]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \saved_size[2]_i_2 
       (.I0(state_1_reg),
        .I1(Q[2]),
        .I2(muxStateEarly_0),
        .I3(c_io_deq_bits_size[2]),
        .O(\saved_size_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA202020)) 
    \saved_source[0]_i_1 
       (.I0(muxStateEarly_1),
        .I1(state_1_reg),
        .I2(\ram_source_reg[3]_0 [0]),
        .I3(muxStateEarly_0),
        .I4(c_io_deq_bits_source[1]),
        .I5(\b_delay_reg[0]_1 ),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA202020)) 
    \saved_source[1]_i_1 
       (.I0(muxStateEarly_1),
        .I1(state_1_reg),
        .I2(\ram_source_reg[3]_0 [1]),
        .I3(muxStateEarly_0),
        .I4(c_io_deq_bits_source[2]),
        .I5(\b_delay_reg[0]_0 ),
        .O(\saved_source_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA202020)) 
    \saved_source[2]_i_1 
       (.I0(muxStateEarly_1),
        .I1(state_1_reg),
        .I2(\ram_source_reg[3]_0 [2]),
        .I3(muxStateEarly_0),
        .I4(c_io_deq_bits_source[3]),
        .I5(\b_delay_reg[0] ),
        .O(\saved_source_reg[2] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCCA)) 
    state_0_i_1__1
       (.I0(state_0_i_2__0_n_0),
        .I1(state_0),
        .I2(beatsLeft[3]),
        .I3(beatsLeft[0]),
        .I4(beatsLeft[2]),
        .I5(beatsLeft[1]),
        .O(muxStateEarly_0));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    state_0_i_2__0
       (.I0(maybe_full_reg_0),
        .I1(\c_last_counter_reg[3]_0 [3]),
        .I2(\c_last_counter_reg[3]_0 [2]),
        .I3(\c_last_counter_reg[3]_0 [0]),
        .I4(\c_last_counter_reg[3]_0 [1]),
        .I5(state_0_i_3_n_0),
        .O(state_0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hEA00)) 
    state_0_i_3
       (.I0(c_io_deq_bits_size[2]),
        .I1(c_io_deq_bits_size[0]),
        .I2(c_io_deq_bits_size[1]),
        .I3(c_io_deq_bits_opcode),
        .O(state_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT1 #(
    .INIT(2'h1)) 
    state_1_i_1__0
       (.I0(state_1_reg),
        .O(err_auto_in_d_bits_denied));
  LUT6 #(
    .INIT(64'h555555555555555C)) 
    state_1_i_2__0
       (.I0(state_1),
        .I1(\beatsLeft[2]_i_3__0_n_0 ),
        .I2(beatsLeft[3]),
        .I3(beatsLeft[0]),
        .I4(beatsLeft[2]),
        .I5(beatsLeft[1]),
        .O(state_1_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_5
   (ram_denied,
    \elts_1_data_reg[16] ,
    D,
    \elts_1_data_reg[31] ,
    \free_reg[3] ,
    \free_reg[1] ,
    \free_reg[0] ,
    \free_reg[1]_0 ,
    \free_reg[2] ,
    \free_reg[1]_1 ,
    \elts_0_beats_reg[4] ,
    \counter_3_reg[0] ,
    \state_reg[1] ,
    \state_reg[0] ,
    xbar_auto_in_d_ready,
    p_231_in,
    \elts_0_data_reg[31] ,
    \elts_1_data_reg[13] ,
    \elts_1_data_reg[14] ,
    \elts_1_data_reg[15] ,
    \free_reg[3]_0 ,
    \free_reg[0]_0 ,
    \free_reg[4] ,
    \free_reg[0]_1 ,
    \free_reg[0]_2 ,
    \free_reg[0]_3 ,
    \free_reg[0]_4 ,
    \free_reg[0]_5 ,
    \free_reg[0]_6 ,
    \free_reg[0]_7 ,
    \free_reg[0]_8 ,
    \free_reg[0]_9 ,
    \free_reg[0]_10 ,
    \free_reg[0]_11 ,
    \free_reg[0]_12 ,
    \free_reg[0]_13 ,
    \free_reg[1]_2 ,
    \free_reg[7] ,
    \free_reg[6] ,
    \free_reg[5] ,
    \free_reg[4]_0 ,
    E,
    sinkD_io_q_bits_last,
    \d_last_counter_reg[3] ,
    \free_reg[7]_0 ,
    \free_reg[1]_3 ,
    \free_reg[1]_4 ,
    \elts_1_beats_reg[0] ,
    chiplink_auto_mbypass_out_d_bits_denied,
    clk,
    SR,
    \saved_size_reg[2] ,
    \state_reg[1]_0 ,
    \state_reg[0]_0 ,
    valid_1,
    \cam_d_0_data_reg[31] ,
    Q,
    state_0_reg,
    full,
    bypass_reg_rep,
    valid_1_reg,
    resetn,
    d_drop,
    \elts_1_data_reg[31]_0 ,
    header,
    \state_reg[1]_1 ,
    d_io_deq_bits_denied,
    \free_reg[0]_14 ,
    \free_reg[3]_1 ,
    a_first_reg,
    \free_reg[0]_15 ,
    \free_reg[4]_1 ,
    \cdc_reg_reg[15] ,
    a_first_reg_0,
    \r_4_reg[2] ,
    \free_reg[0]_16 ,
    a_first_reg_1,
    \free_reg[0]_17 ,
    a_first_reg_2,
    \free_reg[0]_18 ,
    a_first_reg_3,
    \free_reg[0]_19 ,
    a_first_reg_4,
    \free_reg[0]_20 ,
    a_first_reg_5,
    \free_reg[0]_21 ,
    \state_reg[1]_2 ,
    full_reg,
    sinkD_io_q_valid,
    \saved_opcode_reg[2] ,
    repeat_bundleIn_0_d_bits_data_mux_0,
    atomics_auto_in_d_bits_data,
    repeat_index,
    \d_last_counter_reg[3]_0 ,
    \d_last_counter_reg[3]_1 ,
    chiplink_auto_mbypass_out_d_bits_size,
    \saved_source_reg[5] ,
    \saved_param_reg[1] ,
    p_0_in,
    \free_reg[1]_5 );
  output ram_denied;
  output \elts_1_data_reg[16] ;
  output [4:0]D;
  output [31:0]\elts_1_data_reg[31] ;
  output \free_reg[3] ;
  output \free_reg[1] ;
  output \free_reg[0] ;
  output \free_reg[1]_0 ;
  output \free_reg[2] ;
  output \free_reg[1]_1 ;
  output [1:0]\elts_0_beats_reg[4] ;
  output \counter_3_reg[0] ;
  output \state_reg[1] ;
  output \state_reg[0] ;
  output xbar_auto_in_d_ready;
  output p_231_in;
  output [31:0]\elts_0_data_reg[31] ;
  output \elts_1_data_reg[13] ;
  output \elts_1_data_reg[14] ;
  output \elts_1_data_reg[15] ;
  output [1:0]\free_reg[3]_0 ;
  output \free_reg[0]_0 ;
  output [2:0]\free_reg[4] ;
  output \free_reg[0]_1 ;
  output [0:0]\free_reg[0]_2 ;
  output \free_reg[0]_3 ;
  output [0:0]\free_reg[0]_4 ;
  output \free_reg[0]_5 ;
  output [0:0]\free_reg[0]_6 ;
  output \free_reg[0]_7 ;
  output [0:0]\free_reg[0]_8 ;
  output \free_reg[0]_9 ;
  output [0:0]\free_reg[0]_10 ;
  output \free_reg[0]_11 ;
  output [0:0]\free_reg[0]_12 ;
  output \free_reg[0]_13 ;
  output \free_reg[1]_2 ;
  output \free_reg[7] ;
  output \free_reg[6] ;
  output \free_reg[5] ;
  output \free_reg[4]_0 ;
  output [0:0]E;
  output sinkD_io_q_bits_last;
  output [3:0]\d_last_counter_reg[3] ;
  output \free_reg[7]_0 ;
  output [1:0]\free_reg[1]_3 ;
  output \free_reg[1]_4 ;
  output [0:0]\elts_1_beats_reg[0] ;
  input chiplink_auto_mbypass_out_d_bits_denied;
  input clk;
  input [0:0]SR;
  input [0:0]\saved_size_reg[2] ;
  input \state_reg[1]_0 ;
  input \state_reg[0]_0 ;
  input valid_1;
  input [31:0]\cam_d_0_data_reg[31] ;
  input [1:0]Q;
  input state_0_reg;
  input full;
  input bypass_reg_rep;
  input valid_1_reg;
  input resetn;
  input d_drop;
  input [31:0]\elts_1_data_reg[31]_0 ;
  input [15:0]header;
  input \state_reg[1]_1 ;
  input d_io_deq_bits_denied;
  input \free_reg[0]_14 ;
  input [1:0]\free_reg[3]_1 ;
  input a_first_reg;
  input \free_reg[0]_15 ;
  input [2:0]\free_reg[4]_1 ;
  input \cdc_reg_reg[15] ;
  input a_first_reg_0;
  input \r_4_reg[2] ;
  input [0:0]\free_reg[0]_16 ;
  input a_first_reg_1;
  input [0:0]\free_reg[0]_17 ;
  input a_first_reg_2;
  input [0:0]\free_reg[0]_18 ;
  input a_first_reg_3;
  input [0:0]\free_reg[0]_19 ;
  input a_first_reg_4;
  input [0:0]\free_reg[0]_20 ;
  input a_first_reg_5;
  input [0:0]\free_reg[0]_21 ;
  input \state_reg[1]_2 ;
  input full_reg;
  input sinkD_io_q_valid;
  input [2:0]\saved_opcode_reg[2] ;
  input [29:0]repeat_bundleIn_0_d_bits_data_mux_0;
  input [29:0]atomics_auto_in_d_bits_data;
  input repeat_index;
  input [3:0]\d_last_counter_reg[3]_0 ;
  input \d_last_counter_reg[3]_1 ;
  input [2:0]chiplink_auto_mbypass_out_d_bits_size;
  input [5:0]\saved_source_reg[5] ;
  input [1:0]\saved_param_reg[1] ;
  input p_0_in;
  input [1:0]\free_reg[1]_5 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire _GEN_8;
  wire a_first_reg;
  wire a_first_reg_0;
  wire a_first_reg_1;
  wire a_first_reg_2;
  wire a_first_reg_3;
  wire a_first_reg_4;
  wire a_first_reg_5;
  wire [29:0]atomics_auto_in_d_bits_data;
  wire bypass_reg_rep;
  wire [31:0]\cam_d_0_data_reg[31] ;
  wire \cdc_reg_reg[15] ;
  wire chiplink_auto_mbypass_out_d_bits_denied;
  wire [2:0]chiplink_auto_mbypass_out_d_bits_size;
  wire clk;
  wire \counter_3_reg[0] ;
  wire d_drop;
  wire d_io_deq_bits_denied;
  wire [2:0]d_io_deq_bits_opcode;
  wire [1:0]d_io_deq_bits_param;
  wire [1:0]d_io_deq_bits_size;
  wire d_last;
  wire \d_last_counter[0]_i_2_n_0 ;
  wire \d_last_counter[2]_i_2_n_0 ;
  wire \d_last_counter[3]_i_4_n_0 ;
  wire [3:0]\d_last_counter_reg[3] ;
  wire [3:0]\d_last_counter_reg[3]_0 ;
  wire \d_last_counter_reg[3]_1 ;
  wire [1:0]\elts_0_beats_reg[4] ;
  wire \elts_0_data[0]_i_2_n_0 ;
  wire \elts_0_data[10]_i_2_n_0 ;
  wire \elts_0_data[11]_i_2_n_0 ;
  wire \elts_0_data[13]_i_2_n_0 ;
  wire \elts_0_data[14]_i_2_n_0 ;
  wire \elts_0_data[15]_i_2_n_0 ;
  wire \elts_0_data[16]_i_2_n_0 ;
  wire \elts_0_data[17]_i_2_n_0 ;
  wire \elts_0_data[18]_i_2_n_0 ;
  wire \elts_0_data[19]_i_2_n_0 ;
  wire \elts_0_data[1]_i_2_n_0 ;
  wire \elts_0_data[20]_i_2_n_0 ;
  wire \elts_0_data[21]_i_2_n_0 ;
  wire \elts_0_data[22]_i_2_n_0 ;
  wire \elts_0_data[23]_i_2_n_0 ;
  wire \elts_0_data[24]_i_2_n_0 ;
  wire \elts_0_data[25]_i_2_n_0 ;
  wire \elts_0_data[26]_i_2_n_0 ;
  wire \elts_0_data[27]_i_2_n_0 ;
  wire \elts_0_data[28]_i_2_n_0 ;
  wire \elts_0_data[29]_i_2_n_0 ;
  wire \elts_0_data[30]_i_2_n_0 ;
  wire \elts_0_data[31]_i_3_n_0 ;
  wire \elts_0_data[3]_i_2_n_0 ;
  wire \elts_0_data[4]_i_2_n_0 ;
  wire \elts_0_data[5]_i_2_n_0 ;
  wire \elts_0_data[6]_i_2_n_0 ;
  wire \elts_0_data[7]_i_2_n_0 ;
  wire \elts_0_data[8]_i_2_n_0 ;
  wire \elts_0_data[9]_i_2_n_0 ;
  wire [31:0]\elts_0_data_reg[31] ;
  wire [0:0]\elts_1_beats_reg[0] ;
  wire \elts_1_data_reg[13] ;
  wire \elts_1_data_reg[14] ;
  wire \elts_1_data_reg[15] ;
  wire \elts_1_data_reg[16] ;
  wire [31:0]\elts_1_data_reg[31] ;
  wire [31:0]\elts_1_data_reg[31]_0 ;
  wire \free_reg[0] ;
  wire \free_reg[0]_0 ;
  wire \free_reg[0]_1 ;
  wire [0:0]\free_reg[0]_10 ;
  wire \free_reg[0]_11 ;
  wire [0:0]\free_reg[0]_12 ;
  wire \free_reg[0]_13 ;
  wire \free_reg[0]_14 ;
  wire \free_reg[0]_15 ;
  wire [0:0]\free_reg[0]_16 ;
  wire [0:0]\free_reg[0]_17 ;
  wire [0:0]\free_reg[0]_18 ;
  wire [0:0]\free_reg[0]_19 ;
  wire [0:0]\free_reg[0]_2 ;
  wire [0:0]\free_reg[0]_20 ;
  wire [0:0]\free_reg[0]_21 ;
  wire \free_reg[0]_3 ;
  wire [0:0]\free_reg[0]_4 ;
  wire \free_reg[0]_5 ;
  wire [0:0]\free_reg[0]_6 ;
  wire \free_reg[0]_7 ;
  wire [0:0]\free_reg[0]_8 ;
  wire \free_reg[0]_9 ;
  wire \free_reg[1] ;
  wire \free_reg[1]_0 ;
  wire \free_reg[1]_1 ;
  wire \free_reg[1]_2 ;
  wire [1:0]\free_reg[1]_3 ;
  wire \free_reg[1]_4 ;
  wire [1:0]\free_reg[1]_5 ;
  wire \free_reg[2] ;
  wire \free_reg[3] ;
  wire [1:0]\free_reg[3]_0 ;
  wire [1:0]\free_reg[3]_1 ;
  wire [2:0]\free_reg[4] ;
  wire \free_reg[4]_0 ;
  wire [2:0]\free_reg[4]_1 ;
  wire \free_reg[5] ;
  wire \free_reg[6] ;
  wire \free_reg[7] ;
  wire \free_reg[7]_0 ;
  wire full;
  wire full_reg;
  wire [15:0]header;
  wire maybe_full;
  wire maybe_full_i_1_n_0;
  wire maybe_full_i_2__7_n_0;
  wire p_0_in;
  wire p_231_in;
  wire \r_4_reg[2] ;
  wire [31:0]ram_data;
  wire ram_denied;
  wire \ram_opcode_reg_n_0_[0] ;
  wire \ram_opcode_reg_n_0_[1] ;
  wire \ram_opcode_reg_n_0_[2] ;
  wire \ram_param_reg_n_0_[0] ;
  wire \ram_param_reg_n_0_[1] ;
  wire \ram_size_reg_n_0_[0] ;
  wire \ram_size_reg_n_0_[1] ;
  wire \ram_source_reg_n_0_[0] ;
  wire \ram_source_reg_n_0_[1] ;
  wire \ram_source_reg_n_0_[2] ;
  wire \ram_source_reg_n_0_[3] ;
  wire \ram_source_reg_n_0_[4] ;
  wire \ram_source_reg_n_0_[5] ;
  wire [29:0]repeat_bundleIn_0_d_bits_data_mux_0;
  wire repeat_index;
  wire resetn;
  wire [2:0]\saved_opcode_reg[2] ;
  wire [1:0]\saved_param_reg[1] ;
  wire [0:0]\saved_size_reg[2] ;
  wire [5:0]\saved_source_reg[5] ;
  wire sinkD_io_q_bits_last;
  wire sinkD_io_q_valid;
  wire \state[1]_i_3_n_0 ;
  wire state_0_reg;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire valid_1;
  wire valid_1_reg;
  wire xbar_auto_in_d_ready;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hEE0E)) 
    \counter_3[3]_i_1__0 
       (.I0(state_0_reg),
        .I1(full),
        .I2(\elts_1_data_reg[16] ),
        .I3(bypass_reg_rep),
        .O(\counter_3_reg[0] ));
  LUT4 #(
    .INIT(16'h0D00)) 
    \d_first_counter[2]_i_2 
       (.I0(\elts_1_data_reg[16] ),
        .I1(bypass_reg_rep),
        .I2(full),
        .I3(state_0_reg),
        .O(p_231_in));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \d_last_counter[0]_i_1 
       (.I0(\d_last_counter[0]_i_2_n_0 ),
        .I1(\d_last_counter_reg[3]_0 [3]),
        .I2(\d_last_counter_reg[3]_0 [2]),
        .I3(\d_last_counter_reg[3]_0 [1]),
        .I4(\d_last_counter_reg[3]_0 [0]),
        .O(\d_last_counter_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \d_last_counter[0]_i_2 
       (.I0(d_io_deq_bits_opcode[0]),
        .I1(\saved_size_reg[2] ),
        .I2(d_io_deq_bits_size[0]),
        .I3(d_io_deq_bits_size[1]),
        .O(\d_last_counter[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFF8)) 
    \d_last_counter[1]_i_1 
       (.I0(\saved_size_reg[2] ),
        .I1(d_io_deq_bits_opcode[0]),
        .I2(\d_last_counter_reg[3]_0 [3]),
        .I3(\d_last_counter_reg[3]_0 [2]),
        .I4(\d_last_counter_reg[3]_0 [1]),
        .I5(\d_last_counter_reg[3]_0 [0]),
        .O(\d_last_counter_reg[3] [1]));
  LUT5 #(
    .INIT(32'hF0F0F00E)) 
    \d_last_counter[2]_i_1 
       (.I0(\d_last_counter[2]_i_2_n_0 ),
        .I1(\d_last_counter_reg[3]_0 [3]),
        .I2(\d_last_counter_reg[3]_0 [2]),
        .I3(\d_last_counter_reg[3]_0 [1]),
        .I4(\d_last_counter_reg[3]_0 [0]),
        .O(\d_last_counter_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \d_last_counter[2]_i_2 
       (.I0(d_io_deq_bits_opcode[0]),
        .I1(d_io_deq_bits_size[1]),
        .I2(\saved_size_reg[2] ),
        .I3(d_io_deq_bits_size[0]),
        .O(\d_last_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1100004100000000)) 
    \d_last_counter[3]_i_1 
       (.I0(valid_1),
        .I1(\state_reg[0]_0 ),
        .I2(_GEN_8),
        .I3(\state_reg[1]_0 ),
        .I4(d_io_deq_bits_opcode[0]),
        .I5(sinkD_io_q_valid),
        .O(E));
  LUT5 #(
    .INIT(32'hCCCCCCC2)) 
    \d_last_counter[3]_i_2 
       (.I0(\d_last_counter[3]_i_4_n_0 ),
        .I1(\d_last_counter_reg[3]_0 [3]),
        .I2(\d_last_counter_reg[3]_0 [2]),
        .I3(\d_last_counter_reg[3]_0 [1]),
        .I4(\d_last_counter_reg[3]_0 [0]),
        .O(\d_last_counter_reg[3] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    \d_last_counter[3]_i_4 
       (.I0(d_io_deq_bits_opcode[0]),
        .I1(d_io_deq_bits_size[1]),
        .I2(\saved_size_reg[2] ),
        .O(\d_last_counter[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    data_reg_0_7_0_5_i_10
       (.I0(\ram_source_reg_n_0_[0] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_source_reg[5] [0]),
        .O(\free_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    data_reg_0_7_0_5_i_8
       (.I0(\ram_source_reg_n_0_[2] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_source_reg[5] [2]),
        .O(\free_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    data_reg_0_7_0_5_i_9
       (.I0(\ram_source_reg_n_0_[1] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_source_reg[5] [1]),
        .O(\free_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \elts_0_beats[3]_i_1 
       (.I0(\saved_size_reg[2] ),
        .I1(d_io_deq_bits_size[0]),
        .I2(d_io_deq_bits_size[1]),
        .I3(d_io_deq_bits_opcode[0]),
        .I4(Q[0]),
        .I5(valid_1),
        .O(\elts_0_beats_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFFF000008000800)) 
    \elts_0_beats[4]_i_1 
       (.I0(\saved_size_reg[2] ),
        .I1(d_io_deq_bits_size[1]),
        .I2(d_io_deq_bits_size[0]),
        .I3(d_io_deq_bits_opcode[0]),
        .I4(Q[1]),
        .I5(valid_1),
        .O(\elts_0_beats_reg[4] [1]));
  LUT5 #(
    .INIT(32'hBBB8B8BB)) 
    \elts_0_data[0]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [0]),
        .I1(valid_1),
        .I2(\elts_0_data[0]_i_2_n_0 ),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\elts_0_data_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAA88A0000088A0)) 
    \elts_0_data[0]_i_2 
       (.I0(\state_reg[1]_0 ),
        .I1(repeat_bundleIn_0_d_bits_data_mux_0[0]),
        .I2(atomics_auto_in_d_bits_data[0]),
        .I3(repeat_index),
        .I4(\elts_1_data_reg[16] ),
        .I5(ram_data[0]),
        .O(\elts_0_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[10]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [10]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[10]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_size[1]),
        .O(\elts_0_data_reg[31] [10]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[10]_i_2 
       (.I0(ram_data[10]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[9]),
        .I3(atomics_auto_in_d_bits_data[9]),
        .I4(repeat_index),
        .O(\elts_0_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[11]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [11]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[11]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(\saved_size_reg[2] ),
        .O(\elts_0_data_reg[31] [11]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[11]_i_2 
       (.I0(ram_data[11]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[10]),
        .I3(atomics_auto_in_d_bits_data[10]),
        .I4(repeat_index),
        .O(\elts_0_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BB88888888888)) 
    \elts_0_data[12]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [12]),
        .I1(valid_1),
        .I2(\elts_1_data_reg[16] ),
        .I3(ram_data[12]),
        .I4(\cam_d_0_data_reg[31] [12]),
        .I5(\state_reg[1]_1 ),
        .O(\elts_0_data_reg[31] [12]));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[13]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [13]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[13]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(\elts_1_data_reg[13] ),
        .O(\elts_0_data_reg[31] [13]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[13]_i_2 
       (.I0(ram_data[13]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[11]),
        .I3(atomics_auto_in_d_bits_data[11]),
        .I4(repeat_index),
        .O(\elts_0_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[14]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [14]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[14]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(\elts_1_data_reg[14] ),
        .O(\elts_0_data_reg[31] [14]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[14]_i_2 
       (.I0(ram_data[14]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[12]),
        .I3(atomics_auto_in_d_bits_data[12]),
        .I4(repeat_index),
        .O(\elts_0_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[15]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [15]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[15]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(\elts_1_data_reg[15] ),
        .O(\elts_0_data_reg[31] [15]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[15]_i_2 
       (.I0(ram_data[15]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[13]),
        .I3(atomics_auto_in_d_bits_data[13]),
        .I4(repeat_index),
        .O(\elts_0_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[16]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [16]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[16]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[0]),
        .O(\elts_0_data_reg[31] [16]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[16]_i_2 
       (.I0(ram_data[16]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[14]),
        .I3(atomics_auto_in_d_bits_data[14]),
        .I4(repeat_index),
        .O(\elts_0_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[17]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [17]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[17]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[1]),
        .O(\elts_0_data_reg[31] [17]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[17]_i_2 
       (.I0(ram_data[17]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[15]),
        .I3(atomics_auto_in_d_bits_data[15]),
        .I4(repeat_index),
        .O(\elts_0_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[18]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [18]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[18]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[2]),
        .O(\elts_0_data_reg[31] [18]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[18]_i_2 
       (.I0(ram_data[18]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[16]),
        .I3(atomics_auto_in_d_bits_data[16]),
        .I4(repeat_index),
        .O(\elts_0_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[19]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [19]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[19]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[3]),
        .O(\elts_0_data_reg[31] [19]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[19]_i_2 
       (.I0(ram_data[19]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[17]),
        .I3(atomics_auto_in_d_bits_data[17]),
        .I4(repeat_index),
        .O(\elts_0_data[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB88BBBBB)) 
    \elts_0_data[1]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [1]),
        .I1(valid_1),
        .I2(\state_reg[1]_0 ),
        .I3(\state_reg[0]_0 ),
        .I4(\elts_0_data[1]_i_2_n_0 ),
        .O(\elts_0_data_reg[31] [1]));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F5D7F7F)) 
    \elts_0_data[1]_i_2 
       (.I0(\state_reg[1]_0 ),
        .I1(\elts_1_data_reg[16] ),
        .I2(ram_data[1]),
        .I3(repeat_index),
        .I4(atomics_auto_in_d_bits_data[1]),
        .I5(repeat_bundleIn_0_d_bits_data_mux_0[1]),
        .O(\elts_0_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[20]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [20]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[20]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[4]),
        .O(\elts_0_data_reg[31] [20]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[20]_i_2 
       (.I0(ram_data[20]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[18]),
        .I3(atomics_auto_in_d_bits_data[18]),
        .I4(repeat_index),
        .O(\elts_0_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[21]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [21]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[21]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[5]),
        .O(\elts_0_data_reg[31] [21]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[21]_i_2 
       (.I0(ram_data[21]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[19]),
        .I3(atomics_auto_in_d_bits_data[19]),
        .I4(repeat_index),
        .O(\elts_0_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[22]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [22]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[22]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[6]),
        .O(\elts_0_data_reg[31] [22]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[22]_i_2 
       (.I0(ram_data[22]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[20]),
        .I3(atomics_auto_in_d_bits_data[20]),
        .I4(repeat_index),
        .O(\elts_0_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[23]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [23]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[23]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[7]),
        .O(\elts_0_data_reg[31] [23]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[23]_i_2 
       (.I0(ram_data[23]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[21]),
        .I3(atomics_auto_in_d_bits_data[21]),
        .I4(repeat_index),
        .O(\elts_0_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[24]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [24]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[24]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[8]),
        .O(\elts_0_data_reg[31] [24]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[24]_i_2 
       (.I0(ram_data[24]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[22]),
        .I3(atomics_auto_in_d_bits_data[22]),
        .I4(repeat_index),
        .O(\elts_0_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[25]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [25]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[25]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[9]),
        .O(\elts_0_data_reg[31] [25]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[25]_i_2 
       (.I0(ram_data[25]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[23]),
        .I3(atomics_auto_in_d_bits_data[23]),
        .I4(repeat_index),
        .O(\elts_0_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[26]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [26]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[26]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[10]),
        .O(\elts_0_data_reg[31] [26]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[26]_i_2 
       (.I0(ram_data[26]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[24]),
        .I3(atomics_auto_in_d_bits_data[24]),
        .I4(repeat_index),
        .O(\elts_0_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[27]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [27]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[27]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[11]),
        .O(\elts_0_data_reg[31] [27]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[27]_i_2 
       (.I0(ram_data[27]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[25]),
        .I3(atomics_auto_in_d_bits_data[25]),
        .I4(repeat_index),
        .O(\elts_0_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[28]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [28]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[28]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[12]),
        .O(\elts_0_data_reg[31] [28]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[28]_i_2 
       (.I0(ram_data[28]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[26]),
        .I3(atomics_auto_in_d_bits_data[26]),
        .I4(repeat_index),
        .O(\elts_0_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[29]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [29]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[29]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[13]),
        .O(\elts_0_data_reg[31] [29]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[29]_i_2 
       (.I0(ram_data[29]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[27]),
        .I3(atomics_auto_in_d_bits_data[27]),
        .I4(repeat_index),
        .O(\elts_0_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BB88888888888)) 
    \elts_0_data[2]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [2]),
        .I1(valid_1),
        .I2(\elts_1_data_reg[16] ),
        .I3(ram_data[2]),
        .I4(\cam_d_0_data_reg[31] [2]),
        .I5(\state_reg[1]_1 ),
        .O(\elts_0_data_reg[31] [2]));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[30]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [30]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[30]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[14]),
        .O(\elts_0_data_reg[31] [30]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[30]_i_2 
       (.I0(ram_data[30]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[28]),
        .I3(atomics_auto_in_d_bits_data[28]),
        .I4(repeat_index),
        .O(\elts_0_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[31]_i_2 
       (.I0(\elts_1_data_reg[31]_0 [31]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[31]_i_3_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(header[15]),
        .O(\elts_0_data_reg[31] [31]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[31]_i_3 
       (.I0(ram_data[31]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[29]),
        .I3(atomics_auto_in_d_bits_data[29]),
        .I4(repeat_index),
        .O(\elts_0_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[3]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [3]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[3]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_opcode[0]),
        .O(\elts_0_data_reg[31] [3]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[3]_i_2 
       (.I0(ram_data[3]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[2]),
        .I3(atomics_auto_in_d_bits_data[2]),
        .I4(repeat_index),
        .O(\elts_0_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[4]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [4]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[4]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_opcode[1]),
        .O(\elts_0_data_reg[31] [4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[4]_i_2 
       (.I0(ram_data[4]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[3]),
        .I3(atomics_auto_in_d_bits_data[3]),
        .I4(repeat_index),
        .O(\elts_0_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[5]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [5]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[5]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_opcode[2]),
        .O(\elts_0_data_reg[31] [5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[5]_i_2 
       (.I0(ram_data[5]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[4]),
        .I3(atomics_auto_in_d_bits_data[4]),
        .I4(repeat_index),
        .O(\elts_0_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[6]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [6]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[6]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_param[0]),
        .O(\elts_0_data_reg[31] [6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[6]_i_2 
       (.I0(ram_data[6]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[5]),
        .I3(atomics_auto_in_d_bits_data[5]),
        .I4(repeat_index),
        .O(\elts_0_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[7]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [7]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[7]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_param[1]),
        .O(\elts_0_data_reg[31] [7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[7]_i_2 
       (.I0(ram_data[7]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[6]),
        .I3(atomics_auto_in_d_bits_data[6]),
        .I4(repeat_index),
        .O(\elts_0_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[8]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [8]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[8]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_denied),
        .O(\elts_0_data_reg[31] [8]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[8]_i_2 
       (.I0(ram_data[8]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[7]),
        .I3(atomics_auto_in_d_bits_data[7]),
        .I4(repeat_index),
        .O(\elts_0_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8B8B888888)) 
    \elts_0_data[9]_i_1 
       (.I0(\elts_1_data_reg[31]_0 [9]),
        .I1(valid_1),
        .I2(\state_reg[0]_0 ),
        .I3(\elts_0_data[9]_i_2_n_0 ),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_size[0]),
        .O(\elts_0_data_reg[31] [9]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \elts_0_data[9]_i_2 
       (.I0(ram_data[9]),
        .I1(\elts_1_data_reg[16] ),
        .I2(repeat_bundleIn_0_d_bits_data_mux_0[8]),
        .I3(atomics_auto_in_d_bits_data[8]),
        .I4(repeat_index),
        .O(\elts_0_data[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \elts_1_beats[0]_i_1 
       (.I0(d_io_deq_bits_size[0]),
        .I1(d_io_deq_bits_size[1]),
        .I2(\saved_size_reg[2] ),
        .I3(d_io_deq_bits_opcode[0]),
        .I4(_GEN_8),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h9BBBAAAA)) 
    \elts_1_beats[1]_i_1 
       (.I0(_GEN_8),
        .I1(\saved_size_reg[2] ),
        .I2(d_io_deq_bits_size[0]),
        .I3(d_io_deq_bits_size[1]),
        .I4(d_io_deq_bits_opcode[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h200C0000)) 
    \elts_1_beats[2]_i_1 
       (.I0(_GEN_8),
        .I1(\saved_size_reg[2] ),
        .I2(d_io_deq_bits_size[0]),
        .I3(d_io_deq_bits_size[1]),
        .I4(d_io_deq_bits_opcode[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \elts_1_beats[3]_i_1 
       (.I0(\saved_size_reg[2] ),
        .I1(d_io_deq_bits_size[0]),
        .I2(d_io_deq_bits_size[1]),
        .I3(d_io_deq_bits_opcode[0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \elts_1_beats[4]_i_1 
       (.I0(\saved_size_reg[2] ),
        .I1(d_io_deq_bits_size[1]),
        .I2(d_io_deq_bits_size[0]),
        .I3(d_io_deq_bits_opcode[0]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFF00B8FF)) 
    \elts_1_data[0]_i_1 
       (.I0(ram_data[0]),
        .I1(\elts_1_data_reg[16] ),
        .I2(\cam_d_0_data_reg[31] [0]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\elts_1_data_reg[31] [0]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[10]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[10]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [10]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_size[1]),
        .O(\elts_1_data_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[10]_i_2 
       (.I0(\ram_size_reg_n_0_[1] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(chiplink_auto_mbypass_out_d_bits_size[1]),
        .O(d_io_deq_bits_size[1]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[11]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[11]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [11]),
        .I4(\state_reg[1]_0 ),
        .I5(\saved_size_reg[2] ),
        .O(\elts_1_data_reg[31] [11]));
  LUT5 #(
    .INIT(32'h0000D800)) 
    \elts_1_data[12]_i_1 
       (.I0(\elts_1_data_reg[16] ),
        .I1(ram_data[12]),
        .I2(\cam_d_0_data_reg[31] [12]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\elts_1_data_reg[31] [12]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[13]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[13]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [13]),
        .I4(\state_reg[1]_0 ),
        .I5(\elts_1_data_reg[13] ),
        .O(\elts_1_data_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[13]_i_2 
       (.I0(\ram_source_reg_n_0_[3] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_source_reg[5] [3]),
        .O(\elts_1_data_reg[13] ));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[14]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[14]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [14]),
        .I4(\state_reg[1]_0 ),
        .I5(\elts_1_data_reg[14] ),
        .O(\elts_1_data_reg[31] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[14]_i_2 
       (.I0(\ram_source_reg_n_0_[4] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_source_reg[5] [4]),
        .O(\elts_1_data_reg[14] ));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[15]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[15]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [15]),
        .I4(\state_reg[1]_0 ),
        .I5(\elts_1_data_reg[15] ),
        .O(\elts_1_data_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[15]_i_2 
       (.I0(\ram_source_reg_n_0_[5] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_source_reg[5] [5]),
        .O(\elts_1_data_reg[15] ));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[16]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[16]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [16]),
        .I4(\state_reg[1]_0 ),
        .I5(header[0]),
        .O(\elts_1_data_reg[31] [16]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[17]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[17]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [17]),
        .I4(\state_reg[1]_0 ),
        .I5(header[1]),
        .O(\elts_1_data_reg[31] [17]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[18]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[18]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [18]),
        .I4(\state_reg[1]_0 ),
        .I5(header[2]),
        .O(\elts_1_data_reg[31] [18]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[19]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[19]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [19]),
        .I4(\state_reg[1]_0 ),
        .I5(header[3]),
        .O(\elts_1_data_reg[31] [19]));
  LUT5 #(
    .INIT(32'hFAEE5555)) 
    \elts_1_data[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\cam_d_0_data_reg[31] [1]),
        .I2(ram_data[1]),
        .I3(\elts_1_data_reg[16] ),
        .I4(\state_reg[1]_0 ),
        .O(\elts_1_data_reg[31] [1]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[20]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[20]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [20]),
        .I4(\state_reg[1]_0 ),
        .I5(header[4]),
        .O(\elts_1_data_reg[31] [20]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[21]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[21]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [21]),
        .I4(\state_reg[1]_0 ),
        .I5(header[5]),
        .O(\elts_1_data_reg[31] [21]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[22]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[22]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [22]),
        .I4(\state_reg[1]_0 ),
        .I5(header[6]),
        .O(\elts_1_data_reg[31] [22]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[23]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[23]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [23]),
        .I4(\state_reg[1]_0 ),
        .I5(header[7]),
        .O(\elts_1_data_reg[31] [23]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[24]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[24]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [24]),
        .I4(\state_reg[1]_0 ),
        .I5(header[8]),
        .O(\elts_1_data_reg[31] [24]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[25]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[25]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [25]),
        .I4(\state_reg[1]_0 ),
        .I5(header[9]),
        .O(\elts_1_data_reg[31] [25]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[26]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[26]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [26]),
        .I4(\state_reg[1]_0 ),
        .I5(header[10]),
        .O(\elts_1_data_reg[31] [26]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[27]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[27]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [27]),
        .I4(\state_reg[1]_0 ),
        .I5(header[11]),
        .O(\elts_1_data_reg[31] [27]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[28]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[28]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [28]),
        .I4(\state_reg[1]_0 ),
        .I5(header[12]),
        .O(\elts_1_data_reg[31] [28]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[29]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[29]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [29]),
        .I4(\state_reg[1]_0 ),
        .I5(header[13]),
        .O(\elts_1_data_reg[31] [29]));
  LUT5 #(
    .INIT(32'h0000D800)) 
    \elts_1_data[2]_i_1 
       (.I0(\elts_1_data_reg[16] ),
        .I1(ram_data[2]),
        .I2(\cam_d_0_data_reg[31] [2]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\elts_1_data_reg[31] [2]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[30]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[30]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [30]),
        .I4(\state_reg[1]_0 ),
        .I5(header[14]),
        .O(\elts_1_data_reg[31] [30]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[31]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[31]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [31]),
        .I4(\state_reg[1]_0 ),
        .I5(header[15]),
        .O(\elts_1_data_reg[31] [31]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[3]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[3]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [3]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_opcode[0]),
        .O(\elts_1_data_reg[31] [3]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[4]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[4]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [4]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_opcode[1]),
        .O(\elts_1_data_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[4]_i_2 
       (.I0(\ram_opcode_reg_n_0_[1] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_opcode_reg[2] [1]),
        .O(d_io_deq_bits_opcode[1]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[5]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[5]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [5]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_opcode[2]),
        .O(\elts_1_data_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[5]_i_2 
       (.I0(\ram_opcode_reg_n_0_[2] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_opcode_reg[2] [2]),
        .O(d_io_deq_bits_opcode[2]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[6]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[6]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [6]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_param[0]),
        .O(\elts_1_data_reg[31] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[6]_i_2 
       (.I0(\ram_param_reg_n_0_[0] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_param_reg[1] [0]),
        .O(d_io_deq_bits_param[0]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[7]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[7]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [7]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_param[1]),
        .O(\elts_1_data_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[7]_i_2 
       (.I0(\ram_param_reg_n_0_[1] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_param_reg[1] [1]),
        .O(d_io_deq_bits_param[1]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[8]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[8]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [8]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_denied),
        .O(\elts_1_data_reg[31] [8]));
  LUT6 #(
    .INIT(64'hEFEA555545400000)) 
    \elts_1_data[9]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ram_data[9]),
        .I2(\elts_1_data_reg[16] ),
        .I3(\cam_d_0_data_reg[31] [9]),
        .I4(\state_reg[1]_0 ),
        .I5(d_io_deq_bits_size[0]),
        .O(\elts_1_data_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_1_data[9]_i_2 
       (.I0(\ram_size_reg_n_0_[0] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(chiplink_auto_mbypass_out_d_bits_size[0]),
        .O(d_io_deq_bits_size[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h02008082)) 
    elts_1_last_i_1
       (.I0(d_last),
        .I1(d_io_deq_bits_opcode[0]),
        .I2(\state_reg[1]_0 ),
        .I3(_GEN_8),
        .I4(\state_reg[0]_0 ),
        .O(sinkD_io_q_bits_last));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hAABFFFFF)) 
    elts_1_last_i_2
       (.I0(\d_last_counter_reg[3]_1 ),
        .I1(d_io_deq_bits_size[1]),
        .I2(d_io_deq_bits_size[0]),
        .I3(\saved_size_reg[2] ),
        .I4(d_io_deq_bits_opcode[0]),
        .O(d_last));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1 
       (.I0(a_first_reg),
        .I1(\free_reg[3]_1 [0]),
        .I2(\free_reg[0]_0 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1__0 
       (.I0(a_first_reg_0),
        .I1(\free_reg[4]_1 [0]),
        .I2(\free_reg[0]_1 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[4] [0]));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \free[0]_i_1__1 
       (.I0(\r_4_reg[2] ),
        .I1(\free_reg[0]_16 ),
        .I2(\free_reg[1] ),
        .I3(\free_reg[0] ),
        .I4(\free_reg[1]_0 ),
        .I5(\free_reg[0]_3 ),
        .O(\free_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1__2 
       (.I0(a_first_reg_1),
        .I1(\free_reg[0]_17 ),
        .I2(\free_reg[0]_5 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1__3 
       (.I0(a_first_reg_2),
        .I1(\free_reg[0]_18 ),
        .I2(\free_reg[0]_7 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1__4 
       (.I0(a_first_reg_3),
        .I1(\free_reg[0]_19 ),
        .I2(\free_reg[0]_9 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1__5 
       (.I0(a_first_reg_4),
        .I1(\free_reg[0]_20 ),
        .I2(\free_reg[0]_11 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \free[0]_i_1__6 
       (.I0(a_first_reg_5),
        .I1(\free_reg[0]_21 ),
        .I2(\free_reg[0]_13 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h02FF0202)) 
    \free[0]_i_1__7 
       (.I0(\free_reg[1]_4 ),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg[1] ),
        .I3(p_0_in),
        .I4(\free_reg[1]_5 [0]),
        .O(\free_reg[1]_3 [0]));
  LUT6 #(
    .INIT(64'hFF080808FF08FF08)) 
    \free[1]_i_1__7 
       (.I0(\free_reg[1]_4 ),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg[1] ),
        .I3(\free_reg[1]_5 [1]),
        .I4(\free_reg[1]_5 [0]),
        .I5(p_0_in),
        .O(\free_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \free[1]_i_2 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg[0] ),
        .O(\free_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \free[2]_i_2 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[0] ),
        .I2(\free_reg[1]_0 ),
        .O(\free_reg[2] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \free[3]_i_1 
       (.I0(\free_reg[0]_0 ),
        .I1(\free_reg[1] ),
        .I2(\free_reg[0] ),
        .I3(\free_reg[1]_0 ),
        .I4(\free_reg[0]_14 ),
        .I5(\free_reg[3]_1 [1]),
        .O(\free_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \free[3]_i_1__0 
       (.I0(\free_reg[0]_1 ),
        .I1(\free_reg[1] ),
        .I2(\free_reg[0] ),
        .I3(\free_reg[1]_0 ),
        .I4(\free_reg[0]_15 ),
        .I5(\free_reg[4]_1 [1]),
        .O(\free_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \free[3]_i_3 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[0] ),
        .I2(\free_reg[1]_0 ),
        .O(\free_reg[3] ));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    \free[4]_i_1 
       (.I0(\cdc_reg_reg[15] ),
        .I1(\free_reg[4]_1 [2]),
        .I2(\free_reg[0]_1 ),
        .I3(\free_reg[1] ),
        .I4(\free_reg[0] ),
        .I5(\free_reg[1]_0 ),
        .O(\free_reg[4] [2]));
  LUT3 #(
    .INIT(8'h02)) 
    \free[4]_i_4 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[0] ),
        .I2(\free_reg[1]_0 ),
        .O(\free_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \free[5]_i_2 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[1]_0 ),
        .I2(\free_reg[0] ),
        .O(\free_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \free[5]_i_2__4 
       (.I0(\free_reg[1]_2 ),
        .I1(valid_1_reg),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_0 ),
        .I4(\free_reg[0] ),
        .O(\free_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \free[6]_i_3 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[0] ),
        .I2(\free_reg[1]_0 ),
        .O(\free_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \free[7]_i_2__7 
       (.I0(\free_reg[1]_2 ),
        .I1(valid_1_reg),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_0 ),
        .I4(\free_reg[0] ),
        .O(\free_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \free[7]_i_3__5 
       (.I0(\state_reg[1]_2 ),
        .I1(valid_1_reg),
        .I2(\free_reg[1]_2 ),
        .I3(\elts_1_data_reg[15] ),
        .I4(\elts_1_data_reg[13] ),
        .I5(\elts_1_data_reg[14] ),
        .O(\free_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \free[7]_i_3__6 
       (.I0(\state_reg[1]_2 ),
        .I1(valid_1_reg),
        .I2(\free_reg[1]_2 ),
        .I3(\elts_1_data_reg[15] ),
        .I4(\elts_1_data_reg[14] ),
        .I5(\elts_1_data_reg[13] ),
        .O(\free_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \free[7]_i_4 
       (.I0(\elts_1_data_reg[13] ),
        .I1(\elts_1_data_reg[14] ),
        .I2(\elts_1_data_reg[15] ),
        .I3(\state_reg[1]_2 ),
        .I4(valid_1_reg),
        .I5(\free_reg[1]_2 ),
        .O(\free_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    \free[7]_i_4__0 
       (.I0(\elts_1_data_reg[14] ),
        .I1(\elts_1_data_reg[13] ),
        .I2(\elts_1_data_reg[15] ),
        .I3(\state_reg[1]_2 ),
        .I4(valid_1_reg),
        .I5(\free_reg[1]_2 ),
        .O(\free_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    \free[7]_i_4__1 
       (.I0(\elts_1_data_reg[13] ),
        .I1(\elts_1_data_reg[14] ),
        .I2(\elts_1_data_reg[15] ),
        .I3(\state_reg[1]_2 ),
        .I4(valid_1_reg),
        .I5(\free_reg[1]_2 ),
        .O(\free_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \free[7]_i_4__2 
       (.I0(\elts_1_data_reg[15] ),
        .I1(\state_reg[1]_2 ),
        .I2(valid_1_reg),
        .I3(\free_reg[1]_2 ),
        .I4(\elts_1_data_reg[13] ),
        .I5(\elts_1_data_reg[14] ),
        .O(\free_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \free[7]_i_4__3 
       (.I0(\state_reg[1]_2 ),
        .I1(valid_1_reg),
        .I2(\free_reg[1]_2 ),
        .I3(\elts_1_data_reg[15] ),
        .I4(\elts_1_data_reg[13] ),
        .I5(\elts_1_data_reg[14] ),
        .O(\free_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \free[7]_i_4__4 
       (.I0(\elts_1_data_reg[13] ),
        .I1(\elts_1_data_reg[14] ),
        .I2(\state_reg[1]_2 ),
        .I3(valid_1_reg),
        .I4(\free_reg[1]_2 ),
        .I5(\elts_1_data_reg[15] ),
        .O(\free_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \free[7]_i_5 
       (.I0(\free_reg[1] ),
        .I1(\free_reg[0] ),
        .I2(\free_reg[1]_0 ),
        .O(\free_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \free[7]_i_7 
       (.I0(d_io_deq_bits_opcode[1]),
        .I1(d_io_deq_bits_opcode[2]),
        .I2(d_io_deq_bits_opcode[0]),
        .O(\free_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    io_axi4_0_bready_INST_0_i_4
       (.I0(\elts_1_data_reg[16] ),
        .I1(bypass_reg_rep),
        .I2(full),
        .I3(d_drop),
        .O(xbar_auto_in_d_ready));
  LUT4 #(
    .INIT(16'hFF4C)) 
    maybe_full_i_1
       (.I0(sinkD_io_q_valid),
        .I1(\elts_1_data_reg[16] ),
        .I2(maybe_full_i_2__7_n_0),
        .I3(maybe_full),
        .O(maybe_full_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001089)) 
    maybe_full_i_2__7
       (.I0(d_io_deq_bits_opcode[0]),
        .I1(\state_reg[1]_0 ),
        .I2(_GEN_8),
        .I3(\state_reg[0]_0 ),
        .I4(valid_1),
        .O(maybe_full_i_2__7_n_0));
  FDRE maybe_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(maybe_full_i_1_n_0),
        .Q(\elts_1_data_reg[16] ),
        .R(SR));
  FDRE \ram_data_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [0]),
        .Q(ram_data[0]),
        .R(1'b0));
  FDRE \ram_data_reg[10] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [10]),
        .Q(ram_data[10]),
        .R(1'b0));
  FDRE \ram_data_reg[11] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [11]),
        .Q(ram_data[11]),
        .R(1'b0));
  FDRE \ram_data_reg[12] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [12]),
        .Q(ram_data[12]),
        .R(1'b0));
  FDRE \ram_data_reg[13] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [13]),
        .Q(ram_data[13]),
        .R(1'b0));
  FDRE \ram_data_reg[14] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [14]),
        .Q(ram_data[14]),
        .R(1'b0));
  FDRE \ram_data_reg[15] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [15]),
        .Q(ram_data[15]),
        .R(1'b0));
  FDRE \ram_data_reg[16] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [16]),
        .Q(ram_data[16]),
        .R(1'b0));
  FDRE \ram_data_reg[17] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [17]),
        .Q(ram_data[17]),
        .R(1'b0));
  FDRE \ram_data_reg[18] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [18]),
        .Q(ram_data[18]),
        .R(1'b0));
  FDRE \ram_data_reg[19] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [19]),
        .Q(ram_data[19]),
        .R(1'b0));
  FDRE \ram_data_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [1]),
        .Q(ram_data[1]),
        .R(1'b0));
  FDRE \ram_data_reg[20] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [20]),
        .Q(ram_data[20]),
        .R(1'b0));
  FDRE \ram_data_reg[21] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [21]),
        .Q(ram_data[21]),
        .R(1'b0));
  FDRE \ram_data_reg[22] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [22]),
        .Q(ram_data[22]),
        .R(1'b0));
  FDRE \ram_data_reg[23] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [23]),
        .Q(ram_data[23]),
        .R(1'b0));
  FDRE \ram_data_reg[24] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [24]),
        .Q(ram_data[24]),
        .R(1'b0));
  FDRE \ram_data_reg[25] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [25]),
        .Q(ram_data[25]),
        .R(1'b0));
  FDRE \ram_data_reg[26] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [26]),
        .Q(ram_data[26]),
        .R(1'b0));
  FDRE \ram_data_reg[27] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [27]),
        .Q(ram_data[27]),
        .R(1'b0));
  FDRE \ram_data_reg[28] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [28]),
        .Q(ram_data[28]),
        .R(1'b0));
  FDRE \ram_data_reg[29] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [29]),
        .Q(ram_data[29]),
        .R(1'b0));
  FDRE \ram_data_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [2]),
        .Q(ram_data[2]),
        .R(1'b0));
  FDRE \ram_data_reg[30] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [30]),
        .Q(ram_data[30]),
        .R(1'b0));
  FDRE \ram_data_reg[31] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [31]),
        .Q(ram_data[31]),
        .R(1'b0));
  FDRE \ram_data_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [3]),
        .Q(ram_data[3]),
        .R(1'b0));
  FDRE \ram_data_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [4]),
        .Q(ram_data[4]),
        .R(1'b0));
  FDRE \ram_data_reg[5] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [5]),
        .Q(ram_data[5]),
        .R(1'b0));
  FDRE \ram_data_reg[6] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [6]),
        .Q(ram_data[6]),
        .R(1'b0));
  FDRE \ram_data_reg[7] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [7]),
        .Q(ram_data[7]),
        .R(1'b0));
  FDRE \ram_data_reg[8] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [8]),
        .Q(ram_data[8]),
        .R(1'b0));
  FDRE \ram_data_reg[9] 
       (.C(clk),
        .CE(maybe_full),
        .D(\cam_d_0_data_reg[31] [9]),
        .Q(ram_data[9]),
        .R(1'b0));
  FDRE \ram_denied_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(chiplink_auto_mbypass_out_d_bits_denied),
        .Q(ram_denied),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEFFFFBE)) 
    \ram_opcode[2]_i_1 
       (.I0(valid_1),
        .I1(\state_reg[0]_0 ),
        .I2(_GEN_8),
        .I3(\state_reg[1]_0 ),
        .I4(d_io_deq_bits_opcode[0]),
        .I5(full_reg),
        .O(maybe_full));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ram_opcode[2]_i_3__0 
       (.I0(d_io_deq_bits_opcode[2]),
        .I1(d_io_deq_bits_opcode[1]),
        .O(_GEN_8));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_opcode[2]_i_4 
       (.I0(\ram_opcode_reg_n_0_[0] ),
        .I1(\elts_1_data_reg[16] ),
        .I2(\saved_opcode_reg[2] [0]),
        .O(d_io_deq_bits_opcode[0]));
  FDRE \ram_opcode_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_opcode_reg[2] [0]),
        .Q(\ram_opcode_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_opcode_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_opcode_reg[2] [1]),
        .Q(\ram_opcode_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_opcode_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_opcode_reg[2] [2]),
        .Q(\ram_opcode_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_param_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_param_reg[1] [0]),
        .Q(\ram_param_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_param_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_param_reg[1] [1]),
        .Q(\ram_param_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_size_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(chiplink_auto_mbypass_out_d_bits_size[0]),
        .Q(\ram_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_size_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(chiplink_auto_mbypass_out_d_bits_size[1]),
        .Q(\ram_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_size_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(chiplink_auto_mbypass_out_d_bits_size[2]),
        .Q(\elts_1_beats_reg[0] ),
        .R(1'b0));
  FDRE \ram_source_reg[0] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_source_reg[5] [0]),
        .Q(\ram_source_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ram_source_reg[1] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_source_reg[5] [1]),
        .Q(\ram_source_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ram_source_reg[2] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_source_reg[5] [2]),
        .Q(\ram_source_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ram_source_reg[3] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_source_reg[5] [3]),
        .Q(\ram_source_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ram_source_reg[4] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_source_reg[5] [4]),
        .Q(\ram_source_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ram_source_reg[5] 
       (.C(clk),
        .CE(maybe_full),
        .D(\saved_source_reg[5] [5]),
        .Q(\ram_source_reg_n_0_[5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9C008C00)) 
    \state[0]_i_1__4 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(valid_1_reg),
        .I3(resetn),
        .I4(_GEN_8),
        .O(\state_reg[0] ));
  LUT5 #(
    .INIT(32'h8A00FA00)) 
    \state[1]_i_1__4 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(valid_1_reg),
        .I3(resetn),
        .I4(\state[1]_i_3_n_0 ),
        .O(\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hCEFF0233)) 
    \state[1]_i_3 
       (.I0(_GEN_8),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(d_io_deq_bits_opcode[0]),
        .I4(d_last),
        .O(\state[1]_i_3_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6
   (maybe_full_reg_0,
    hqe_io_deq_bits,
    maybe_full_reg_1,
    \deq_ptr_reg[4] ,
    D,
    CO,
    \rx_e_reg[5] ,
    O,
    \rx_e_reg[7] ,
    \rx_e_reg[11] ,
    \rx_e_reg[15] ,
    \rx_e_reg[19] ,
    rx_reset,
    chiplink_rx_clk,
    sink_valid_io_out,
    ready_reg,
    Q,
    maybe_full_reg_2,
    DOBDO,
    ram_out_valid_reg,
    \rx_e_reg[0] ,
    ready_reg_reg,
    ready_reg_0,
    S,
    \rx_e_reg[7]_0 ,
    \rx_e_reg[11]_0 ,
    \rx_e_reg[15]_0 ,
    \rx_e_reg[19]_0 );
  output maybe_full_reg_0;
  output [0:0]hqe_io_deq_bits;
  output maybe_full_reg_1;
  output [0:0]\deq_ptr_reg[4] ;
  output [0:0]D;
  output [0:0]CO;
  output \rx_e_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_e_reg[7] ;
  output [3:0]\rx_e_reg[11] ;
  output [3:0]\rx_e_reg[15] ;
  output [3:0]\rx_e_reg[19] ;
  input rx_reset;
  input chiplink_rx_clk;
  input sink_valid_io_out;
  input ready_reg;
  input [0:0]Q;
  input maybe_full_reg_2;
  input [0:0]DOBDO;
  input ram_out_valid_reg;
  input [0:0]\rx_e_reg[0] ;
  input ready_reg_reg;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_e_reg[7]_0 ;
  input [3:0]\rx_e_reg[11]_0 ;
  input [3:0]\rx_e_reg[15]_0 ;
  input [3:0]\rx_e_reg[19]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOBDO;
  wire [2:0]O;
  wire [0:0]Q;
  wire [2:0]S;
  wire chiplink_rx_clk;
  wire [0:0]\deq_ptr_reg[4] ;
  wire [0:0]hqe_io_deq_bits;
  wire maybe_full_i_1__4_n_0;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire \ram[16]_i_1__1_n_0 ;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire \rx_e[0]_i_7_n_0 ;
  wire [0:0]\rx_e_reg[0] ;
  wire \rx_e_reg[0]_i_3_n_0 ;
  wire \rx_e_reg[0]_i_3_n_1 ;
  wire \rx_e_reg[0]_i_3_n_2 ;
  wire \rx_e_reg[0]_i_3_n_3 ;
  wire \rx_e_reg[0]_i_3_n_7 ;
  wire [3:0]\rx_e_reg[11] ;
  wire [3:0]\rx_e_reg[11]_0 ;
  wire \rx_e_reg[11]_i_2_n_0 ;
  wire \rx_e_reg[11]_i_2_n_1 ;
  wire \rx_e_reg[11]_i_2_n_2 ;
  wire \rx_e_reg[11]_i_2_n_3 ;
  wire [3:0]\rx_e_reg[15] ;
  wire [3:0]\rx_e_reg[15]_0 ;
  wire \rx_e_reg[15]_i_2_n_0 ;
  wire \rx_e_reg[15]_i_2_n_1 ;
  wire \rx_e_reg[15]_i_2_n_2 ;
  wire \rx_e_reg[15]_i_2_n_3 ;
  wire [3:0]\rx_e_reg[19] ;
  wire [3:0]\rx_e_reg[19]_0 ;
  wire \rx_e_reg[19]_i_2_n_0 ;
  wire \rx_e_reg[19]_i_2_n_1 ;
  wire \rx_e_reg[19]_i_2_n_2 ;
  wire \rx_e_reg[19]_i_2_n_3 ;
  wire \rx_e_reg[5] ;
  wire [2:0]\rx_e_reg[7] ;
  wire [3:0]\rx_e_reg[7]_0 ;
  wire \rx_e_reg[7]_i_2_n_0 ;
  wire \rx_e_reg[7]_i_2_n_1 ;
  wire \rx_e_reg[7]_i_2_n_2 ;
  wire \rx_e_reg[7]_i_2_n_3 ;
  wire \rx_e_reg[7]_i_2_n_6 ;
  wire rx_reset;
  wire sink_valid_io_out;
  wire [3:1]\NLW_rx_e_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_e_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \deq_ptr[4]_i_1 
       (.I0(maybe_full_reg_1),
        .I1(maybe_full_reg_2),
        .O(\deq_ptr_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    \deq_ptr[4]_i_3 
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(maybe_full_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    maybe_full_i_1__4
       (.I0(maybe_full_reg_1),
        .I1(maybe_full_reg_0),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(maybe_full_i_1__4_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__4_n_0),
        .Q(maybe_full_reg_0),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[16]_i_1__1 
       (.I0(Q),
        .I1(maybe_full_reg_2),
        .I2(DOBDO),
        .I3(maybe_full_reg_1),
        .I4(hqe_io_deq_bits),
        .O(\ram[16]_i_1__1_n_0 ));
  FDRE \ram_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\ram[16]_i_1__1_n_0 ),
        .Q(hqe_io_deq_bits),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h005500FC00FC00FC)) 
    \rx_e[0]_i_1 
       (.I0(ready_reg_reg),
        .I1(CO),
        .I2(\rx_e_reg[0]_i_3_n_7 ),
        .I3(rx_reset),
        .I4(ready_reg_0),
        .I5(sink_valid_io_out),
        .O(D));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_e[0]_i_7 
       (.I0(\rx_e_reg[0] ),
        .I1(maybe_full_reg_0),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(\rx_e[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0EEE)) 
    \rx_e[5]_i_1 
       (.I0(\rx_e_reg[7]_i_2_n_6 ),
        .I1(CO),
        .I2(ready_reg_0),
        .I3(sink_valid_io_out),
        .O(\rx_e_reg[5] ));
  CARRY4 \rx_e_reg[0]_i_2 
       (.CI(\rx_e_reg[19]_i_2_n_0 ),
        .CO({\NLW_rx_e_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_e_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_e_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rx_e_reg[0]_i_3_n_0 ,\rx_e_reg[0]_i_3_n_1 ,\rx_e_reg[0]_i_3_n_2 ,\rx_e_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rx_e_reg[0] }),
        .O({O,\rx_e_reg[0]_i_3_n_7 }),
        .S({S,\rx_e[0]_i_7_n_0 }));
  CARRY4 \rx_e_reg[11]_i_2 
       (.CI(\rx_e_reg[7]_i_2_n_0 ),
        .CO({\rx_e_reg[11]_i_2_n_0 ,\rx_e_reg[11]_i_2_n_1 ,\rx_e_reg[11]_i_2_n_2 ,\rx_e_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_e_reg[11] ),
        .S(\rx_e_reg[11]_0 ));
  CARRY4 \rx_e_reg[15]_i_2 
       (.CI(\rx_e_reg[11]_i_2_n_0 ),
        .CO({\rx_e_reg[15]_i_2_n_0 ,\rx_e_reg[15]_i_2_n_1 ,\rx_e_reg[15]_i_2_n_2 ,\rx_e_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_e_reg[15] ),
        .S(\rx_e_reg[15]_0 ));
  CARRY4 \rx_e_reg[19]_i_2 
       (.CI(\rx_e_reg[15]_i_2_n_0 ),
        .CO({\rx_e_reg[19]_i_2_n_0 ,\rx_e_reg[19]_i_2_n_1 ,\rx_e_reg[19]_i_2_n_2 ,\rx_e_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_e_reg[19] ),
        .S(\rx_e_reg[19]_0 ));
  CARRY4 \rx_e_reg[7]_i_2 
       (.CI(\rx_e_reg[0]_i_3_n_0 ),
        .CO({\rx_e_reg[7]_i_2_n_0 ,\rx_e_reg[7]_i_2_n_1 ,\rx_e_reg[7]_i_2_n_2 ,\rx_e_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_e_reg[7] [2:1],\rx_e_reg[7]_i_2_n_6 ,\rx_e_reg[7] [0]}),
        .S(\rx_e_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_Queue_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_108
   (\ram_reg[3]_0 ,
    \ram_reg[3]_1 ,
    \deq_ptr_reg[4] ,
    D,
    CO,
    \rx_d_reg[5] ,
    O,
    \rx_d_reg[7] ,
    \rx_d_reg[11] ,
    \rx_d_reg[15] ,
    \rx_d_reg[19] ,
    \mem_0_reg[15] ,
    rx_reset,
    chiplink_rx_clk,
    sink_valid_io_out,
    ready_reg,
    ram_out_valid_reg,
    \rx_d_reg[0] ,
    maybe_full_reg_0,
    ready_reg_reg,
    ready_reg_0,
    S,
    \rx_d_reg[7]_0 ,
    \rx_d_reg[11]_0 ,
    \rx_d_reg[15]_0 ,
    \rx_d_reg[19]_0 ,
    \b2c_data_concat_reg[15] );
  output \ram_reg[3]_0 ;
  output \ram_reg[3]_1 ;
  output [0:0]\deq_ptr_reg[4] ;
  output [0:0]D;
  output [0:0]CO;
  output \rx_d_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_d_reg[7] ;
  output [3:0]\rx_d_reg[11] ;
  output [3:0]\rx_d_reg[15] ;
  output [3:0]\rx_d_reg[19] ;
  output [9:0]\mem_0_reg[15] ;
  input rx_reset;
  input chiplink_rx_clk;
  input sink_valid_io_out;
  input ready_reg;
  input ram_out_valid_reg;
  input [0:0]\rx_d_reg[0] ;
  input maybe_full_reg_0;
  input ready_reg_reg;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_d_reg[7]_0 ;
  input [3:0]\rx_d_reg[11]_0 ;
  input [3:0]\rx_d_reg[15]_0 ;
  input [3:0]\rx_d_reg[19]_0 ;
  input [9:0]\b2c_data_concat_reg[15] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [2:0]O;
  wire [2:0]S;
  wire [9:0]\b2c_data_concat_reg[15] ;
  wire chiplink_rx_clk;
  wire [0:0]\deq_ptr_reg[4] ;
  wire maybe_full_i_1__3_n_0;
  wire maybe_full_reg_0;
  wire [9:0]\mem_0_reg[15] ;
  wire ram_out_valid_reg;
  wire \ram_reg[3]_0 ;
  wire \ram_reg[3]_1 ;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire \rx_d[0]_i_7_n_0 ;
  wire [0:0]\rx_d_reg[0] ;
  wire \rx_d_reg[0]_i_3_n_0 ;
  wire \rx_d_reg[0]_i_3_n_1 ;
  wire \rx_d_reg[0]_i_3_n_2 ;
  wire \rx_d_reg[0]_i_3_n_3 ;
  wire \rx_d_reg[0]_i_3_n_7 ;
  wire [3:0]\rx_d_reg[11] ;
  wire [3:0]\rx_d_reg[11]_0 ;
  wire \rx_d_reg[11]_i_2_n_0 ;
  wire \rx_d_reg[11]_i_2_n_1 ;
  wire \rx_d_reg[11]_i_2_n_2 ;
  wire \rx_d_reg[11]_i_2_n_3 ;
  wire [3:0]\rx_d_reg[15] ;
  wire [3:0]\rx_d_reg[15]_0 ;
  wire \rx_d_reg[15]_i_2_n_0 ;
  wire \rx_d_reg[15]_i_2_n_1 ;
  wire \rx_d_reg[15]_i_2_n_2 ;
  wire \rx_d_reg[15]_i_2_n_3 ;
  wire [3:0]\rx_d_reg[19] ;
  wire [3:0]\rx_d_reg[19]_0 ;
  wire \rx_d_reg[19]_i_2_n_0 ;
  wire \rx_d_reg[19]_i_2_n_1 ;
  wire \rx_d_reg[19]_i_2_n_2 ;
  wire \rx_d_reg[19]_i_2_n_3 ;
  wire \rx_d_reg[5] ;
  wire [2:0]\rx_d_reg[7] ;
  wire [3:0]\rx_d_reg[7]_0 ;
  wire \rx_d_reg[7]_i_2_n_0 ;
  wire \rx_d_reg[7]_i_2_n_1 ;
  wire \rx_d_reg[7]_i_2_n_2 ;
  wire \rx_d_reg[7]_i_2_n_3 ;
  wire \rx_d_reg[7]_i_2_n_6 ;
  wire rx_reset;
  wire sink_valid_io_out;
  wire [3:1]\NLW_rx_d_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_d_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \deq_ptr[4]_i_1__1 
       (.I0(\ram_reg[3]_1 ),
        .I1(maybe_full_reg_0),
        .O(\deq_ptr_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    maybe_full_i_1__3
       (.I0(\ram_reg[3]_1 ),
        .I1(\ram_reg[3]_0 ),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(maybe_full_i_1__3_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__3_n_0),
        .Q(\ram_reg[3]_0 ),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h00D5)) 
    \ram[15]_i_1__0 
       (.I0(\ram_reg[3]_0 ),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(\ram_reg[3]_1 ));
  FDRE \ram_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [4]),
        .Q(\mem_0_reg[15] [4]),
        .R(1'b0));
  FDRE \ram_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [5]),
        .Q(\mem_0_reg[15] [5]),
        .R(1'b0));
  FDRE \ram_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [6]),
        .Q(\mem_0_reg[15] [6]),
        .R(1'b0));
  FDRE \ram_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [7]),
        .Q(\mem_0_reg[15] [7]),
        .R(1'b0));
  FDRE \ram_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [8]),
        .Q(\mem_0_reg[15] [8]),
        .R(1'b0));
  FDRE \ram_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [9]),
        .Q(\mem_0_reg[15] [9]),
        .R(1'b0));
  FDRE \ram_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [0]),
        .Q(\mem_0_reg[15] [0]),
        .R(1'b0));
  FDRE \ram_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [1]),
        .Q(\mem_0_reg[15] [1]),
        .R(1'b0));
  FDRE \ram_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [2]),
        .Q(\mem_0_reg[15] [2]),
        .R(1'b0));
  FDRE \ram_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[15] [3]),
        .Q(\mem_0_reg[15] [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h005500FC00FC00FC)) 
    \rx_d[0]_i_1 
       (.I0(ready_reg_reg),
        .I1(CO),
        .I2(\rx_d_reg[0]_i_3_n_7 ),
        .I3(rx_reset),
        .I4(ready_reg_0),
        .I5(sink_valid_io_out),
        .O(D));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_d[0]_i_7 
       (.I0(\rx_d_reg[0] ),
        .I1(\ram_reg[3]_0 ),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(\rx_d[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0EEE)) 
    \rx_d[5]_i_1 
       (.I0(\rx_d_reg[7]_i_2_n_6 ),
        .I1(CO),
        .I2(ready_reg_0),
        .I3(sink_valid_io_out),
        .O(\rx_d_reg[5] ));
  CARRY4 \rx_d_reg[0]_i_2 
       (.CI(\rx_d_reg[19]_i_2_n_0 ),
        .CO({\NLW_rx_d_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_d_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_d_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rx_d_reg[0]_i_3_n_0 ,\rx_d_reg[0]_i_3_n_1 ,\rx_d_reg[0]_i_3_n_2 ,\rx_d_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rx_d_reg[0] }),
        .O({O,\rx_d_reg[0]_i_3_n_7 }),
        .S({S,\rx_d[0]_i_7_n_0 }));
  CARRY4 \rx_d_reg[11]_i_2 
       (.CI(\rx_d_reg[7]_i_2_n_0 ),
        .CO({\rx_d_reg[11]_i_2_n_0 ,\rx_d_reg[11]_i_2_n_1 ,\rx_d_reg[11]_i_2_n_2 ,\rx_d_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_d_reg[11] ),
        .S(\rx_d_reg[11]_0 ));
  CARRY4 \rx_d_reg[15]_i_2 
       (.CI(\rx_d_reg[11]_i_2_n_0 ),
        .CO({\rx_d_reg[15]_i_2_n_0 ,\rx_d_reg[15]_i_2_n_1 ,\rx_d_reg[15]_i_2_n_2 ,\rx_d_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_d_reg[15] ),
        .S(\rx_d_reg[15]_0 ));
  CARRY4 \rx_d_reg[19]_i_2 
       (.CI(\rx_d_reg[15]_i_2_n_0 ),
        .CO({\rx_d_reg[19]_i_2_n_0 ,\rx_d_reg[19]_i_2_n_1 ,\rx_d_reg[19]_i_2_n_2 ,\rx_d_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_d_reg[19] ),
        .S(\rx_d_reg[19]_0 ));
  CARRY4 \rx_d_reg[7]_i_2 
       (.CI(\rx_d_reg[0]_i_3_n_0 ),
        .CO({\rx_d_reg[7]_i_2_n_0 ,\rx_d_reg[7]_i_2_n_1 ,\rx_d_reg[7]_i_2_n_2 ,\rx_d_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_d_reg[7] [2:1],\rx_d_reg[7]_i_2_n_6 ,\rx_d_reg[7] [0]}),
        .S(\rx_d_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_Queue_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_110
   (maybe_full_reg_0,
    D,
    CO,
    \rx_c_reg[5] ,
    O,
    \rx_c_reg[7] ,
    \rx_c_reg[11] ,
    \rx_c_reg[15] ,
    \rx_c_reg[19] ,
    \mem_0_reg[31] ,
    rx_reset,
    chiplink_rx_clk,
    sink_valid_io_out,
    ready_reg,
    ram_out_valid_reg,
    Q,
    ready_reg_reg,
    ready_reg_0,
    S,
    \rx_c_reg[7]_0 ,
    \rx_c_reg[11]_0 ,
    \rx_c_reg[15]_0 ,
    \rx_c_reg[19]_0 ,
    \b2c_data_concat_reg[31] );
  output maybe_full_reg_0;
  output [0:0]D;
  output [0:0]CO;
  output \rx_c_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_c_reg[7] ;
  output [3:0]\rx_c_reg[11] ;
  output [3:0]\rx_c_reg[15] ;
  output [3:0]\rx_c_reg[19] ;
  output [24:0]\mem_0_reg[31] ;
  input rx_reset;
  input chiplink_rx_clk;
  input sink_valid_io_out;
  input ready_reg;
  input ram_out_valid_reg;
  input [0:0]Q;
  input ready_reg_reg;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_c_reg[7]_0 ;
  input [3:0]\rx_c_reg[11]_0 ;
  input [3:0]\rx_c_reg[15]_0 ;
  input [3:0]\rx_c_reg[19]_0 ;
  input [24:0]\b2c_data_concat_reg[31] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [2:0]O;
  wire [0:0]Q;
  wire [2:0]S;
  wire [24:0]\b2c_data_concat_reg[31] ;
  wire chiplink_rx_clk;
  wire maybe_full_i_1__47_n_0;
  wire maybe_full_reg_0;
  wire [24:0]\mem_0_reg[31] ;
  wire \ram[31]_i_1__0_n_0 ;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire \rx_c[0]_i_7_n_0 ;
  wire \rx_c_reg[0]_i_3_n_0 ;
  wire \rx_c_reg[0]_i_3_n_1 ;
  wire \rx_c_reg[0]_i_3_n_2 ;
  wire \rx_c_reg[0]_i_3_n_3 ;
  wire \rx_c_reg[0]_i_3_n_7 ;
  wire [3:0]\rx_c_reg[11] ;
  wire [3:0]\rx_c_reg[11]_0 ;
  wire \rx_c_reg[11]_i_2_n_0 ;
  wire \rx_c_reg[11]_i_2_n_1 ;
  wire \rx_c_reg[11]_i_2_n_2 ;
  wire \rx_c_reg[11]_i_2_n_3 ;
  wire [3:0]\rx_c_reg[15] ;
  wire [3:0]\rx_c_reg[15]_0 ;
  wire \rx_c_reg[15]_i_2_n_0 ;
  wire \rx_c_reg[15]_i_2_n_1 ;
  wire \rx_c_reg[15]_i_2_n_2 ;
  wire \rx_c_reg[15]_i_2_n_3 ;
  wire [3:0]\rx_c_reg[19] ;
  wire [3:0]\rx_c_reg[19]_0 ;
  wire \rx_c_reg[19]_i_2_n_0 ;
  wire \rx_c_reg[19]_i_2_n_1 ;
  wire \rx_c_reg[19]_i_2_n_2 ;
  wire \rx_c_reg[19]_i_2_n_3 ;
  wire \rx_c_reg[5] ;
  wire [2:0]\rx_c_reg[7] ;
  wire [3:0]\rx_c_reg[7]_0 ;
  wire \rx_c_reg[7]_i_2_n_0 ;
  wire \rx_c_reg[7]_i_2_n_1 ;
  wire \rx_c_reg[7]_i_2_n_2 ;
  wire \rx_c_reg[7]_i_2_n_3 ;
  wire \rx_c_reg[7]_i_2_n_6 ;
  wire rx_reset;
  wire sink_valid_io_out;
  wire [3:1]\NLW_rx_c_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_c_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2AFF)) 
    maybe_full_i_1__47
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(maybe_full_i_1__47_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__47_n_0),
        .Q(maybe_full_reg_0),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h00D5)) 
    \ram[31]_i_1__0 
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(\ram[31]_i_1__0_n_0 ));
  FDRE \ram_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [6]),
        .Q(\mem_0_reg[31] [6]),
        .R(1'b0));
  FDRE \ram_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [7]),
        .Q(\mem_0_reg[31] [7]),
        .R(1'b0));
  FDRE \ram_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [8]),
        .Q(\mem_0_reg[31] [8]),
        .R(1'b0));
  FDRE \ram_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [9]),
        .Q(\mem_0_reg[31] [9]),
        .R(1'b0));
  FDRE \ram_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [10]),
        .Q(\mem_0_reg[31] [10]),
        .R(1'b0));
  FDRE \ram_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [11]),
        .Q(\mem_0_reg[31] [11]),
        .R(1'b0));
  FDRE \ram_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [12]),
        .Q(\mem_0_reg[31] [12]),
        .R(1'b0));
  FDRE \ram_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [13]),
        .Q(\mem_0_reg[31] [13]),
        .R(1'b0));
  FDRE \ram_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [14]),
        .Q(\mem_0_reg[31] [14]),
        .R(1'b0));
  FDRE \ram_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [15]),
        .Q(\mem_0_reg[31] [15]),
        .R(1'b0));
  FDRE \ram_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [16]),
        .Q(\mem_0_reg[31] [16]),
        .R(1'b0));
  FDRE \ram_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [17]),
        .Q(\mem_0_reg[31] [17]),
        .R(1'b0));
  FDRE \ram_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [18]),
        .Q(\mem_0_reg[31] [18]),
        .R(1'b0));
  FDRE \ram_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [19]),
        .Q(\mem_0_reg[31] [19]),
        .R(1'b0));
  FDRE \ram_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [20]),
        .Q(\mem_0_reg[31] [20]),
        .R(1'b0));
  FDRE \ram_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [21]),
        .Q(\mem_0_reg[31] [21]),
        .R(1'b0));
  FDRE \ram_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [22]),
        .Q(\mem_0_reg[31] [22]),
        .R(1'b0));
  FDRE \ram_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [23]),
        .Q(\mem_0_reg[31] [23]),
        .R(1'b0));
  FDRE \ram_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [24]),
        .Q(\mem_0_reg[31] [24]),
        .R(1'b0));
  FDRE \ram_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [0]),
        .Q(\mem_0_reg[31] [0]),
        .R(1'b0));
  FDRE \ram_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [1]),
        .Q(\mem_0_reg[31] [1]),
        .R(1'b0));
  FDRE \ram_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [2]),
        .Q(\mem_0_reg[31] [2]),
        .R(1'b0));
  FDRE \ram_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [3]),
        .Q(\mem_0_reg[31] [3]),
        .R(1'b0));
  FDRE \ram_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [4]),
        .Q(\mem_0_reg[31] [4]),
        .R(1'b0));
  FDRE \ram_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1__0_n_0 ),
        .D(\b2c_data_concat_reg[31] [5]),
        .Q(\mem_0_reg[31] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h005500FC00FC00FC)) 
    \rx_c[0]_i_1 
       (.I0(ready_reg_reg),
        .I1(CO),
        .I2(\rx_c_reg[0]_i_3_n_7 ),
        .I3(rx_reset),
        .I4(ready_reg_0),
        .I5(sink_valid_io_out),
        .O(D));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_c[0]_i_7 
       (.I0(Q),
        .I1(maybe_full_reg_0),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(\rx_c[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0EEE)) 
    \rx_c[5]_i_1 
       (.I0(\rx_c_reg[7]_i_2_n_6 ),
        .I1(CO),
        .I2(ready_reg_0),
        .I3(sink_valid_io_out),
        .O(\rx_c_reg[5] ));
  CARRY4 \rx_c_reg[0]_i_2 
       (.CI(\rx_c_reg[19]_i_2_n_0 ),
        .CO({\NLW_rx_c_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_c_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_c_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rx_c_reg[0]_i_3_n_0 ,\rx_c_reg[0]_i_3_n_1 ,\rx_c_reg[0]_i_3_n_2 ,\rx_c_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q}),
        .O({O,\rx_c_reg[0]_i_3_n_7 }),
        .S({S,\rx_c[0]_i_7_n_0 }));
  CARRY4 \rx_c_reg[11]_i_2 
       (.CI(\rx_c_reg[7]_i_2_n_0 ),
        .CO({\rx_c_reg[11]_i_2_n_0 ,\rx_c_reg[11]_i_2_n_1 ,\rx_c_reg[11]_i_2_n_2 ,\rx_c_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_c_reg[11] ),
        .S(\rx_c_reg[11]_0 ));
  CARRY4 \rx_c_reg[15]_i_2 
       (.CI(\rx_c_reg[11]_i_2_n_0 ),
        .CO({\rx_c_reg[15]_i_2_n_0 ,\rx_c_reg[15]_i_2_n_1 ,\rx_c_reg[15]_i_2_n_2 ,\rx_c_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_c_reg[15] ),
        .S(\rx_c_reg[15]_0 ));
  CARRY4 \rx_c_reg[19]_i_2 
       (.CI(\rx_c_reg[15]_i_2_n_0 ),
        .CO({\rx_c_reg[19]_i_2_n_0 ,\rx_c_reg[19]_i_2_n_1 ,\rx_c_reg[19]_i_2_n_2 ,\rx_c_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_c_reg[19] ),
        .S(\rx_c_reg[19]_0 ));
  CARRY4 \rx_c_reg[7]_i_2 
       (.CI(\rx_c_reg[0]_i_3_n_0 ),
        .CO({\rx_c_reg[7]_i_2_n_0 ,\rx_c_reg[7]_i_2_n_1 ,\rx_c_reg[7]_i_2_n_2 ,\rx_c_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_c_reg[7] [2:1],\rx_c_reg[7]_i_2_n_6 ,\rx_c_reg[7] [0]}),
        .S(\rx_c_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_Queue_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_112
   (\ram_reg[3]_0 ,
    \ram_reg[3]_1 ,
    \deq_ptr_reg[4] ,
    D,
    CO,
    \rx_b_reg[5] ,
    O,
    \rx_b_reg[7] ,
    \rx_b_reg[11] ,
    \rx_b_reg[15] ,
    \rx_b_reg[19] ,
    \mem_0_reg[12] ,
    rx_reset,
    chiplink_rx_clk,
    sink_valid_io_out,
    ready_reg,
    ram_out_valid_reg,
    Q,
    maybe_full_reg_0,
    ready_reg_reg,
    ready_reg_0,
    S,
    \rx_b_reg[7]_0 ,
    \rx_b_reg[11]_0 ,
    \rx_b_reg[15]_0 ,
    \rx_b_reg[19]_0 ,
    \b2c_data_concat_reg[12] );
  output \ram_reg[3]_0 ;
  output \ram_reg[3]_1 ;
  output [0:0]\deq_ptr_reg[4] ;
  output [0:0]D;
  output [0:0]CO;
  output \rx_b_reg[5] ;
  output [2:0]O;
  output [2:0]\rx_b_reg[7] ;
  output [3:0]\rx_b_reg[11] ;
  output [3:0]\rx_b_reg[15] ;
  output [3:0]\rx_b_reg[19] ;
  output [6:0]\mem_0_reg[12] ;
  input rx_reset;
  input chiplink_rx_clk;
  input sink_valid_io_out;
  input ready_reg;
  input ram_out_valid_reg;
  input [0:0]Q;
  input maybe_full_reg_0;
  input ready_reg_reg;
  input ready_reg_0;
  input [2:0]S;
  input [3:0]\rx_b_reg[7]_0 ;
  input [3:0]\rx_b_reg[11]_0 ;
  input [3:0]\rx_b_reg[15]_0 ;
  input [3:0]\rx_b_reg[19]_0 ;
  input [6:0]\b2c_data_concat_reg[12] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [2:0]O;
  wire [0:0]Q;
  wire [2:0]S;
  wire [6:0]\b2c_data_concat_reg[12] ;
  wire chiplink_rx_clk;
  wire [0:0]\deq_ptr_reg[4] ;
  wire maybe_full_i_1__2_n_0;
  wire maybe_full_reg_0;
  wire [6:0]\mem_0_reg[12] ;
  wire ram_out_valid_reg;
  wire \ram_reg[3]_0 ;
  wire \ram_reg[3]_1 ;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_reg;
  wire \rx_b[0]_i_7_n_0 ;
  wire \rx_b_reg[0]_i_3_n_0 ;
  wire \rx_b_reg[0]_i_3_n_1 ;
  wire \rx_b_reg[0]_i_3_n_2 ;
  wire \rx_b_reg[0]_i_3_n_3 ;
  wire \rx_b_reg[0]_i_3_n_7 ;
  wire [3:0]\rx_b_reg[11] ;
  wire [3:0]\rx_b_reg[11]_0 ;
  wire \rx_b_reg[11]_i_2_n_0 ;
  wire \rx_b_reg[11]_i_2_n_1 ;
  wire \rx_b_reg[11]_i_2_n_2 ;
  wire \rx_b_reg[11]_i_2_n_3 ;
  wire [3:0]\rx_b_reg[15] ;
  wire [3:0]\rx_b_reg[15]_0 ;
  wire \rx_b_reg[15]_i_2_n_0 ;
  wire \rx_b_reg[15]_i_2_n_1 ;
  wire \rx_b_reg[15]_i_2_n_2 ;
  wire \rx_b_reg[15]_i_2_n_3 ;
  wire [3:0]\rx_b_reg[19] ;
  wire [3:0]\rx_b_reg[19]_0 ;
  wire \rx_b_reg[19]_i_2_n_0 ;
  wire \rx_b_reg[19]_i_2_n_1 ;
  wire \rx_b_reg[19]_i_2_n_2 ;
  wire \rx_b_reg[19]_i_2_n_3 ;
  wire \rx_b_reg[5] ;
  wire [2:0]\rx_b_reg[7] ;
  wire [3:0]\rx_b_reg[7]_0 ;
  wire \rx_b_reg[7]_i_2_n_0 ;
  wire \rx_b_reg[7]_i_2_n_1 ;
  wire \rx_b_reg[7]_i_2_n_2 ;
  wire \rx_b_reg[7]_i_2_n_3 ;
  wire \rx_b_reg[7]_i_2_n_6 ;
  wire rx_reset;
  wire sink_valid_io_out;
  wire [3:1]\NLW_rx_b_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_b_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \deq_ptr[4]_i_1__0 
       (.I0(\ram_reg[3]_1 ),
        .I1(maybe_full_reg_0),
        .O(\deq_ptr_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    maybe_full_i_1__2
       (.I0(\ram_reg[3]_1 ),
        .I1(\ram_reg[3]_0 ),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(maybe_full_i_1__2_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__2_n_0),
        .Q(\ram_reg[3]_0 ),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h00D5)) 
    \ram[12]_i_1__2 
       (.I0(\ram_reg[3]_0 ),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(\ram_reg[3]_1 ));
  FDRE \ram_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [4]),
        .Q(\mem_0_reg[12] [4]),
        .R(1'b0));
  FDRE \ram_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [5]),
        .Q(\mem_0_reg[12] [5]),
        .R(1'b0));
  FDRE \ram_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [6]),
        .Q(\mem_0_reg[12] [6]),
        .R(1'b0));
  FDRE \ram_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [0]),
        .Q(\mem_0_reg[12] [0]),
        .R(1'b0));
  FDRE \ram_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [1]),
        .Q(\mem_0_reg[12] [1]),
        .R(1'b0));
  FDRE \ram_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [2]),
        .Q(\mem_0_reg[12] [2]),
        .R(1'b0));
  FDRE \ram_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(\ram_reg[3]_1 ),
        .D(\b2c_data_concat_reg[12] [3]),
        .Q(\mem_0_reg[12] [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h005500FC00FC00FC)) 
    \rx_b[0]_i_1 
       (.I0(ready_reg_reg),
        .I1(CO),
        .I2(\rx_b_reg[0]_i_3_n_7 ),
        .I3(rx_reset),
        .I4(ready_reg_0),
        .I5(sink_valid_io_out),
        .O(D));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_b[0]_i_7 
       (.I0(Q),
        .I1(\ram_reg[3]_0 ),
        .I2(sink_valid_io_out),
        .I3(ready_reg),
        .O(\rx_b[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0EEE)) 
    \rx_b[5]_i_1 
       (.I0(\rx_b_reg[7]_i_2_n_6 ),
        .I1(CO),
        .I2(ready_reg_0),
        .I3(sink_valid_io_out),
        .O(\rx_b_reg[5] ));
  CARRY4 \rx_b_reg[0]_i_2 
       (.CI(\rx_b_reg[19]_i_2_n_0 ),
        .CO({\NLW_rx_b_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_b_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_b_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rx_b_reg[0]_i_3_n_0 ,\rx_b_reg[0]_i_3_n_1 ,\rx_b_reg[0]_i_3_n_2 ,\rx_b_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q}),
        .O({O,\rx_b_reg[0]_i_3_n_7 }),
        .S({S,\rx_b[0]_i_7_n_0 }));
  CARRY4 \rx_b_reg[11]_i_2 
       (.CI(\rx_b_reg[7]_i_2_n_0 ),
        .CO({\rx_b_reg[11]_i_2_n_0 ,\rx_b_reg[11]_i_2_n_1 ,\rx_b_reg[11]_i_2_n_2 ,\rx_b_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_b_reg[11] ),
        .S(\rx_b_reg[11]_0 ));
  CARRY4 \rx_b_reg[15]_i_2 
       (.CI(\rx_b_reg[11]_i_2_n_0 ),
        .CO({\rx_b_reg[15]_i_2_n_0 ,\rx_b_reg[15]_i_2_n_1 ,\rx_b_reg[15]_i_2_n_2 ,\rx_b_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_b_reg[15] ),
        .S(\rx_b_reg[15]_0 ));
  CARRY4 \rx_b_reg[19]_i_2 
       (.CI(\rx_b_reg[15]_i_2_n_0 ),
        .CO({\rx_b_reg[19]_i_2_n_0 ,\rx_b_reg[19]_i_2_n_1 ,\rx_b_reg[19]_i_2_n_2 ,\rx_b_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rx_b_reg[19] ),
        .S(\rx_b_reg[19]_0 ));
  CARRY4 \rx_b_reg[7]_i_2 
       (.CI(\rx_b_reg[0]_i_3_n_0 ),
        .CO({\rx_b_reg[7]_i_2_n_0 ,\rx_b_reg[7]_i_2_n_1 ,\rx_b_reg[7]_i_2_n_2 ,\rx_b_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_b_reg[7] [2:1],\rx_b_reg[7]_i_2_n_6 ,\rx_b_reg[7] [0]}),
        .S(\rx_b_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "FPGA_Queue_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_6_114
   (maybe_full_reg_0,
    \mem_0_reg[31] ,
    rx_reset,
    chiplink_rx_clk,
    sink_valid_io_out,
    ready_reg,
    ram_out_valid_reg,
    D);
  output maybe_full_reg_0;
  output [31:0]\mem_0_reg[31] ;
  input rx_reset;
  input chiplink_rx_clk;
  input sink_valid_io_out;
  input ready_reg;
  input ram_out_valid_reg;
  input [31:0]D;

  wire [31:0]D;
  wire chiplink_rx_clk;
  wire maybe_full_i_1__46_n_0;
  wire maybe_full_reg_0;
  wire [31:0]\mem_0_reg[31] ;
  wire \ram[31]_i_1_n_0 ;
  wire ram_out_valid_reg;
  wire ready_reg;
  wire rx_reset;
  wire sink_valid_io_out;

  LUT4 #(
    .INIT(16'h2AFF)) 
    maybe_full_i_1__46
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(maybe_full_i_1__46_n_0));
  FDRE maybe_full_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(maybe_full_i_1__46_n_0),
        .Q(maybe_full_reg_0),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h00D5)) 
    \ram[31]_i_1 
       (.I0(maybe_full_reg_0),
        .I1(sink_valid_io_out),
        .I2(ready_reg),
        .I3(ram_out_valid_reg),
        .O(\ram[31]_i_1_n_0 ));
  FDRE \ram_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[0]),
        .Q(\mem_0_reg[31] [0]),
        .R(1'b0));
  FDRE \ram_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[10]),
        .Q(\mem_0_reg[31] [10]),
        .R(1'b0));
  FDRE \ram_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[11]),
        .Q(\mem_0_reg[31] [11]),
        .R(1'b0));
  FDRE \ram_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[12]),
        .Q(\mem_0_reg[31] [12]),
        .R(1'b0));
  FDRE \ram_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[13]),
        .Q(\mem_0_reg[31] [13]),
        .R(1'b0));
  FDRE \ram_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[14]),
        .Q(\mem_0_reg[31] [14]),
        .R(1'b0));
  FDRE \ram_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[15]),
        .Q(\mem_0_reg[31] [15]),
        .R(1'b0));
  FDRE \ram_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[16]),
        .Q(\mem_0_reg[31] [16]),
        .R(1'b0));
  FDRE \ram_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[17]),
        .Q(\mem_0_reg[31] [17]),
        .R(1'b0));
  FDRE \ram_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[18]),
        .Q(\mem_0_reg[31] [18]),
        .R(1'b0));
  FDRE \ram_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[19]),
        .Q(\mem_0_reg[31] [19]),
        .R(1'b0));
  FDRE \ram_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[1]),
        .Q(\mem_0_reg[31] [1]),
        .R(1'b0));
  FDRE \ram_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[20]),
        .Q(\mem_0_reg[31] [20]),
        .R(1'b0));
  FDRE \ram_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[21]),
        .Q(\mem_0_reg[31] [21]),
        .R(1'b0));
  FDRE \ram_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[22]),
        .Q(\mem_0_reg[31] [22]),
        .R(1'b0));
  FDRE \ram_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[23]),
        .Q(\mem_0_reg[31] [23]),
        .R(1'b0));
  FDRE \ram_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[24]),
        .Q(\mem_0_reg[31] [24]),
        .R(1'b0));
  FDRE \ram_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[25]),
        .Q(\mem_0_reg[31] [25]),
        .R(1'b0));
  FDRE \ram_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[26]),
        .Q(\mem_0_reg[31] [26]),
        .R(1'b0));
  FDRE \ram_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[27]),
        .Q(\mem_0_reg[31] [27]),
        .R(1'b0));
  FDRE \ram_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[28]),
        .Q(\mem_0_reg[31] [28]),
        .R(1'b0));
  FDRE \ram_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[29]),
        .Q(\mem_0_reg[31] [29]),
        .R(1'b0));
  FDRE \ram_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[2]),
        .Q(\mem_0_reg[31] [2]),
        .R(1'b0));
  FDRE \ram_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[30]),
        .Q(\mem_0_reg[31] [30]),
        .R(1'b0));
  FDRE \ram_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[31]),
        .Q(\mem_0_reg[31] [31]),
        .R(1'b0));
  FDRE \ram_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[3]),
        .Q(\mem_0_reg[31] [3]),
        .R(1'b0));
  FDRE \ram_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[4]),
        .Q(\mem_0_reg[31] [4]),
        .R(1'b0));
  FDRE \ram_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[5]),
        .Q(\mem_0_reg[31] [5]),
        .R(1'b0));
  FDRE \ram_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[6]),
        .Q(\mem_0_reg[31] [6]),
        .R(1'b0));
  FDRE \ram_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[7]),
        .Q(\mem_0_reg[31] [7]),
        .R(1'b0));
  FDRE \ram_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[8]),
        .Q(\mem_0_reg[31] [8]),
        .R(1'b0));
  FDRE \ram_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(\ram[31]_i_1_n_0 ),
        .D(D[9]),
        .Q(\mem_0_reg[31] [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_RX
   (ADDRARDADDR,
    \hqb/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg ,
    rx_io_a_widx,
    rx_io_bwidx,
    rx_io_c_widx,
    rx_io_d_widx,
    rx_io_e_widx,
    io_txc_widx,
    io_rxc_widx,
    rx_io_a_safe_widx_valid,
    E,
    \enq_ptr_reg[0] ,
    Q,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    \hqe/fq/ram/ram_ext/ram_reg_0 ,
    \enq_ptr_reg[0]_0 ,
    \enq_ptr_reg[0]_1 ,
    \enq_ptr_reg[0]_2 ,
    D,
    \cdc_reg_reg[12] ,
    \cdc_reg_reg[31] ,
    \cdc_reg_reg[15] ,
    \cdc_reg_reg[16] ,
    \cdc_reg_reg[16]_0 ,
    \cdc_reg_reg[39] ,
    \cdc_reg_reg[99] ,
    \cdc_reg_reg[79] ,
    \cdc_reg_reg[59] ,
    \cdc_reg_reg[39]_0 ,
    \cdc_reg_reg[19] ,
    \hqa/fq/ram/ram_ext/ram_reg ,
    \hqb/fq/ram/ram_ext/ram_reg_0 ,
    \hqc/fq/ram/ram_ext/ram_reg_0 ,
    chiplink_rx_clk,
    rx_io_a_ridx,
    rx_reset,
    rx_io_a_safe_ridx_valid,
    reg__reg,
    rx_io_bridx,
    rx_io_c_ridx,
    rx_io_d_ridx,
    rx_io_e_ridx,
    io_txc_ridx,
    io_rxc_ridx,
    chiplink_rx_send,
    DOBDO,
    \ridx_ridx_bin_reg[0] ,
    \ridx_ridx_bin_reg[0]_0 ,
    \ridx_ridx_bin_reg[1] ,
    sync_0_reg,
    \ridx_ridx_bin_reg[0]_1 ,
    \ridx_ridx_bin_reg[1]_0 ,
    sync_0_reg_0,
    \ridx_ridx_bin_reg[2] ,
    \ridx_ridx_bin_reg[1]_1 ,
    sync_0_reg_1,
    \ridx_ridx_bin_reg[2]_0 ,
    \ridx_ridx_bin_reg[1]_2 ,
    \ridx_ridx_bin_reg[1]_3 ,
    \ridx_ridx_bin_reg[2]_1 ,
    chiplink_rx_data,
    ram_R0_data,
    DOADO,
    ram_R0_data_0,
    \hqd/fq/ram/ram_ext/ram_reg_1 );
  output [4:0]ADDRARDADDR;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output [3:0]rx_io_a_widx;
  output [3:0]rx_io_bwidx;
  output [3:0]rx_io_c_widx;
  output [3:0]rx_io_d_widx;
  output [3:0]rx_io_e_widx;
  output io_txc_widx;
  output io_rxc_widx;
  output rx_io_a_safe_widx_valid;
  output [0:0]E;
  output [0:0]\enq_ptr_reg[0] ;
  output [31:0]Q;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  output [0:0]\enq_ptr_reg[0]_0 ;
  output [0:0]\enq_ptr_reg[0]_1 ;
  output [0:0]\enq_ptr_reg[0]_2 ;
  output [31:0]D;
  output [6:0]\cdc_reg_reg[12] ;
  output [24:0]\cdc_reg_reg[31] ;
  output [9:0]\cdc_reg_reg[15] ;
  output \cdc_reg_reg[16] ;
  output \cdc_reg_reg[16]_0 ;
  output [19:0]\cdc_reg_reg[39] ;
  output [19:0]\cdc_reg_reg[99] ;
  output [19:0]\cdc_reg_reg[79] ;
  output [19:0]\cdc_reg_reg[59] ;
  output [19:0]\cdc_reg_reg[39]_0 ;
  output [19:0]\cdc_reg_reg[19] ;
  output [4:0]\hqa/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  input chiplink_rx_clk;
  input [3:0]rx_io_a_ridx;
  input rx_reset;
  input rx_io_a_safe_ridx_valid;
  input reg__reg;
  input [3:0]rx_io_bridx;
  input [3:0]rx_io_c_ridx;
  input [3:0]rx_io_d_ridx;
  input [3:0]rx_io_e_ridx;
  input io_txc_ridx;
  input io_rxc_ridx;
  input chiplink_rx_send;
  input [0:0]DOBDO;
  input \ridx_ridx_bin_reg[0] ;
  input \ridx_ridx_bin_reg[0]_0 ;
  input \ridx_ridx_bin_reg[1] ;
  input sync_0_reg;
  input \ridx_ridx_bin_reg[0]_1 ;
  input \ridx_ridx_bin_reg[1]_0 ;
  input sync_0_reg_0;
  input \ridx_ridx_bin_reg[2] ;
  input \ridx_ridx_bin_reg[1]_1 ;
  input sync_0_reg_1;
  input \ridx_ridx_bin_reg[2]_0 ;
  input \ridx_ridx_bin_reg[1]_2 ;
  input \ridx_ridx_bin_reg[1]_3 ;
  input \ridx_ridx_bin_reg[2]_1 ;
  input [7:0]chiplink_rx_data;
  input [31:0]ram_R0_data;
  input [6:0]DOADO;
  input [24:0]ram_R0_data_0;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;

  wire [4:0]ADDRARDADDR;
  wire [31:0]D;
  wire [6:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [31:0]Q;
  wire [2:0]_GEN_9;
  wire [1:0]_beatCnt_T_1;
  wire [7:0]b2c_data;
  wire [7:0]b2c_data_REG;
  wire b2c_data_valid;
  wire b2c_data_valid_i_1_n_0;
  wire b2c_send;
  wire b2c_send_REG;
  wire [1:0]beatCnt;
  wire [6:0]\cdc_reg_reg[12] ;
  wire [9:0]\cdc_reg_reg[15] ;
  wire \cdc_reg_reg[16] ;
  wire \cdc_reg_reg[16]_0 ;
  wire [19:0]\cdc_reg_reg[19] ;
  wire [24:0]\cdc_reg_reg[31] ;
  wire [19:0]\cdc_reg_reg[39] ;
  wire [19:0]\cdc_reg_reg[39]_0 ;
  wire [19:0]\cdc_reg_reg[59] ;
  wire [19:0]\cdc_reg_reg[79] ;
  wire [19:0]\cdc_reg_reg[99] ;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_send;
  wire clear;
  wire [20:1]data4;
  wire [0:0]\enq_ptr_reg[0] ;
  wire [0:0]\enq_ptr_reg[0]_0 ;
  wire [0:0]\enq_ptr_reg[0]_1 ;
  wire [0:0]\enq_ptr_reg[0]_2 ;
  wire \first_count[0]_i_2_n_0 ;
  wire \first_count[0]_i_3_n_0 ;
  wire \first_count[0]_i_4_n_0 ;
  wire \first_count[0]_i_5_n_0 ;
  wire \first_count[1]_i_2_n_0 ;
  wire \first_count[1]_i_3_n_0 ;
  wire \first_count[1]_i_4_n_0 ;
  wire \first_count[1]_i_5_n_0 ;
  wire \first_count[1]_i_6_n_0 ;
  wire \first_count[1]_i_7_n_0 ;
  wire \first_count[2]_i_3_n_0 ;
  wire \first_count[2]_i_4_n_0 ;
  wire \first_count[3]_i_2_n_0 ;
  wire \first_count[4]_i_3_n_0 ;
  wire \first_count_reg[2]_i_2_n_0 ;
  wire [4:0]first_count_reg__0;
  wire [2:0]format_r;
  wire [4:0]\hqa/fq/ram/ram_ext/ram_reg ;
  wire [31:0]hqa_io_deq_bits;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg_0 ;
  wire [12:3]hqb_io_deq_bits;
  wire hqb_n_13;
  wire hqb_n_14;
  wire hqb_n_15;
  wire hqb_n_16;
  wire hqb_n_17;
  wire hqb_n_18;
  wire hqb_n_19;
  wire hqb_n_20;
  wire hqb_n_21;
  wire hqb_n_22;
  wire hqb_n_23;
  wire hqb_n_24;
  wire hqb_n_25;
  wire hqb_n_26;
  wire hqb_n_27;
  wire hqb_n_28;
  wire hqb_n_29;
  wire hqb_n_30;
  wire hqb_n_31;
  wire hqb_n_32;
  wire hqb_n_5;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg_0 ;
  wire [31:3]hqc_io_deq_bits;
  wire hqc_n_10;
  wire hqc_n_17;
  wire hqc_n_18;
  wire hqc_n_19;
  wire hqc_n_20;
  wire hqc_n_21;
  wire hqc_n_22;
  wire hqc_n_23;
  wire hqc_n_24;
  wire hqc_n_25;
  wire hqc_n_26;
  wire hqc_n_27;
  wire hqc_n_28;
  wire hqc_n_29;
  wire hqc_n_30;
  wire hqc_n_31;
  wire hqc_n_32;
  wire hqc_n_33;
  wire hqc_n_34;
  wire hqc_n_35;
  wire hqc_n_36;
  wire hqc_n_5;
  wire hqc_n_7;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_1 ;
  wire [15:3]hqd_io_deq_bits;
  wire hqd_n_12;
  wire hqd_n_14;
  wire hqd_n_15;
  wire hqd_n_16;
  wire hqd_n_17;
  wire hqd_n_18;
  wire hqd_n_19;
  wire hqd_n_20;
  wire hqd_n_21;
  wire hqd_n_22;
  wire hqd_n_23;
  wire hqd_n_24;
  wire hqd_n_25;
  wire hqd_n_26;
  wire hqd_n_27;
  wire hqd_n_28;
  wire hqd_n_29;
  wire hqd_n_30;
  wire hqd_n_31;
  wire hqd_n_32;
  wire hqd_n_33;
  wire hqd_n_5;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg_0 ;
  wire [16:16]hqe_io_deq_bits;
  wire hqe_n_14;
  wire hqe_n_15;
  wire hqe_n_16;
  wire hqe_n_17;
  wire hqe_n_18;
  wire hqe_n_19;
  wire hqe_n_20;
  wire hqe_n_21;
  wire hqe_n_22;
  wire hqe_n_23;
  wire hqe_n_24;
  wire hqe_n_25;
  wire hqe_n_26;
  wire hqe_n_27;
  wire hqe_n_28;
  wire hqe_n_29;
  wire hqe_n_30;
  wire hqe_n_31;
  wire hqe_n_32;
  wire hqe_n_33;
  wire hqe_n_5;
  wire io_a_source_n_37;
  wire io_a_source_n_38;
  wire io_a_source_n_39;
  wire io_a_source_n_4;
  wire io_a_source_n_40;
  wire io_a_source_n_41;
  wire io_a_source_n_42;
  wire io_a_source_n_43;
  wire io_a_source_n_44;
  wire io_a_source_n_45;
  wire io_a_source_n_46;
  wire io_a_source_n_47;
  wire io_a_source_n_48;
  wire io_a_source_n_49;
  wire io_a_source_n_50;
  wire io_a_source_n_51;
  wire io_a_source_n_52;
  wire io_a_source_n_53;
  wire io_a_source_n_54;
  wire io_a_source_n_55;
  wire io_a_source_n_56;
  wire io_a_source_n_57;
  wire io_a_source_n_82;
  wire io_bsource_n_2;
  wire io_bsource_n_3;
  wire io_c_source_n_2;
  wire io_c_source_n_3;
  wire io_d_source_n_2;
  wire io_d_source_n_3;
  wire io_e_source_n_5;
  wire io_e_source_n_6;
  wire io_rxc_ridx;
  wire io_rxc_source_io_enq_ready;
  wire io_rxc_widx;
  wire io_txc_ridx;
  wire io_txc_source_io_enq_ready;
  wire io_txc_widx;
  wire maybe_full;
  wire [4:0]p_0_in;
  wire [31:0]ram_R0_data;
  wire [24:0]ram_R0_data_0;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_1;
  wire ready_reg_2;
  wire ready_reg_3;
  wire ready_reg_4;
  wire ready_reg_5;
  wire reg__reg;
  wire \ridx_ridx_bin_reg[0] ;
  wire \ridx_ridx_bin_reg[0]_0 ;
  wire \ridx_ridx_bin_reg[0]_1 ;
  wire \ridx_ridx_bin_reg[1] ;
  wire \ridx_ridx_bin_reg[1]_0 ;
  wire \ridx_ridx_bin_reg[1]_1 ;
  wire \ridx_ridx_bin_reg[1]_2 ;
  wire \ridx_ridx_bin_reg[1]_3 ;
  wire \ridx_ridx_bin_reg[2] ;
  wire \ridx_ridx_bin_reg[2]_0 ;
  wire \ridx_ridx_bin_reg[2]_1 ;
  wire [0:0]rx_a;
  wire \rx_a[0]_i_4_n_0 ;
  wire \rx_a[0]_i_5_n_0 ;
  wire \rx_a[0]_i_6_n_0 ;
  wire \rx_a[10]_i_1__0_n_0 ;
  wire \rx_a[11]_i_1__0_n_0 ;
  wire \rx_a[11]_i_3__0_n_0 ;
  wire \rx_a[11]_i_4__0_n_0 ;
  wire \rx_a[11]_i_5__0_n_0 ;
  wire \rx_a[11]_i_6__0_n_0 ;
  wire \rx_a[12]_i_1__0_n_0 ;
  wire \rx_a[13]_i_1__0_n_0 ;
  wire \rx_a[14]_i_1__0_n_0 ;
  wire \rx_a[15]_i_1__0_n_0 ;
  wire \rx_a[15]_i_3__0_n_0 ;
  wire \rx_a[15]_i_4__0_n_0 ;
  wire \rx_a[15]_i_5__0_n_0 ;
  wire \rx_a[15]_i_6__0_n_0 ;
  wire \rx_a[16]_i_1__0_n_0 ;
  wire \rx_a[17]_i_1__0_n_0 ;
  wire \rx_a[18]_i_1__0_n_0 ;
  wire \rx_a[19]_i_2_n_0 ;
  wire \rx_a[19]_i_4__0_n_0 ;
  wire \rx_a[19]_i_5__0_n_0 ;
  wire \rx_a[19]_i_6__0_n_0 ;
  wire \rx_a[19]_i_7__0_n_0 ;
  wire \rx_a[1]_i_1__0_n_0 ;
  wire \rx_a[2]_i_1__0_n_0 ;
  wire \rx_a[3]_i_1__0_n_0 ;
  wire \rx_a[4]_i_1__0_n_0 ;
  wire \rx_a[6]_i_1__0_n_0 ;
  wire \rx_a[7]_i_1__0_n_0 ;
  wire \rx_a[7]_i_3__0_n_0 ;
  wire \rx_a[7]_i_4__0_n_0 ;
  wire \rx_a[7]_i_5__0_n_0 ;
  wire \rx_a[7]_i_6__0_n_0 ;
  wire \rx_a[8]_i_1__0_n_0 ;
  wire \rx_a[9]_i_1__0_n_0 ;
  wire \rx_a_reg_n_0_[0] ;
  wire \rx_a_reg_n_0_[10] ;
  wire \rx_a_reg_n_0_[11] ;
  wire \rx_a_reg_n_0_[12] ;
  wire \rx_a_reg_n_0_[13] ;
  wire \rx_a_reg_n_0_[14] ;
  wire \rx_a_reg_n_0_[15] ;
  wire \rx_a_reg_n_0_[16] ;
  wire \rx_a_reg_n_0_[17] ;
  wire \rx_a_reg_n_0_[18] ;
  wire \rx_a_reg_n_0_[19] ;
  wire \rx_a_reg_n_0_[1] ;
  wire \rx_a_reg_n_0_[2] ;
  wire \rx_a_reg_n_0_[3] ;
  wire \rx_a_reg_n_0_[4] ;
  wire \rx_a_reg_n_0_[5] ;
  wire \rx_a_reg_n_0_[6] ;
  wire \rx_a_reg_n_0_[7] ;
  wire \rx_a_reg_n_0_[8] ;
  wire \rx_a_reg_n_0_[9] ;
  wire [0:0]rx_b;
  wire \rx_b[0]_i_4_n_0 ;
  wire \rx_b[0]_i_5_n_0 ;
  wire \rx_b[0]_i_6_n_0 ;
  wire \rx_b[10]_i_1__0_n_0 ;
  wire \rx_b[11]_i_1__0_n_0 ;
  wire \rx_b[11]_i_3__0_n_0 ;
  wire \rx_b[11]_i_4__0_n_0 ;
  wire \rx_b[11]_i_5__0_n_0 ;
  wire \rx_b[11]_i_6__0_n_0 ;
  wire \rx_b[12]_i_1__0_n_0 ;
  wire \rx_b[13]_i_1__0_n_0 ;
  wire \rx_b[14]_i_1__0_n_0 ;
  wire \rx_b[15]_i_1__0_n_0 ;
  wire \rx_b[15]_i_3__0_n_0 ;
  wire \rx_b[15]_i_4__0_n_0 ;
  wire \rx_b[15]_i_5__0_n_0 ;
  wire \rx_b[15]_i_6__0_n_0 ;
  wire \rx_b[16]_i_1__0_n_0 ;
  wire \rx_b[17]_i_1__0_n_0 ;
  wire \rx_b[18]_i_1__0_n_0 ;
  wire \rx_b[19]_i_1__0_n_0 ;
  wire \rx_b[19]_i_3_n_0 ;
  wire \rx_b[19]_i_4__0_n_0 ;
  wire \rx_b[19]_i_5__0_n_0 ;
  wire \rx_b[19]_i_6__0_n_0 ;
  wire \rx_b[1]_i_1__0_n_0 ;
  wire \rx_b[2]_i_1__0_n_0 ;
  wire \rx_b[3]_i_1__0_n_0 ;
  wire \rx_b[4]_i_1__0_n_0 ;
  wire \rx_b[6]_i_1__0_n_0 ;
  wire \rx_b[7]_i_1__0_n_0 ;
  wire \rx_b[7]_i_3__0_n_0 ;
  wire \rx_b[7]_i_4__0_n_0 ;
  wire \rx_b[7]_i_5__0_n_0 ;
  wire \rx_b[7]_i_6__0_n_0 ;
  wire \rx_b[8]_i_1__0_n_0 ;
  wire \rx_b[9]_i_1__0_n_0 ;
  wire \rx_b_reg_n_0_[0] ;
  wire \rx_b_reg_n_0_[10] ;
  wire \rx_b_reg_n_0_[11] ;
  wire \rx_b_reg_n_0_[12] ;
  wire \rx_b_reg_n_0_[13] ;
  wire \rx_b_reg_n_0_[14] ;
  wire \rx_b_reg_n_0_[15] ;
  wire \rx_b_reg_n_0_[16] ;
  wire \rx_b_reg_n_0_[17] ;
  wire \rx_b_reg_n_0_[18] ;
  wire \rx_b_reg_n_0_[19] ;
  wire \rx_b_reg_n_0_[1] ;
  wire \rx_b_reg_n_0_[2] ;
  wire \rx_b_reg_n_0_[3] ;
  wire \rx_b_reg_n_0_[4] ;
  wire \rx_b_reg_n_0_[5] ;
  wire \rx_b_reg_n_0_[6] ;
  wire \rx_b_reg_n_0_[7] ;
  wire \rx_b_reg_n_0_[8] ;
  wire \rx_b_reg_n_0_[9] ;
  wire [0:0]rx_c;
  wire \rx_c[0]_i_4_n_0 ;
  wire \rx_c[0]_i_5_n_0 ;
  wire \rx_c[0]_i_6_n_0 ;
  wire \rx_c[10]_i_1__0_n_0 ;
  wire \rx_c[11]_i_1__0_n_0 ;
  wire \rx_c[11]_i_3__0_n_0 ;
  wire \rx_c[11]_i_4__0_n_0 ;
  wire \rx_c[11]_i_5__0_n_0 ;
  wire \rx_c[11]_i_6__0_n_0 ;
  wire \rx_c[12]_i_1__0_n_0 ;
  wire \rx_c[13]_i_1__0_n_0 ;
  wire \rx_c[14]_i_1__0_n_0 ;
  wire \rx_c[15]_i_1__0_n_0 ;
  wire \rx_c[15]_i_3__0_n_0 ;
  wire \rx_c[15]_i_4__0_n_0 ;
  wire \rx_c[15]_i_5__0_n_0 ;
  wire \rx_c[15]_i_6__0_n_0 ;
  wire \rx_c[16]_i_1__0_n_0 ;
  wire \rx_c[17]_i_1__0_n_0 ;
  wire \rx_c[18]_i_1__0_n_0 ;
  wire \rx_c[19]_i_1__0_n_0 ;
  wire \rx_c[19]_i_3_n_0 ;
  wire \rx_c[19]_i_4__0_n_0 ;
  wire \rx_c[19]_i_5__0_n_0 ;
  wire \rx_c[19]_i_6__0_n_0 ;
  wire \rx_c[1]_i_1__0_n_0 ;
  wire \rx_c[2]_i_1__0_n_0 ;
  wire \rx_c[3]_i_1__0_n_0 ;
  wire \rx_c[4]_i_1__0_n_0 ;
  wire \rx_c[6]_i_1__0_n_0 ;
  wire \rx_c[7]_i_1__0_n_0 ;
  wire \rx_c[7]_i_3__0_n_0 ;
  wire \rx_c[7]_i_4__0_n_0 ;
  wire \rx_c[7]_i_5__0_n_0 ;
  wire \rx_c[7]_i_6__0_n_0 ;
  wire \rx_c[8]_i_1__0_n_0 ;
  wire \rx_c[9]_i_1__0_n_0 ;
  wire \rx_c_reg_n_0_[0] ;
  wire \rx_c_reg_n_0_[10] ;
  wire \rx_c_reg_n_0_[11] ;
  wire \rx_c_reg_n_0_[12] ;
  wire \rx_c_reg_n_0_[13] ;
  wire \rx_c_reg_n_0_[14] ;
  wire \rx_c_reg_n_0_[15] ;
  wire \rx_c_reg_n_0_[16] ;
  wire \rx_c_reg_n_0_[17] ;
  wire \rx_c_reg_n_0_[18] ;
  wire \rx_c_reg_n_0_[19] ;
  wire \rx_c_reg_n_0_[1] ;
  wire \rx_c_reg_n_0_[2] ;
  wire \rx_c_reg_n_0_[3] ;
  wire \rx_c_reg_n_0_[4] ;
  wire \rx_c_reg_n_0_[5] ;
  wire \rx_c_reg_n_0_[6] ;
  wire \rx_c_reg_n_0_[7] ;
  wire \rx_c_reg_n_0_[8] ;
  wire \rx_c_reg_n_0_[9] ;
  wire [0:0]rx_d;
  wire \rx_d[0]_i_4_n_0 ;
  wire \rx_d[0]_i_5_n_0 ;
  wire \rx_d[0]_i_6_n_0 ;
  wire \rx_d[10]_i_1__0_n_0 ;
  wire \rx_d[11]_i_1__0_n_0 ;
  wire \rx_d[11]_i_3__0_n_0 ;
  wire \rx_d[11]_i_4__0_n_0 ;
  wire \rx_d[11]_i_5__0_n_0 ;
  wire \rx_d[11]_i_6__0_n_0 ;
  wire \rx_d[12]_i_1__0_n_0 ;
  wire \rx_d[13]_i_1__0_n_0 ;
  wire \rx_d[14]_i_1__0_n_0 ;
  wire \rx_d[15]_i_1__0_n_0 ;
  wire \rx_d[15]_i_3__0_n_0 ;
  wire \rx_d[15]_i_4__0_n_0 ;
  wire \rx_d[15]_i_5__0_n_0 ;
  wire \rx_d[15]_i_6__0_n_0 ;
  wire \rx_d[16]_i_1__0_n_0 ;
  wire \rx_d[17]_i_1__0_n_0 ;
  wire \rx_d[18]_i_1__0_n_0 ;
  wire \rx_d[19]_i_1__0_n_0 ;
  wire \rx_d[19]_i_3_n_0 ;
  wire \rx_d[19]_i_4__0_n_0 ;
  wire \rx_d[19]_i_5__0_n_0 ;
  wire \rx_d[19]_i_6__0_n_0 ;
  wire \rx_d[1]_i_1__0_n_0 ;
  wire \rx_d[2]_i_1__0_n_0 ;
  wire \rx_d[3]_i_1__0_n_0 ;
  wire \rx_d[4]_i_1__0_n_0 ;
  wire \rx_d[6]_i_1__0_n_0 ;
  wire \rx_d[7]_i_1__0_n_0 ;
  wire \rx_d[7]_i_3__0_n_0 ;
  wire \rx_d[7]_i_4__0_n_0 ;
  wire \rx_d[7]_i_5__0_n_0 ;
  wire \rx_d[7]_i_6__0_n_0 ;
  wire \rx_d[8]_i_1__0_n_0 ;
  wire \rx_d[9]_i_1__0_n_0 ;
  wire \rx_d_reg_n_0_[0] ;
  wire \rx_d_reg_n_0_[10] ;
  wire \rx_d_reg_n_0_[11] ;
  wire \rx_d_reg_n_0_[12] ;
  wire \rx_d_reg_n_0_[13] ;
  wire \rx_d_reg_n_0_[14] ;
  wire \rx_d_reg_n_0_[15] ;
  wire \rx_d_reg_n_0_[16] ;
  wire \rx_d_reg_n_0_[17] ;
  wire \rx_d_reg_n_0_[18] ;
  wire \rx_d_reg_n_0_[19] ;
  wire \rx_d_reg_n_0_[1] ;
  wire \rx_d_reg_n_0_[2] ;
  wire \rx_d_reg_n_0_[3] ;
  wire \rx_d_reg_n_0_[4] ;
  wire \rx_d_reg_n_0_[5] ;
  wire \rx_d_reg_n_0_[6] ;
  wire \rx_d_reg_n_0_[7] ;
  wire \rx_d_reg_n_0_[8] ;
  wire \rx_d_reg_n_0_[9] ;
  wire [0:0]rx_e;
  wire \rx_e[0]_i_4_n_0 ;
  wire \rx_e[0]_i_5_n_0 ;
  wire \rx_e[0]_i_6_n_0 ;
  wire \rx_e[10]_i_1__0_n_0 ;
  wire \rx_e[11]_i_1__0_n_0 ;
  wire \rx_e[11]_i_3__0_n_0 ;
  wire \rx_e[11]_i_4__0_n_0 ;
  wire \rx_e[11]_i_5__0_n_0 ;
  wire \rx_e[11]_i_6__0_n_0 ;
  wire \rx_e[12]_i_1__0_n_0 ;
  wire \rx_e[13]_i_1__0_n_0 ;
  wire \rx_e[14]_i_1__0_n_0 ;
  wire \rx_e[15]_i_1__0_n_0 ;
  wire \rx_e[15]_i_3__0_n_0 ;
  wire \rx_e[15]_i_4__0_n_0 ;
  wire \rx_e[15]_i_5__0_n_0 ;
  wire \rx_e[15]_i_6__0_n_0 ;
  wire \rx_e[16]_i_1__0_n_0 ;
  wire \rx_e[17]_i_1__0_n_0 ;
  wire \rx_e[18]_i_1__0_n_0 ;
  wire \rx_e[19]_i_1__0_n_0 ;
  wire \rx_e[19]_i_3_n_0 ;
  wire \rx_e[19]_i_4__0_n_0 ;
  wire \rx_e[19]_i_5__0_n_0 ;
  wire \rx_e[19]_i_6__0_n_0 ;
  wire \rx_e[1]_i_1__0_n_0 ;
  wire \rx_e[2]_i_1__0_n_0 ;
  wire \rx_e[3]_i_1__0_n_0 ;
  wire \rx_e[4]_i_1__0_n_0 ;
  wire \rx_e[6]_i_1__0_n_0 ;
  wire \rx_e[7]_i_1__0_n_0 ;
  wire \rx_e[7]_i_3__0_n_0 ;
  wire \rx_e[7]_i_4__0_n_0 ;
  wire \rx_e[7]_i_5__0_n_0 ;
  wire \rx_e[7]_i_6__0_n_0 ;
  wire \rx_e[8]_i_1__0_n_0 ;
  wire \rx_e[9]_i_1__0_n_0 ;
  wire \rx_e_reg_n_0_[0] ;
  wire \rx_e_reg_n_0_[10] ;
  wire \rx_e_reg_n_0_[11] ;
  wire \rx_e_reg_n_0_[12] ;
  wire \rx_e_reg_n_0_[13] ;
  wire \rx_e_reg_n_0_[14] ;
  wire \rx_e_reg_n_0_[15] ;
  wire \rx_e_reg_n_0_[16] ;
  wire \rx_e_reg_n_0_[17] ;
  wire \rx_e_reg_n_0_[18] ;
  wire \rx_e_reg_n_0_[19] ;
  wire \rx_e_reg_n_0_[1] ;
  wire \rx_e_reg_n_0_[2] ;
  wire \rx_e_reg_n_0_[3] ;
  wire \rx_e_reg_n_0_[4] ;
  wire \rx_e_reg_n_0_[5] ;
  wire \rx_e_reg_n_0_[6] ;
  wire \rx_e_reg_n_0_[7] ;
  wire \rx_e_reg_n_0_[8] ;
  wire \rx_e_reg_n_0_[9] ;
  wire [3:0]rx_io_a_ridx;
  wire rx_io_a_safe_ridx_valid;
  wire rx_io_a_safe_widx_valid;
  wire [3:0]rx_io_a_widx;
  wire [3:0]rx_io_bridx;
  wire [3:0]rx_io_bwidx;
  wire [3:0]rx_io_c_ridx;
  wire [3:0]rx_io_c_widx;
  wire [3:0]rx_io_d_ridx;
  wire [3:0]rx_io_d_widx;
  wire [3:0]rx_io_e_ridx;
  wire [3:0]rx_io_e_widx;
  wire rx_reset;
  wire sink_valid_io_out;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire [18:0]tx_d;
  wire \tx_d[10]_i_2_n_0 ;
  wire \tx_d[11]_i_4_n_0 ;
  wire \tx_d[11]_i_5_n_0 ;
  wire \tx_d[11]_i_6_n_0 ;
  wire \tx_d[11]_i_7_n_0 ;
  wire \tx_d[11]_i_8_n_0 ;
  wire \tx_d[12]_i_2_n_0 ;
  wire \tx_d[13]_i_2_n_0 ;
  wire \tx_d[14]_i_2_n_0 ;
  wire \tx_d[15]_i_4_n_0 ;
  wire \tx_d[15]_i_5_n_0 ;
  wire \tx_d[15]_i_6_n_0 ;
  wire \tx_d[15]_i_7_n_0 ;
  wire \tx_d[19]_i_2_n_0 ;
  wire \tx_d[19]_i_5_n_0 ;
  wire \tx_d[19]_i_6_n_0 ;
  wire \tx_d[19]_i_7_n_0 ;
  wire \tx_d[19]_i_8_n_0 ;
  wire \tx_d[19]_i_9_n_0 ;
  wire \tx_d[3]_i_4_n_0 ;
  wire \tx_d[3]_i_5_n_0 ;
  wire \tx_d[3]_i_6_n_0 ;
  wire \tx_d[3]_i_7_n_0 ;
  wire \tx_d[7]_i_10_n_0 ;
  wire \tx_d[7]_i_4_n_0 ;
  wire \tx_d[7]_i_5_n_0 ;
  wire \tx_d[7]_i_6_n_0 ;
  wire \tx_d[7]_i_7_n_0 ;
  wire \tx_d[7]_i_8_n_0 ;
  wire \tx_d[7]_i_9__0_n_0 ;
  wire \tx_d[8]_i_2_n_0 ;
  wire \tx_d[9]_i_2_n_0 ;
  wire \tx_d_reg[11]_i_3_n_0 ;
  wire \tx_d_reg[11]_i_3_n_1 ;
  wire \tx_d_reg[11]_i_3_n_2 ;
  wire \tx_d_reg[11]_i_3_n_3 ;
  wire \tx_d_reg[15]_i_3_n_0 ;
  wire \tx_d_reg[15]_i_3_n_1 ;
  wire \tx_d_reg[15]_i_3_n_2 ;
  wire \tx_d_reg[15]_i_3_n_3 ;
  wire \tx_d_reg[19]_i_4_n_0 ;
  wire \tx_d_reg[19]_i_4_n_1 ;
  wire \tx_d_reg[19]_i_4_n_2 ;
  wire \tx_d_reg[19]_i_4_n_3 ;
  wire \tx_d_reg[3]_i_3_n_0 ;
  wire \tx_d_reg[3]_i_3_n_1 ;
  wire \tx_d_reg[3]_i_3_n_2 ;
  wire \tx_d_reg[3]_i_3_n_3 ;
  wire \tx_d_reg[7]_i_3_n_0 ;
  wire \tx_d_reg[7]_i_3_n_1 ;
  wire \tx_d_reg[7]_i_3_n_2 ;
  wire \tx_d_reg[7]_i_3_n_3 ;
  wire \tx_d_reg_n_0_[0] ;
  wire \tx_d_reg_n_0_[10] ;
  wire \tx_d_reg_n_0_[11] ;
  wire \tx_d_reg_n_0_[12] ;
  wire \tx_d_reg_n_0_[13] ;
  wire \tx_d_reg_n_0_[14] ;
  wire \tx_d_reg_n_0_[15] ;
  wire \tx_d_reg_n_0_[16] ;
  wire \tx_d_reg_n_0_[17] ;
  wire \tx_d_reg_n_0_[18] ;
  wire \tx_d_reg_n_0_[19] ;
  wire \tx_d_reg_n_0_[1] ;
  wire \tx_d_reg_n_0_[2] ;
  wire \tx_d_reg_n_0_[3] ;
  wire \tx_d_reg_n_0_[4] ;
  wire \tx_d_reg_n_0_[5] ;
  wire \tx_d_reg_n_0_[6] ;
  wire \tx_d_reg_n_0_[7] ;
  wire \tx_d_reg_n_0_[8] ;
  wire \tx_d_reg_n_0_[9] ;
  wire [20:0]tx_z_3;
  wire [3:1]\NLW_tx_d_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tx_d_reg[19]_i_3_O_UNCONNECTED ;

  FDRE \b2c_data_REG_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[0]),
        .Q(b2c_data_REG[0]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[1]),
        .Q(b2c_data_REG[1]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[2]),
        .Q(b2c_data_REG[2]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[3]),
        .Q(b2c_data_REG[3]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[4]),
        .Q(b2c_data_REG[4]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[5]),
        .Q(b2c_data_REG[5]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[6]),
        .Q(b2c_data_REG[6]),
        .R(1'b0));
  FDRE \b2c_data_REG_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_data[7]),
        .Q(b2c_data_REG[7]),
        .R(1'b0));
  FDRE \b2c_data_concat_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[2]),
        .Q(Q[10]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[3]),
        .Q(Q[11]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[4]),
        .Q(Q[12]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[5]),
        .Q(Q[13]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[6]),
        .Q(Q[14]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[7]),
        .Q(Q[15]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[8]),
        .Q(Q[16]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[9]),
        .Q(Q[17]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[10]),
        .Q(Q[18]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[11]),
        .Q(Q[19]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[20] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[12]),
        .Q(Q[20]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[21] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[13]),
        .Q(Q[21]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[22] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[14]),
        .Q(Q[22]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[23] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[15]),
        .Q(Q[23]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[24] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[16]),
        .Q(Q[24]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[25] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[17]),
        .Q(Q[25]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[26] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[18]),
        .Q(Q[26]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[27] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[19]),
        .Q(Q[27]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[28] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[20]),
        .Q(Q[28]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[29] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[21]),
        .Q(Q[29]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[30] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[22]),
        .Q(Q[30]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[31] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[23]),
        .Q(Q[31]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[4]),
        .Q(Q[4]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[5]),
        .Q(Q[5]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[6]),
        .Q(Q[6]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(b2c_data[7]),
        .Q(Q[7]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[0]),
        .Q(Q[8]),
        .R(rx_reset));
  FDRE \b2c_data_concat_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(Q[1]),
        .Q(Q[9]),
        .R(rx_reset));
  FDRE \b2c_data_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[0]),
        .Q(b2c_data[0]),
        .R(1'b0));
  FDRE \b2c_data_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[1]),
        .Q(b2c_data[1]),
        .R(1'b0));
  FDRE \b2c_data_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[2]),
        .Q(b2c_data[2]),
        .R(1'b0));
  FDRE \b2c_data_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[3]),
        .Q(b2c_data[3]),
        .R(1'b0));
  FDRE \b2c_data_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[4]),
        .Q(b2c_data[4]),
        .R(1'b0));
  FDRE \b2c_data_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[5]),
        .Q(b2c_data[5]),
        .R(1'b0));
  FDRE \b2c_data_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[6]),
        .Q(b2c_data[6]),
        .R(1'b0));
  FDRE \b2c_data_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_REG[7]),
        .Q(b2c_data[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    b2c_data_valid_i_1
       (.I0(beatCnt[0]),
        .I1(beatCnt[1]),
        .O(b2c_data_valid_i_1_n_0));
  FDRE b2c_data_valid_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_data_valid_i_1_n_0),
        .Q(b2c_data_valid),
        .R(rx_reset));
  FDRE b2c_send_REG_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(chiplink_rx_send),
        .Q(b2c_send_REG),
        .R(1'b0));
  FDRE b2c_send_reg
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(b2c_send_REG),
        .Q(b2c_send),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \beatCnt[0]_i_1 
       (.I0(beatCnt[0]),
        .O(_beatCnt_T_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \beatCnt[1]_i_1 
       (.I0(beatCnt[0]),
        .I1(beatCnt[1]),
        .O(_beatCnt_T_1[1]));
  FDRE \beatCnt_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(_beatCnt_T_1[0]),
        .Q(beatCnt[0]),
        .R(rx_reset));
  FDRE \beatCnt_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(b2c_send),
        .D(_beatCnt_T_1[1]),
        .Q(beatCnt[1]),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \first_count[0]_i_1 
       (.I0(first_count_reg__0[0]),
        .I1(first_count_reg__0[1]),
        .I2(first_count_reg__0[2]),
        .I3(first_count_reg__0[4]),
        .I4(first_count_reg__0[3]),
        .I5(\first_count[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hA060A06FAF6FAF60)) 
    \first_count[0]_i_2 
       (.I0(\first_count[0]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\first_count[1]_i_2_n_0 ),
        .I3(\first_count[0]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\first_count[0]_i_5_n_0 ),
        .O(\first_count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \first_count[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\first_count[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \first_count[0]_i_4 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\first_count[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFFB)) 
    \first_count[0]_i_5 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[12]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\first_count[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9999000999999099)) 
    \first_count[1]_i_1 
       (.I0(first_count_reg__0[1]),
        .I1(first_count_reg__0[0]),
        .I2(\first_count[1]_i_2_n_0 ),
        .I3(\first_count[1]_i_3_n_0 ),
        .I4(hqc_n_10),
        .I5(\first_count[1]_i_4_n_0 ),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \first_count[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\first_count[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0000003D05)) 
    \first_count[1]_i_3 
       (.I0(Q[12]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[5]),
        .I5(\first_count[1]_i_5_n_0 ),
        .O(\first_count[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00008000)) 
    \first_count[1]_i_4 
       (.I0(\first_count[1]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[0]),
        .O(\first_count[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \first_count[1]_i_5 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\first_count[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \first_count[1]_i_6 
       (.I0(\first_count[1]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\first_count[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFEEEFFFF)) 
    \first_count[1]_i_7 
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[3]),
        .O(\first_count[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00000000FD)) 
    \first_count[2]_i_1 
       (.I0(\first_count_reg[2]_i_2_n_0 ),
        .I1(first_count_reg__0[4]),
        .I2(first_count_reg__0[3]),
        .I3(first_count_reg__0[0]),
        .I4(first_count_reg__0[1]),
        .I5(first_count_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFCFECFFFFCEECEE)) 
    \first_count[2]_i_3 
       (.I0(\first_count[1]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(Q[12]),
        .O(\first_count[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBCFFFFF)) 
    \first_count[2]_i_4 
       (.I0(Q[0]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[3]),
        .O(\first_count[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCC3CCCCCCC2)) 
    \first_count[3]_i_1 
       (.I0(\first_count[3]_i_2_n_0 ),
        .I1(first_count_reg__0[3]),
        .I2(first_count_reg__0[0]),
        .I3(first_count_reg__0[1]),
        .I4(first_count_reg__0[2]),
        .I5(first_count_reg__0[4]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00008B0000000000)) 
    \first_count[3]_i_2 
       (.I0(Q[3]),
        .I1(\first_count[1]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\first_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \first_count[4]_i_1 
       (.I0(rx_reset),
        .I1(Q[2]),
        .I2(hqc_n_10),
        .I3(b2c_data_valid),
        .I4(Q[1]),
        .O(clear));
  LUT6 #(
    .INIT(64'hFFFF0000FFFC0002)) 
    \first_count[4]_i_2 
       (.I0(\first_count[4]_i_3_n_0 ),
        .I1(first_count_reg__0[0]),
        .I2(first_count_reg__0[1]),
        .I3(first_count_reg__0[2]),
        .I4(first_count_reg__0[4]),
        .I5(first_count_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h000000008B000000)) 
    \first_count[4]_i_3 
       (.I0(Q[3]),
        .I1(\first_count[1]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\first_count[4]_i_3_n_0 ));
  FDRE \first_count_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(b2c_data_valid),
        .D(p_0_in[0]),
        .Q(first_count_reg__0[0]),
        .R(clear));
  FDRE \first_count_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(b2c_data_valid),
        .D(p_0_in[1]),
        .Q(first_count_reg__0[1]),
        .R(clear));
  FDRE \first_count_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(b2c_data_valid),
        .D(p_0_in[2]),
        .Q(first_count_reg__0[2]),
        .R(clear));
  MUXF7 \first_count_reg[2]_i_2 
       (.I0(\first_count[2]_i_3_n_0 ),
        .I1(\first_count[2]_i_4_n_0 ),
        .O(\first_count_reg[2]_i_2_n_0 ),
        .S(\first_count[1]_i_2_n_0 ));
  FDRE \first_count_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(b2c_data_valid),
        .D(p_0_in[3]),
        .Q(first_count_reg__0[3]),
        .R(clear));
  FDRE \first_count_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(b2c_data_valid),
        .D(p_0_in[4]),
        .Q(first_count_reg__0[4]),
        .R(clear));
  LUT4 #(
    .INIT(16'hFB08)) 
    \format_r[2]_i_1 
       (.I0(Q[2]),
        .I1(b2c_data_valid),
        .I2(hqc_n_10),
        .I3(format_r[2]),
        .O(_GEN_9[2]));
  FDRE \format_r_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(_GEN_9[0]),
        .Q(format_r[0]),
        .R(1'b0));
  FDRE \format_r_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(_GEN_9[1]),
        .Q(format_r[1]),
        .R(1'b0));
  FDRE \format_r_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(_GEN_9[2]),
        .Q(format_r[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue hqa
       (.ADDRARDADDR(ADDRARDADDR),
        .E(E),
        .Q(\hqa/fq/ram/ram_ext/ram_reg ),
        ._GEN_9(_GEN_9[1:0]),
        .\b2c_data_concat_reg[31] (Q),
        .b2c_data_valid_reg(hqd_n_12),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\format_r_reg[1] (format_r[1:0]),
        .\format_r_reg[2] (hqc_n_7),
        .maybe_full(maybe_full),
        .\mem_0_reg[31] (hqa_io_deq_bits),
        .ram_R0_data(ram_R0_data),
        .ready_reg(ready_reg),
        .ready_reg_reg(io_a_source_n_4),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_57 hqb
       (.CO(hqb_n_13),
        .D(rx_b),
        .DOADO(DOADO),
        .E(\enq_ptr_reg[0]_1 ),
        .O({hqb_n_15,hqb_n_16,hqb_n_17}),
        .Q(\rx_b_reg_n_0_[0] ),
        .S({\rx_b[0]_i_4_n_0 ,\rx_b[0]_i_5_n_0 ,\rx_b[0]_i_6_n_0 }),
        ._GEN_9(_GEN_9[1:0]),
        .\b2c_data_concat_reg[12] ({Q[12:9],Q[5:3],Q[1:0]}),
        .b2c_data_valid_reg(hqd_n_12),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\format_r_reg[1] (format_r[1:0]),
        .\format_r_reg[2] (hqc_n_7),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqb/fq/ram/ram_ext/ram_reg_0 (\hqb/fq/ram/ram_ext/ram_reg_0 ),
        .\mem_0_reg[12] ({hqb_io_deq_bits[12:9],hqb_io_deq_bits[5:3]}),
        .\ram_reg[3] (hqb_n_5),
        .ready_reg(ready_reg_0),
        .ready_reg_0(ready_reg_4),
        .ready_reg_reg(io_bsource_n_2),
        .ready_reg_reg_0(io_bsource_n_3),
        .\rx_b_reg[11] ({hqb_n_21,hqb_n_22,hqb_n_23,hqb_n_24}),
        .\rx_b_reg[11]_0 ({\rx_b[11]_i_3__0_n_0 ,\rx_b[11]_i_4__0_n_0 ,\rx_b[11]_i_5__0_n_0 ,\rx_b[11]_i_6__0_n_0 }),
        .\rx_b_reg[15] ({hqb_n_25,hqb_n_26,hqb_n_27,hqb_n_28}),
        .\rx_b_reg[15]_0 ({\rx_b[15]_i_3__0_n_0 ,\rx_b[15]_i_4__0_n_0 ,\rx_b[15]_i_5__0_n_0 ,\rx_b[15]_i_6__0_n_0 }),
        .\rx_b_reg[19] ({hqb_n_29,hqb_n_30,hqb_n_31,hqb_n_32}),
        .\rx_b_reg[19]_0 ({\rx_b[19]_i_3_n_0 ,\rx_b[19]_i_4__0_n_0 ,\rx_b[19]_i_5__0_n_0 ,\rx_b[19]_i_6__0_n_0 }),
        .\rx_b_reg[5] (hqb_n_14),
        .\rx_b_reg[7] ({hqb_n_18,hqb_n_19,hqb_n_20}),
        .\rx_b_reg[7]_0 ({\rx_b[7]_i_3__0_n_0 ,\rx_b[7]_i_4__0_n_0 ,\rx_b[7]_i_5__0_n_0 ,\rx_b[7]_i_6__0_n_0 }),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_58 hqc
       (.CO(hqc_n_17),
        .D(rx_c),
        .E(\enq_ptr_reg[0] ),
        .O({hqc_n_19,hqc_n_20,hqc_n_21}),
        .Q(\rx_c_reg_n_0_[0] ),
        .S({\rx_c[0]_i_4_n_0 ,\rx_c[0]_i_5_n_0 ,\rx_c[0]_i_6_n_0 }),
        ._GEN_9(_GEN_9[1:0]),
        .\b2c_data_concat_reg[31] ({Q[31:16],Q[12:9],Q[7:0]}),
        .b2c_data_valid(b2c_data_valid),
        .b2c_data_valid_reg(hqd_n_12),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\enq_ptr_reg[0] (hqc_n_7),
        .\first_count_reg[4] (first_count_reg__0),
        .\format_r_reg[1] (hqc_n_10),
        .\format_r_reg[2] (format_r),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg_0 (\hqc/fq/ram/ram_ext/ram_reg_0 ),
        .maybe_full_reg(hqc_n_5),
        .\mem_0_reg[31] ({hqc_io_deq_bits[31:16],hqc_io_deq_bits[12:9],hqc_io_deq_bits[7:3]}),
        .ram_R0_data_0(ram_R0_data_0),
        .ready_reg(ready_reg_1),
        .ready_reg_0(ready_reg_4),
        .ready_reg_reg(io_c_source_n_2),
        .ready_reg_reg_0(io_c_source_n_3),
        .\rx_c_reg[11] ({hqc_n_25,hqc_n_26,hqc_n_27,hqc_n_28}),
        .\rx_c_reg[11]_0 ({\rx_c[11]_i_3__0_n_0 ,\rx_c[11]_i_4__0_n_0 ,\rx_c[11]_i_5__0_n_0 ,\rx_c[11]_i_6__0_n_0 }),
        .\rx_c_reg[15] ({hqc_n_29,hqc_n_30,hqc_n_31,hqc_n_32}),
        .\rx_c_reg[15]_0 ({\rx_c[15]_i_3__0_n_0 ,\rx_c[15]_i_4__0_n_0 ,\rx_c[15]_i_5__0_n_0 ,\rx_c[15]_i_6__0_n_0 }),
        .\rx_c_reg[19] ({hqc_n_33,hqc_n_34,hqc_n_35,hqc_n_36}),
        .\rx_c_reg[19]_0 ({\rx_c[19]_i_3_n_0 ,\rx_c[19]_i_4__0_n_0 ,\rx_c[19]_i_5__0_n_0 ,\rx_c[19]_i_6__0_n_0 }),
        .\rx_c_reg[5] (hqc_n_18),
        .\rx_c_reg[7] ({hqc_n_22,hqc_n_23,hqc_n_24}),
        .\rx_c_reg[7]_0 ({\rx_c[7]_i_3__0_n_0 ,\rx_c[7]_i_4__0_n_0 ,\rx_c[7]_i_5__0_n_0 ,\rx_c[7]_i_6__0_n_0 }),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_59 hqd
       (.CO(hqd_n_14),
        .D(rx_d),
        .E(\enq_ptr_reg[0]_2 ),
        .O({hqd_n_16,hqd_n_17,hqd_n_18}),
        .Q(\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .S({\rx_d[0]_i_4_n_0 ,\rx_d[0]_i_5_n_0 ,\rx_d[0]_i_6_n_0 }),
        ._GEN_9(_GEN_9[1:0]),
        .\b2c_data_concat_reg[15] ({Q[15:9],Q[5:3],Q[1:0]}),
        .b2c_data_valid(b2c_data_valid),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\enq_ptr_reg[0] (hqd_n_12),
        .\first_count_reg[4] (first_count_reg__0),
        .\format_r_reg[1] (format_r[1:0]),
        .\format_r_reg[2] (hqc_n_7),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (\hqd/fq/ram/ram_ext/ram_reg_1 ),
        .\mem_0_reg[15] ({hqd_io_deq_bits[15:9],hqd_io_deq_bits[5:3]}),
        .\ram_reg[3] (hqd_n_5),
        .ready_reg(ready_reg_2),
        .ready_reg_0(ready_reg_4),
        .ready_reg_reg(io_d_source_n_2),
        .ready_reg_reg_0(io_d_source_n_3),
        .\rx_d_reg[0] (\rx_d_reg_n_0_[0] ),
        .\rx_d_reg[11] ({hqd_n_22,hqd_n_23,hqd_n_24,hqd_n_25}),
        .\rx_d_reg[11]_0 ({\rx_d[11]_i_3__0_n_0 ,\rx_d[11]_i_4__0_n_0 ,\rx_d[11]_i_5__0_n_0 ,\rx_d[11]_i_6__0_n_0 }),
        .\rx_d_reg[15] ({hqd_n_26,hqd_n_27,hqd_n_28,hqd_n_29}),
        .\rx_d_reg[15]_0 ({\rx_d[15]_i_3__0_n_0 ,\rx_d[15]_i_4__0_n_0 ,\rx_d[15]_i_5__0_n_0 ,\rx_d[15]_i_6__0_n_0 }),
        .\rx_d_reg[19] ({hqd_n_30,hqd_n_31,hqd_n_32,hqd_n_33}),
        .\rx_d_reg[19]_0 ({\rx_d[19]_i_3_n_0 ,\rx_d[19]_i_4__0_n_0 ,\rx_d[19]_i_5__0_n_0 ,\rx_d[19]_i_6__0_n_0 }),
        .\rx_d_reg[5] (hqd_n_15),
        .\rx_d_reg[7] ({hqd_n_19,hqd_n_20,hqd_n_21}),
        .\rx_d_reg[7]_0 ({\rx_d[7]_i_3__0_n_0 ,\rx_d[7]_i_4__0_n_0 ,\rx_d[7]_i_5__0_n_0 ,\rx_d[7]_i_6__0_n_0 }),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_HellaQueue_60 hqe
       (.CO(hqe_n_14),
        .D(rx_e),
        .DOBDO(DOBDO),
        .E(\enq_ptr_reg[0]_0 ),
        .O({hqe_n_16,hqe_n_17,hqe_n_18}),
        .Q({Q[16],Q[2]}),
        .S({\rx_e[0]_i_4_n_0 ,\rx_e[0]_i_5_n_0 ,\rx_e[0]_i_6_n_0 }),
        ._GEN_9(_GEN_9[1:0]),
        .b2c_data_valid(b2c_data_valid),
        .chiplink_rx_clk(chiplink_rx_clk),
        .\first_count_reg[0] (hqc_n_10),
        .\format_r_reg[2] (format_r[2]),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .\hqe/fq/ram/ram_ext/ram_reg_0 (\hqe/fq/ram/ram_ext/ram_reg_0 ),
        .hqe_io_deq_bits(hqe_io_deq_bits),
        .maybe_full_reg(hqe_n_5),
        .ready_reg(ready_reg_3),
        .ready_reg_0(ready_reg_4),
        .ready_reg_reg(io_e_source_n_5),
        .ready_reg_reg_0(io_e_source_n_6),
        .\rx_e_reg[0] (\rx_e_reg_n_0_[0] ),
        .\rx_e_reg[11] ({hqe_n_22,hqe_n_23,hqe_n_24,hqe_n_25}),
        .\rx_e_reg[11]_0 ({\rx_e[11]_i_3__0_n_0 ,\rx_e[11]_i_4__0_n_0 ,\rx_e[11]_i_5__0_n_0 ,\rx_e[11]_i_6__0_n_0 }),
        .\rx_e_reg[15] ({hqe_n_26,hqe_n_27,hqe_n_28,hqe_n_29}),
        .\rx_e_reg[15]_0 ({\rx_e[15]_i_3__0_n_0 ,\rx_e[15]_i_4__0_n_0 ,\rx_e[15]_i_5__0_n_0 ,\rx_e[15]_i_6__0_n_0 }),
        .\rx_e_reg[19] ({hqe_n_30,hqe_n_31,hqe_n_32,hqe_n_33}),
        .\rx_e_reg[19]_0 ({\rx_e[19]_i_3_n_0 ,\rx_e[19]_i_4__0_n_0 ,\rx_e[19]_i_5__0_n_0 ,\rx_e[19]_i_6__0_n_0 }),
        .\rx_e_reg[5] (hqe_n_15),
        .\rx_e_reg[7] ({hqe_n_19,hqe_n_20,hqe_n_21}),
        .\rx_e_reg[7]_0 ({\rx_e[7]_i_3__0_n_0 ,\rx_e[7]_i_4__0_n_0 ,\rx_e[7]_i_5__0_n_0 ,\rx_e[7]_i_6__0_n_0 }),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource io_a_source
       (.D(\rx_a_reg_n_0_[0] ),
        .E(io_txc_source_io_enq_ready),
        .Q(Q[25:24]),
        .S({\rx_a[0]_i_4_n_0 ,\rx_a[0]_i_5_n_0 ,\rx_a[0]_i_6_n_0 }),
        .\b2c_data_concat_reg[25] (\tx_d[8]_i_2_n_0 ),
        .\b2c_data_concat_reg[25]_0 (\tx_d[9]_i_2_n_0 ),
        .\b2c_data_concat_reg[25]_1 (\tx_d[10]_i_2_n_0 ),
        .\b2c_data_concat_reg[25]_2 (\tx_d[12]_i_2_n_0 ),
        .\b2c_data_concat_reg[25]_3 (\tx_d[13]_i_2_n_0 ),
        .\b2c_data_concat_reg[25]_4 (\tx_d[14]_i_2_n_0 ),
        .\b2c_data_concat_reg[26] (\tx_d[19]_i_2_n_0 ),
        .\cdc_reg_reg[31] (D),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full(maybe_full),
        .\mem_0_a_reg[19] (io_rxc_source_io_enq_ready),
        .ram_out_valid_reg(io_a_source_n_4),
        .\ram_reg[31] (hqa_io_deq_bits),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_4),
        .ready_reg_1(ready_reg_5),
        .reg__reg(reg__reg),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0] ),
        .\ridx_ridx_bin_reg[0]_0 (\ridx_ridx_bin_reg[0]_0 ),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1] ),
        .rx_a(rx_a),
        .\rx_a_reg[11] ({\rx_a[11]_i_3__0_n_0 ,\rx_a[11]_i_4__0_n_0 ,\rx_a[11]_i_5__0_n_0 ,\rx_a[11]_i_6__0_n_0 }),
        .\rx_a_reg[15] ({\rx_a[15]_i_3__0_n_0 ,\rx_a[15]_i_4__0_n_0 ,\rx_a[15]_i_5__0_n_0 ,\rx_a[15]_i_6__0_n_0 }),
        .\rx_a_reg[19] ({\rx_a[19]_i_4__0_n_0 ,\rx_a[19]_i_5__0_n_0 ,\rx_a[19]_i_6__0_n_0 ,\rx_a[19]_i_7__0_n_0 }),
        .\rx_a_reg[5] ({data4[20:6],data4[4:1]}),
        .\rx_a_reg[5]_0 (io_a_source_n_82),
        .\rx_a_reg[7] ({\rx_a[7]_i_3__0_n_0 ,\rx_a[7]_i_4__0_n_0 ,\rx_a[7]_i_5__0_n_0 ,\rx_a[7]_i_6__0_n_0 }),
        .\rx_e_reg[1] (io_a_source_n_37),
        .rx_io_a_ridx(rx_io_a_ridx),
        .rx_io_a_safe_ridx_valid(rx_io_a_safe_ridx_valid),
        .rx_io_a_safe_widx_valid(rx_io_a_safe_widx_valid),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_2_reg(rx_io_a_widx[3]),
        .sync_2_reg_0(rx_io_a_widx[2:0]),
        .tx_d({tx_d[18:15],tx_d[11],tx_d[7:0]}),
        .\tx_d_reg[19] ({io_a_source_n_38,io_a_source_n_39,io_a_source_n_40,io_a_source_n_41,io_a_source_n_42,io_a_source_n_43,io_a_source_n_44,io_a_source_n_45,io_a_source_n_46,io_a_source_n_47,io_a_source_n_48,io_a_source_n_49,io_a_source_n_50,io_a_source_n_51,io_a_source_n_52,io_a_source_n_53,io_a_source_n_54,io_a_source_n_55,io_a_source_n_56,io_a_source_n_57}),
        .tx_z_3(tx_z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_61 io_bsource
       (.D({hqb_io_deq_bits[12:9],hqb_io_deq_bits[5:3]}),
        .Q(rx_io_bwidx[2:0]),
        .\cdc_reg_reg[12] (\cdc_reg_reg[12] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full_reg(hqb_n_5),
        .ram_out_valid_reg(io_bsource_n_2),
        .ready_reg(ready_reg_0),
        .\ridx_ridx_bin_reg[0] (\ridx_ridx_bin_reg[0]_1 ),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1]_0 ),
        .rx_io_bridx(rx_io_bridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(sync_0_reg),
        .sync_2_reg(rx_io_bwidx[3]),
        .\widx_gray_reg[2]_0 (io_bsource_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_62 io_c_source
       (.D({hqc_io_deq_bits[31:16],hqc_io_deq_bits[12:9],hqc_io_deq_bits[7:3]}),
        .Q(rx_io_c_widx[2:0]),
        .\cdc_reg_reg[31] (\cdc_reg_reg[31] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full_reg(hqc_n_5),
        .ram_out_valid_reg(io_c_source_n_2),
        .ready_reg(ready_reg_1),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1]_1 ),
        .\ridx_ridx_bin_reg[2] (\ridx_ridx_bin_reg[2] ),
        .rx_io_c_ridx(rx_io_c_ridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(sync_0_reg_0),
        .sync_2_reg(rx_io_c_widx[3]),
        .\widx_gray_reg[2]_0 (io_c_source_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_63 io_d_source
       (.D({hqd_io_deq_bits[15:9],hqd_io_deq_bits[5:3]}),
        .Q(rx_io_d_widx[2:0]),
        .\cdc_reg_reg[15] (\cdc_reg_reg[15] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .maybe_full_reg(hqd_n_5),
        .ram_out_valid_reg(io_d_source_n_2),
        .ready_reg(ready_reg_2),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1]_2 ),
        .\ridx_ridx_bin_reg[2] (\ridx_ridx_bin_reg[2]_0 ),
        .rx_io_d_ridx(rx_io_d_ridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_0_reg(sync_0_reg_1),
        .sync_2_reg(rx_io_d_widx[3]),
        .\widx_gray_reg[2]_0 (io_d_source_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_64 io_e_source
       (.Q(rx_io_e_widx[2:0]),
        .\cdc_reg_reg[16] (\cdc_reg_reg[16] ),
        .\cdc_reg_reg[16]_0 (\cdc_reg_reg[16]_0 ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .hqe_io_deq_bits(hqe_io_deq_bits),
        .maybe_full_reg(hqe_n_5),
        .ram_out_valid_reg(io_e_source_n_5),
        .ready_reg(ready_reg_3),
        .\ridx_ridx_bin_reg[1] (\ridx_ridx_bin_reg[1]_3 ),
        .\ridx_ridx_bin_reg[2] (\ridx_ridx_bin_reg[2]_1 ),
        .rx_io_e_ridx(rx_io_e_ridx),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out),
        .sync_2_reg(rx_io_e_widx[3]),
        .\widx_gray_reg[2]_0 (io_e_source_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_5 io_rxc_source
       (.D({\rx_a_reg_n_0_[19] ,\rx_a_reg_n_0_[18] ,\rx_a_reg_n_0_[17] ,\rx_a_reg_n_0_[16] ,\rx_a_reg_n_0_[15] ,\rx_a_reg_n_0_[14] ,\rx_a_reg_n_0_[13] ,\rx_a_reg_n_0_[12] ,\rx_a_reg_n_0_[11] ,\rx_a_reg_n_0_[10] ,\rx_a_reg_n_0_[9] ,\rx_a_reg_n_0_[8] ,\rx_a_reg_n_0_[7] ,\rx_a_reg_n_0_[6] ,\rx_a_reg_n_0_[5] ,\rx_a_reg_n_0_[4] ,\rx_a_reg_n_0_[3] ,\rx_a_reg_n_0_[2] ,\rx_a_reg_n_0_[1] ,\rx_a_reg_n_0_[0] }),
        .E(io_rxc_source_io_enq_ready),
        .\cdc_reg_reg[19] (\cdc_reg_reg[19] ),
        .\cdc_reg_reg[39] (\cdc_reg_reg[39]_0 ),
        .\cdc_reg_reg[59] (\cdc_reg_reg[59] ),
        .\cdc_reg_reg[79] (\cdc_reg_reg[79] ),
        .\cdc_reg_reg[99] (\cdc_reg_reg[99] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .io_rxc_ridx(io_rxc_ridx),
        .io_rxc_widx(io_rxc_widx),
        .ready_reg(ready_reg_4),
        .\rx_b_reg[19] ({\rx_b_reg_n_0_[19] ,\rx_b_reg_n_0_[18] ,\rx_b_reg_n_0_[17] ,\rx_b_reg_n_0_[16] ,\rx_b_reg_n_0_[15] ,\rx_b_reg_n_0_[14] ,\rx_b_reg_n_0_[13] ,\rx_b_reg_n_0_[12] ,\rx_b_reg_n_0_[11] ,\rx_b_reg_n_0_[10] ,\rx_b_reg_n_0_[9] ,\rx_b_reg_n_0_[8] ,\rx_b_reg_n_0_[7] ,\rx_b_reg_n_0_[6] ,\rx_b_reg_n_0_[5] ,\rx_b_reg_n_0_[4] ,\rx_b_reg_n_0_[3] ,\rx_b_reg_n_0_[2] ,\rx_b_reg_n_0_[1] ,\rx_b_reg_n_0_[0] }),
        .\rx_c_reg[19] ({\rx_c_reg_n_0_[19] ,\rx_c_reg_n_0_[18] ,\rx_c_reg_n_0_[17] ,\rx_c_reg_n_0_[16] ,\rx_c_reg_n_0_[15] ,\rx_c_reg_n_0_[14] ,\rx_c_reg_n_0_[13] ,\rx_c_reg_n_0_[12] ,\rx_c_reg_n_0_[11] ,\rx_c_reg_n_0_[10] ,\rx_c_reg_n_0_[9] ,\rx_c_reg_n_0_[8] ,\rx_c_reg_n_0_[7] ,\rx_c_reg_n_0_[6] ,\rx_c_reg_n_0_[5] ,\rx_c_reg_n_0_[4] ,\rx_c_reg_n_0_[3] ,\rx_c_reg_n_0_[2] ,\rx_c_reg_n_0_[1] ,\rx_c_reg_n_0_[0] }),
        .\rx_d_reg[19] ({\rx_d_reg_n_0_[19] ,\rx_d_reg_n_0_[18] ,\rx_d_reg_n_0_[17] ,\rx_d_reg_n_0_[16] ,\rx_d_reg_n_0_[15] ,\rx_d_reg_n_0_[14] ,\rx_d_reg_n_0_[13] ,\rx_d_reg_n_0_[12] ,\rx_d_reg_n_0_[11] ,\rx_d_reg_n_0_[10] ,\rx_d_reg_n_0_[9] ,\rx_d_reg_n_0_[8] ,\rx_d_reg_n_0_[7] ,\rx_d_reg_n_0_[6] ,\rx_d_reg_n_0_[5] ,\rx_d_reg_n_0_[4] ,\rx_d_reg_n_0_[3] ,\rx_d_reg_n_0_[2] ,\rx_d_reg_n_0_[1] ,\rx_d_reg_n_0_[0] }),
        .\rx_e_reg[19] ({\rx_e_reg_n_0_[19] ,\rx_e_reg_n_0_[18] ,\rx_e_reg_n_0_[17] ,\rx_e_reg_n_0_[16] ,\rx_e_reg_n_0_[15] ,\rx_e_reg_n_0_[14] ,\rx_e_reg_n_0_[13] ,\rx_e_reg_n_0_[12] ,\rx_e_reg_n_0_[11] ,\rx_e_reg_n_0_[10] ,\rx_e_reg_n_0_[9] ,\rx_e_reg_n_0_[8] ,\rx_e_reg_n_0_[7] ,\rx_e_reg_n_0_[6] ,\rx_e_reg_n_0_[5] ,\rx_e_reg_n_0_[4] ,\rx_e_reg_n_0_[3] ,\rx_e_reg_n_0_[2] ,\rx_e_reg_n_0_[1] ,\rx_e_reg_n_0_[0] }),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSource_5_65 io_txc_source
       (.E(io_txc_source_io_enq_ready),
        .Q({\tx_d_reg_n_0_[19] ,\tx_d_reg_n_0_[18] ,\tx_d_reg_n_0_[17] ,\tx_d_reg_n_0_[16] ,\tx_d_reg_n_0_[15] ,\tx_d_reg_n_0_[14] ,\tx_d_reg_n_0_[13] ,\tx_d_reg_n_0_[12] ,\tx_d_reg_n_0_[11] ,\tx_d_reg_n_0_[10] ,\tx_d_reg_n_0_[9] ,\tx_d_reg_n_0_[8] ,\tx_d_reg_n_0_[7] ,\tx_d_reg_n_0_[6] ,\tx_d_reg_n_0_[5] ,\tx_d_reg_n_0_[4] ,\tx_d_reg_n_0_[3] ,\tx_d_reg_n_0_[2] ,\tx_d_reg_n_0_[1] ,\tx_d_reg_n_0_[0] }),
        .\cdc_reg_reg[39] (\cdc_reg_reg[39] ),
        .chiplink_rx_clk(chiplink_rx_clk),
        .io_txc_ridx(io_txc_ridx),
        .io_txc_widx(io_txc_widx),
        .ready_reg(ready_reg_5),
        .rx_reset(rx_reset),
        .sink_valid_io_out(sink_valid_io_out));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[0]_i_4 
       (.I0(\rx_a_reg_n_0_[3] ),
        .O(\rx_a[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[0]_i_5 
       (.I0(\rx_a_reg_n_0_[2] ),
        .O(\rx_a[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[0]_i_6 
       (.I0(\rx_a_reg_n_0_[1] ),
        .O(\rx_a[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[10]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[10]),
        .O(\rx_a[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[11]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[11]),
        .O(\rx_a[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[11]_i_3__0 
       (.I0(\rx_a_reg_n_0_[11] ),
        .O(\rx_a[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[11]_i_4__0 
       (.I0(\rx_a_reg_n_0_[10] ),
        .O(\rx_a[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[11]_i_5__0 
       (.I0(\rx_a_reg_n_0_[9] ),
        .O(\rx_a[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[11]_i_6__0 
       (.I0(\rx_a_reg_n_0_[8] ),
        .O(\rx_a[11]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[12]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[12]),
        .O(\rx_a[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[13]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[13]),
        .O(\rx_a[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[14]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[14]),
        .O(\rx_a[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[15]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[15]),
        .O(\rx_a[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[15]_i_3__0 
       (.I0(\rx_a_reg_n_0_[15] ),
        .O(\rx_a[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[15]_i_4__0 
       (.I0(\rx_a_reg_n_0_[14] ),
        .O(\rx_a[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[15]_i_5__0 
       (.I0(\rx_a_reg_n_0_[13] ),
        .O(\rx_a[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[15]_i_6__0 
       (.I0(\rx_a_reg_n_0_[12] ),
        .O(\rx_a[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[16]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[16]),
        .O(\rx_a[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[17]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[17]),
        .O(\rx_a[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[18]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[18]),
        .O(\rx_a[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[19]_i_2 
       (.I0(data4[20]),
        .I1(data4[19]),
        .O(\rx_a[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[19]_i_4__0 
       (.I0(\rx_a_reg_n_0_[19] ),
        .O(\rx_a[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[19]_i_5__0 
       (.I0(\rx_a_reg_n_0_[18] ),
        .O(\rx_a[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[19]_i_6__0 
       (.I0(\rx_a_reg_n_0_[17] ),
        .O(\rx_a[19]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[19]_i_7__0 
       (.I0(\rx_a_reg_n_0_[16] ),
        .O(\rx_a[19]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[1]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[1]),
        .O(\rx_a[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[2]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[2]),
        .O(\rx_a[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[3]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[3]),
        .O(\rx_a[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[4]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[4]),
        .O(\rx_a[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[6]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[6]),
        .O(\rx_a[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[7]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[7]),
        .O(\rx_a[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[7]_i_3__0 
       (.I0(\rx_a_reg_n_0_[7] ),
        .O(\rx_a[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[7]_i_4__0 
       (.I0(\rx_a_reg_n_0_[6] ),
        .O(\rx_a[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[7]_i_5__0 
       (.I0(\rx_a_reg_n_0_[5] ),
        .O(\rx_a[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_a[7]_i_6__0 
       (.I0(\rx_a_reg_n_0_[4] ),
        .O(\rx_a[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[8]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[8]),
        .O(\rx_a[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[9]_i_1__0 
       (.I0(data4[20]),
        .I1(data4[9]),
        .O(\rx_a[9]_i_1__0_n_0 ));
  FDRE \rx_a_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(rx_a),
        .Q(\rx_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_a_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[10]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[10] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[11]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[11] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[12]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[12] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[13]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[13] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[14]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[14] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[15]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[15] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[16]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[16] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[17]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[17] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[18]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[18] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[19]_i_2_n_0 ),
        .Q(\rx_a_reg_n_0_[19] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[1]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[1] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[2]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[2] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[3]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[3] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[4]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[4] ),
        .R(io_a_source_n_37));
  FDSE \rx_a_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_82),
        .Q(\rx_a_reg_n_0_[5] ),
        .S(rx_reset));
  FDRE \rx_a_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[6]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[6] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[7]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[7] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[8]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[8] ),
        .R(io_a_source_n_37));
  FDRE \rx_a_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_a[9]_i_1__0_n_0 ),
        .Q(\rx_a_reg_n_0_[9] ),
        .R(io_a_source_n_37));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[0]_i_4 
       (.I0(\rx_b_reg_n_0_[3] ),
        .O(\rx_b[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[0]_i_5 
       (.I0(\rx_b_reg_n_0_[2] ),
        .O(\rx_b[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[0]_i_6 
       (.I0(\rx_b_reg_n_0_[1] ),
        .O(\rx_b[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[10]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_22),
        .O(\rx_b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[11]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_21),
        .O(\rx_b[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[11]_i_3__0 
       (.I0(\rx_b_reg_n_0_[11] ),
        .O(\rx_b[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[11]_i_4__0 
       (.I0(\rx_b_reg_n_0_[10] ),
        .O(\rx_b[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[11]_i_5__0 
       (.I0(\rx_b_reg_n_0_[9] ),
        .O(\rx_b[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[11]_i_6__0 
       (.I0(\rx_b_reg_n_0_[8] ),
        .O(\rx_b[11]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[12]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_28),
        .O(\rx_b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[13]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_27),
        .O(\rx_b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[14]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_26),
        .O(\rx_b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[15]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_25),
        .O(\rx_b[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[15]_i_3__0 
       (.I0(\rx_b_reg_n_0_[15] ),
        .O(\rx_b[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[15]_i_4__0 
       (.I0(\rx_b_reg_n_0_[14] ),
        .O(\rx_b[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[15]_i_5__0 
       (.I0(\rx_b_reg_n_0_[13] ),
        .O(\rx_b[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[15]_i_6__0 
       (.I0(\rx_b_reg_n_0_[12] ),
        .O(\rx_b[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[16]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_32),
        .O(\rx_b[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[17]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_31),
        .O(\rx_b[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[18]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_30),
        .O(\rx_b[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[19]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_29),
        .O(\rx_b[19]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[19]_i_3 
       (.I0(\rx_b_reg_n_0_[19] ),
        .O(\rx_b[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[19]_i_4__0 
       (.I0(\rx_b_reg_n_0_[18] ),
        .O(\rx_b[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[19]_i_5__0 
       (.I0(\rx_b_reg_n_0_[17] ),
        .O(\rx_b[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[19]_i_6__0 
       (.I0(\rx_b_reg_n_0_[16] ),
        .O(\rx_b[19]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[1]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_17),
        .O(\rx_b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[2]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_16),
        .O(\rx_b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[3]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_15),
        .O(\rx_b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[4]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_20),
        .O(\rx_b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[6]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_19),
        .O(\rx_b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[7]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_18),
        .O(\rx_b[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[7]_i_3__0 
       (.I0(\rx_b_reg_n_0_[7] ),
        .O(\rx_b[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[7]_i_4__0 
       (.I0(\rx_b_reg_n_0_[6] ),
        .O(\rx_b[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[7]_i_5__0 
       (.I0(\rx_b_reg_n_0_[5] ),
        .O(\rx_b[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_b[7]_i_6__0 
       (.I0(\rx_b_reg_n_0_[4] ),
        .O(\rx_b[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[8]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_24),
        .O(\rx_b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[9]_i_1__0 
       (.I0(hqb_n_13),
        .I1(hqb_n_23),
        .O(\rx_b[9]_i_1__0_n_0 ));
  FDRE \rx_b_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(rx_b),
        .Q(\rx_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_b_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[10]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[10] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[11]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[11] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[12]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[12] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[13]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[13] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[14]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[14] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[15]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[15] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[16]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[16] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[17]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[17] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[18]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[18] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[19]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[19] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[1]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[1] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[2]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[2] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[3]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[3] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[4]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[4] ),
        .R(io_a_source_n_37));
  FDSE \rx_b_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(hqb_n_14),
        .Q(\rx_b_reg_n_0_[5] ),
        .S(rx_reset));
  FDRE \rx_b_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[6]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[6] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[7]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[7] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[8]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[8] ),
        .R(io_a_source_n_37));
  FDRE \rx_b_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_b[9]_i_1__0_n_0 ),
        .Q(\rx_b_reg_n_0_[9] ),
        .R(io_a_source_n_37));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[0]_i_4 
       (.I0(\rx_c_reg_n_0_[3] ),
        .O(\rx_c[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[0]_i_5 
       (.I0(\rx_c_reg_n_0_[2] ),
        .O(\rx_c[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[0]_i_6 
       (.I0(\rx_c_reg_n_0_[1] ),
        .O(\rx_c[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[10]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_26),
        .O(\rx_c[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[11]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_25),
        .O(\rx_c[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[11]_i_3__0 
       (.I0(\rx_c_reg_n_0_[11] ),
        .O(\rx_c[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[11]_i_4__0 
       (.I0(\rx_c_reg_n_0_[10] ),
        .O(\rx_c[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[11]_i_5__0 
       (.I0(\rx_c_reg_n_0_[9] ),
        .O(\rx_c[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[11]_i_6__0 
       (.I0(\rx_c_reg_n_0_[8] ),
        .O(\rx_c[11]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[12]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_32),
        .O(\rx_c[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[13]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_31),
        .O(\rx_c[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[14]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_30),
        .O(\rx_c[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[15]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_29),
        .O(\rx_c[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[15]_i_3__0 
       (.I0(\rx_c_reg_n_0_[15] ),
        .O(\rx_c[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[15]_i_4__0 
       (.I0(\rx_c_reg_n_0_[14] ),
        .O(\rx_c[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[15]_i_5__0 
       (.I0(\rx_c_reg_n_0_[13] ),
        .O(\rx_c[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[15]_i_6__0 
       (.I0(\rx_c_reg_n_0_[12] ),
        .O(\rx_c[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[16]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_36),
        .O(\rx_c[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[17]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_35),
        .O(\rx_c[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[18]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_34),
        .O(\rx_c[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[19]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_33),
        .O(\rx_c[19]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[19]_i_3 
       (.I0(\rx_c_reg_n_0_[19] ),
        .O(\rx_c[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[19]_i_4__0 
       (.I0(\rx_c_reg_n_0_[18] ),
        .O(\rx_c[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[19]_i_5__0 
       (.I0(\rx_c_reg_n_0_[17] ),
        .O(\rx_c[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[19]_i_6__0 
       (.I0(\rx_c_reg_n_0_[16] ),
        .O(\rx_c[19]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[1]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_21),
        .O(\rx_c[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[2]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_20),
        .O(\rx_c[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[3]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_19),
        .O(\rx_c[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[4]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_24),
        .O(\rx_c[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[6]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_23),
        .O(\rx_c[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[7]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_22),
        .O(\rx_c[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[7]_i_3__0 
       (.I0(\rx_c_reg_n_0_[7] ),
        .O(\rx_c[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[7]_i_4__0 
       (.I0(\rx_c_reg_n_0_[6] ),
        .O(\rx_c[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[7]_i_5__0 
       (.I0(\rx_c_reg_n_0_[5] ),
        .O(\rx_c[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_c[7]_i_6__0 
       (.I0(\rx_c_reg_n_0_[4] ),
        .O(\rx_c[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[8]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_28),
        .O(\rx_c[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[9]_i_1__0 
       (.I0(hqc_n_17),
        .I1(hqc_n_27),
        .O(\rx_c[9]_i_1__0_n_0 ));
  FDRE \rx_c_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(rx_c),
        .Q(\rx_c_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_c_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[10]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[10] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[11]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[11] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[12]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[12] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[13]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[13] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[14]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[14] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[15]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[15] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[16]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[16] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[17]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[17] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[18]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[18] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[19]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[19] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[1]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[1] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[2]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[2] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[3]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[3] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[4]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[4] ),
        .R(io_a_source_n_37));
  FDSE \rx_c_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(hqc_n_18),
        .Q(\rx_c_reg_n_0_[5] ),
        .S(rx_reset));
  FDRE \rx_c_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[6]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[6] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[7]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[7] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[8]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[8] ),
        .R(io_a_source_n_37));
  FDRE \rx_c_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_c[9]_i_1__0_n_0 ),
        .Q(\rx_c_reg_n_0_[9] ),
        .R(io_a_source_n_37));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[0]_i_4 
       (.I0(\rx_d_reg_n_0_[3] ),
        .O(\rx_d[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[0]_i_5 
       (.I0(\rx_d_reg_n_0_[2] ),
        .O(\rx_d[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[0]_i_6 
       (.I0(\rx_d_reg_n_0_[1] ),
        .O(\rx_d[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[10]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_23),
        .O(\rx_d[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[11]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_22),
        .O(\rx_d[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[11]_i_3__0 
       (.I0(\rx_d_reg_n_0_[11] ),
        .O(\rx_d[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[11]_i_4__0 
       (.I0(\rx_d_reg_n_0_[10] ),
        .O(\rx_d[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[11]_i_5__0 
       (.I0(\rx_d_reg_n_0_[9] ),
        .O(\rx_d[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[11]_i_6__0 
       (.I0(\rx_d_reg_n_0_[8] ),
        .O(\rx_d[11]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[12]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_29),
        .O(\rx_d[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[13]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_28),
        .O(\rx_d[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[14]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_27),
        .O(\rx_d[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[15]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_26),
        .O(\rx_d[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[15]_i_3__0 
       (.I0(\rx_d_reg_n_0_[15] ),
        .O(\rx_d[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[15]_i_4__0 
       (.I0(\rx_d_reg_n_0_[14] ),
        .O(\rx_d[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[15]_i_5__0 
       (.I0(\rx_d_reg_n_0_[13] ),
        .O(\rx_d[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[15]_i_6__0 
       (.I0(\rx_d_reg_n_0_[12] ),
        .O(\rx_d[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[16]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_33),
        .O(\rx_d[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[17]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_32),
        .O(\rx_d[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[18]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_31),
        .O(\rx_d[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[19]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_30),
        .O(\rx_d[19]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[19]_i_3 
       (.I0(\rx_d_reg_n_0_[19] ),
        .O(\rx_d[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[19]_i_4__0 
       (.I0(\rx_d_reg_n_0_[18] ),
        .O(\rx_d[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[19]_i_5__0 
       (.I0(\rx_d_reg_n_0_[17] ),
        .O(\rx_d[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[19]_i_6__0 
       (.I0(\rx_d_reg_n_0_[16] ),
        .O(\rx_d[19]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[1]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_18),
        .O(\rx_d[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[2]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_17),
        .O(\rx_d[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[3]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_16),
        .O(\rx_d[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[4]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_21),
        .O(\rx_d[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[6]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_20),
        .O(\rx_d[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[7]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_19),
        .O(\rx_d[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[7]_i_3__0 
       (.I0(\rx_d_reg_n_0_[7] ),
        .O(\rx_d[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[7]_i_4__0 
       (.I0(\rx_d_reg_n_0_[6] ),
        .O(\rx_d[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[7]_i_5__0 
       (.I0(\rx_d_reg_n_0_[5] ),
        .O(\rx_d[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_d[7]_i_6__0 
       (.I0(\rx_d_reg_n_0_[4] ),
        .O(\rx_d[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[8]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_25),
        .O(\rx_d[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[9]_i_1__0 
       (.I0(hqd_n_14),
        .I1(hqd_n_24),
        .O(\rx_d[9]_i_1__0_n_0 ));
  FDRE \rx_d_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(rx_d),
        .Q(\rx_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_d_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[10]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[10] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[11]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[11] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[12]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[12] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[13]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[13] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[14]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[14] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[15]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[15] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[16]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[16] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[17]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[17] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[18]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[18] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[19]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[19] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[1]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[1] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[2]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[2] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[3]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[3] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[4]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[4] ),
        .R(io_a_source_n_37));
  FDSE \rx_d_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(hqd_n_15),
        .Q(\rx_d_reg_n_0_[5] ),
        .S(rx_reset));
  FDRE \rx_d_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[6]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[6] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[7]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[7] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[8]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[8] ),
        .R(io_a_source_n_37));
  FDRE \rx_d_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_d[9]_i_1__0_n_0 ),
        .Q(\rx_d_reg_n_0_[9] ),
        .R(io_a_source_n_37));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[0]_i_4 
       (.I0(\rx_e_reg_n_0_[3] ),
        .O(\rx_e[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[0]_i_5 
       (.I0(\rx_e_reg_n_0_[2] ),
        .O(\rx_e[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[0]_i_6 
       (.I0(\rx_e_reg_n_0_[1] ),
        .O(\rx_e[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[10]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_23),
        .O(\rx_e[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[11]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_22),
        .O(\rx_e[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[11]_i_3__0 
       (.I0(\rx_e_reg_n_0_[11] ),
        .O(\rx_e[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[11]_i_4__0 
       (.I0(\rx_e_reg_n_0_[10] ),
        .O(\rx_e[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[11]_i_5__0 
       (.I0(\rx_e_reg_n_0_[9] ),
        .O(\rx_e[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[11]_i_6__0 
       (.I0(\rx_e_reg_n_0_[8] ),
        .O(\rx_e[11]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[12]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_29),
        .O(\rx_e[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[13]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_28),
        .O(\rx_e[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[14]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_27),
        .O(\rx_e[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[15]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_26),
        .O(\rx_e[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[15]_i_3__0 
       (.I0(\rx_e_reg_n_0_[15] ),
        .O(\rx_e[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[15]_i_4__0 
       (.I0(\rx_e_reg_n_0_[14] ),
        .O(\rx_e[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[15]_i_5__0 
       (.I0(\rx_e_reg_n_0_[13] ),
        .O(\rx_e[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[15]_i_6__0 
       (.I0(\rx_e_reg_n_0_[12] ),
        .O(\rx_e[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[16]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_33),
        .O(\rx_e[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[17]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_32),
        .O(\rx_e[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[18]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_31),
        .O(\rx_e[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[19]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_30),
        .O(\rx_e[19]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[19]_i_3 
       (.I0(\rx_e_reg_n_0_[19] ),
        .O(\rx_e[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[19]_i_4__0 
       (.I0(\rx_e_reg_n_0_[18] ),
        .O(\rx_e[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[19]_i_5__0 
       (.I0(\rx_e_reg_n_0_[17] ),
        .O(\rx_e[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[19]_i_6__0 
       (.I0(\rx_e_reg_n_0_[16] ),
        .O(\rx_e[19]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[1]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_18),
        .O(\rx_e[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[2]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_17),
        .O(\rx_e[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[3]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_16),
        .O(\rx_e[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[4]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_21),
        .O(\rx_e[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[6]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_20),
        .O(\rx_e[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[7]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_19),
        .O(\rx_e[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[7]_i_3__0 
       (.I0(\rx_e_reg_n_0_[7] ),
        .O(\rx_e[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[7]_i_4__0 
       (.I0(\rx_e_reg_n_0_[6] ),
        .O(\rx_e[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[7]_i_5__0 
       (.I0(\rx_e_reg_n_0_[5] ),
        .O(\rx_e[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_e[7]_i_6__0 
       (.I0(\rx_e_reg_n_0_[4] ),
        .O(\rx_e[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[8]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_25),
        .O(\rx_e[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[9]_i_1__0 
       (.I0(hqe_n_14),
        .I1(hqe_n_24),
        .O(\rx_e[9]_i_1__0_n_0 ));
  FDRE \rx_e_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(rx_e),
        .Q(\rx_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_e_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[10]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[10] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[11]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[11] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[12]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[12] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[13]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[13] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[14]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[14] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[15]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[15] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[16]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[16] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[17]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[17] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[18]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[18] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[19]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[19] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[1]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[1] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[2]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[2] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[3]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[3] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[4]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[4] ),
        .R(io_a_source_n_37));
  FDSE \rx_e_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(hqe_n_15),
        .Q(\rx_e_reg_n_0_[5] ),
        .S(rx_reset));
  FDRE \rx_e_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[6]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[6] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[7]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[7] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[8]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[8] ),
        .R(io_a_source_n_37));
  FDRE \rx_e_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(\rx_e[9]_i_1__0_n_0 ),
        .Q(\rx_e_reg_n_0_[9] ),
        .R(io_a_source_n_37));
  LUT6 #(
    .INIT(64'h5555444000000010)) 
    \tx_d[0]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[24]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(tx_d[0]));
  LUT6 #(
    .INIT(64'h5554444400004000)) 
    \tx_d[10]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\tx_d[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ABAAA800)) 
    \tx_d[11]_i_2 
       (.I0(Q[26]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[25]),
        .I5(\tx_d[19]_i_5_n_0 ),
        .O(tx_d[11]));
  LUT6 #(
    .INIT(64'h999A9A9AAAAA9AAA)) 
    \tx_d[11]_i_4 
       (.I0(\tx_d_reg_n_0_[11] ),
        .I1(\tx_d[19]_i_5_n_0 ),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\tx_d[11]_i_8_n_0 ),
        .I5(Q[26]),
        .O(\tx_d[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tx_d[11]_i_5 
       (.I0(\tx_d_reg_n_0_[10] ),
        .I1(\tx_d[10]_i_2_n_0 ),
        .O(\tx_d[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tx_d[11]_i_6 
       (.I0(\tx_d_reg_n_0_[9] ),
        .I1(\tx_d[9]_i_2_n_0 ),
        .O(\tx_d[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tx_d[11]_i_7 
       (.I0(\tx_d_reg_n_0_[8] ),
        .I1(\tx_d[8]_i_2_n_0 ),
        .O(\tx_d[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_d[11]_i_8 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\tx_d[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5554444404000000)) 
    \tx_d[12]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\tx_d[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554444404000000)) 
    \tx_d[13]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\tx_d[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5454544440000000)) 
    \tx_d[14]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(Q[26]),
        .O(\tx_d[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440404004)) 
    \tx_d[15]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[25]),
        .O(tx_d[15]));
  LUT6 #(
    .INIT(64'h55566665AAAAAAAA)) 
    \tx_d[15]_i_4 
       (.I0(\tx_d_reg_n_0_[15] ),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(\tx_d[19]_i_2_n_0 ),
        .O(\tx_d[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tx_d[15]_i_5 
       (.I0(\tx_d_reg_n_0_[14] ),
        .I1(\tx_d[14]_i_2_n_0 ),
        .O(\tx_d[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tx_d[15]_i_6 
       (.I0(\tx_d_reg_n_0_[13] ),
        .I1(\tx_d[13]_i_2_n_0 ),
        .O(\tx_d[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tx_d[15]_i_7 
       (.I0(\tx_d_reg_n_0_[12] ),
        .I1(\tx_d[12]_i_2_n_0 ),
        .O(\tx_d[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440404400)) 
    \tx_d[16]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(tx_d[16]));
  LUT6 #(
    .INIT(64'h4444444440404400)) 
    \tx_d[17]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[25]),
        .O(tx_d[17]));
  LUT6 #(
    .INIT(64'h4444444444404000)) 
    \tx_d[18]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[25]),
        .O(tx_d[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_d[19]_i_2 
       (.I0(Q[26]),
        .I1(\tx_d[19]_i_5_n_0 ),
        .O(\tx_d[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFDFFFFFFFDFFF)) 
    \tx_d[19]_i_5 
       (.I0(_GEN_9[0]),
        .I1(_GEN_9[1]),
        .I2(Q[2]),
        .I3(b2c_data_valid),
        .I4(hqc_n_10),
        .I5(format_r[2]),
        .O(\tx_d[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA56AA)) 
    \tx_d[19]_i_6 
       (.I0(\tx_d_reg_n_0_[19] ),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(\tx_d[19]_i_5_n_0 ),
        .O(\tx_d[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55565666AAAAAAAA)) 
    \tx_d[19]_i_7 
       (.I0(\tx_d_reg_n_0_[18] ),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(\tx_d[19]_i_2_n_0 ),
        .O(\tx_d[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55566566AAAAAAAA)) 
    \tx_d[19]_i_8 
       (.I0(\tx_d_reg_n_0_[17] ),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(\tx_d[19]_i_2_n_0 ),
        .O(\tx_d[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55566566AAAAAAAA)) 
    \tx_d[19]_i_9 
       (.I0(\tx_d_reg_n_0_[16] ),
        .I1(Q[25]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(\tx_d[19]_i_2_n_0 ),
        .O(\tx_d[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555444000000010)) 
    \tx_d[1]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(tx_d[1]));
  LUT6 #(
    .INIT(64'h5555444000001000)) 
    \tx_d[2]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(tx_d[2]));
  LUT6 #(
    .INIT(64'h00000000FF00E010)) 
    \tx_d[3]_i_2 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[26]),
        .I4(Q[25]),
        .I5(\tx_d[19]_i_5_n_0 ),
        .O(tx_d[3]));
  LUT6 #(
    .INIT(64'h9A9A9A999A9A9A9A)) 
    \tx_d[3]_i_4 
       (.I0(\tx_d_reg_n_0_[3] ),
        .I1(\tx_d[7]_i_8_n_0 ),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(\tx_d[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h99995999AAAAAAAA)) 
    \tx_d[3]_i_5 
       (.I0(\tx_d_reg_n_0_[2] ),
        .I1(\tx_d[7]_i_9__0_n_0 ),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(\tx_d[7]_i_10_n_0 ),
        .O(\tx_d[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h99999599AAAAAAAA)) 
    \tx_d[3]_i_6 
       (.I0(\tx_d_reg_n_0_[1] ),
        .I1(\tx_d[7]_i_9__0_n_0 ),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(\tx_d[7]_i_10_n_0 ),
        .O(\tx_d[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h99999599AAAAAAAA)) 
    \tx_d[3]_i_7 
       (.I0(\tx_d_reg_n_0_[0] ),
        .I1(\tx_d[7]_i_9__0_n_0 ),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(\tx_d[7]_i_10_n_0 ),
        .O(\tx_d[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555444000000040)) 
    \tx_d[4]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[24]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(tx_d[4]));
  LUT6 #(
    .INIT(64'h5555444000000040)) 
    \tx_d[5]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(tx_d[5]));
  LUT6 #(
    .INIT(64'h00000000FF00E080)) 
    \tx_d[6]_i_2 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[26]),
        .I4(Q[25]),
        .I5(\tx_d[19]_i_5_n_0 ),
        .O(tx_d[6]));
  LUT6 #(
    .INIT(64'h00000000FF00E0FF)) 
    \tx_d[7]_i_10 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[26]),
        .I4(Q[25]),
        .I5(\tx_d[19]_i_5_n_0 ),
        .O(\tx_d[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABA800)) 
    \tx_d[7]_i_2 
       (.I0(Q[26]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[25]),
        .I5(\tx_d[19]_i_5_n_0 ),
        .O(tx_d[7]));
  LUT6 #(
    .INIT(64'h999A9A9AAAAAAA9A)) 
    \tx_d[7]_i_4 
       (.I0(\tx_d_reg_n_0_[7] ),
        .I1(\tx_d[19]_i_5_n_0 ),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\tx_d[11]_i_8_n_0 ),
        .I5(Q[26]),
        .O(\tx_d[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h99A9A9A9A9A9A9A9)) 
    \tx_d[7]_i_5 
       (.I0(\tx_d_reg_n_0_[6] ),
        .I1(\tx_d[7]_i_8_n_0 ),
        .I2(\tx_d[7]_i_9__0_n_0 ),
        .I3(Q[24]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(\tx_d[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h95999999AAAAAAAA)) 
    \tx_d[7]_i_6 
       (.I0(\tx_d_reg_n_0_[5] ),
        .I1(\tx_d[7]_i_9__0_n_0 ),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(\tx_d[7]_i_10_n_0 ),
        .O(\tx_d[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h95999999AAAAAAAA)) 
    \tx_d[7]_i_7 
       (.I0(\tx_d_reg_n_0_[4] ),
        .I1(\tx_d[7]_i_9__0_n_0 ),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(\tx_d[7]_i_10_n_0 ),
        .O(\tx_d[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEBEAEBEAEBEBEBE)) 
    \tx_d[7]_i_8 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[22]),
        .O(\tx_d[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h1115FFFF)) 
    \tx_d[7]_i_9__0 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[26]),
        .O(\tx_d[7]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h5554444400000400)) 
    \tx_d[8]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\tx_d[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554444400000400)) 
    \tx_d[9]_i_2 
       (.I0(\tx_d[19]_i_5_n_0 ),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\tx_d[9]_i_2_n_0 ));
  FDRE \tx_d_reg[0] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_57),
        .Q(\tx_d_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \tx_d_reg[10] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_47),
        .Q(\tx_d_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \tx_d_reg[11] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_46),
        .Q(\tx_d_reg_n_0_[11] ),
        .R(rx_reset));
  CARRY4 \tx_d_reg[11]_i_3 
       (.CI(\tx_d_reg[7]_i_3_n_0 ),
        .CO({\tx_d_reg[11]_i_3_n_0 ,\tx_d_reg[11]_i_3_n_1 ,\tx_d_reg[11]_i_3_n_2 ,\tx_d_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d_reg_n_0_[11] ,\tx_d_reg_n_0_[10] ,\tx_d_reg_n_0_[9] ,\tx_d_reg_n_0_[8] }),
        .O(tx_z_3[11:8]),
        .S({\tx_d[11]_i_4_n_0 ,\tx_d[11]_i_5_n_0 ,\tx_d[11]_i_6_n_0 ,\tx_d[11]_i_7_n_0 }));
  FDRE \tx_d_reg[12] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_45),
        .Q(\tx_d_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \tx_d_reg[13] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_44),
        .Q(\tx_d_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \tx_d_reg[14] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_43),
        .Q(\tx_d_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \tx_d_reg[15] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_42),
        .Q(\tx_d_reg_n_0_[15] ),
        .R(rx_reset));
  CARRY4 \tx_d_reg[15]_i_3 
       (.CI(\tx_d_reg[11]_i_3_n_0 ),
        .CO({\tx_d_reg[15]_i_3_n_0 ,\tx_d_reg[15]_i_3_n_1 ,\tx_d_reg[15]_i_3_n_2 ,\tx_d_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d_reg_n_0_[15] ,\tx_d_reg_n_0_[14] ,\tx_d_reg_n_0_[13] ,\tx_d_reg_n_0_[12] }),
        .O(tx_z_3[15:12]),
        .S({\tx_d[15]_i_4_n_0 ,\tx_d[15]_i_5_n_0 ,\tx_d[15]_i_6_n_0 ,\tx_d[15]_i_7_n_0 }));
  FDRE \tx_d_reg[16] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_41),
        .Q(\tx_d_reg_n_0_[16] ),
        .R(rx_reset));
  FDRE \tx_d_reg[17] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_40),
        .Q(\tx_d_reg_n_0_[17] ),
        .R(rx_reset));
  FDRE \tx_d_reg[18] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_39),
        .Q(\tx_d_reg_n_0_[18] ),
        .R(rx_reset));
  FDRE \tx_d_reg[19] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_38),
        .Q(\tx_d_reg_n_0_[19] ),
        .R(rx_reset));
  CARRY4 \tx_d_reg[19]_i_3 
       (.CI(\tx_d_reg[19]_i_4_n_0 ),
        .CO({\NLW_tx_d_reg[19]_i_3_CO_UNCONNECTED [3:1],tx_z_3[20]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tx_d_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tx_d_reg[19]_i_4 
       (.CI(\tx_d_reg[15]_i_3_n_0 ),
        .CO({\tx_d_reg[19]_i_4_n_0 ,\tx_d_reg[19]_i_4_n_1 ,\tx_d_reg[19]_i_4_n_2 ,\tx_d_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d_reg_n_0_[19] ,\tx_d_reg_n_0_[18] ,\tx_d_reg_n_0_[17] ,\tx_d_reg_n_0_[16] }),
        .O(tx_z_3[19:16]),
        .S({\tx_d[19]_i_6_n_0 ,\tx_d[19]_i_7_n_0 ,\tx_d[19]_i_8_n_0 ,\tx_d[19]_i_9_n_0 }));
  FDRE \tx_d_reg[1] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_56),
        .Q(\tx_d_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \tx_d_reg[2] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_55),
        .Q(\tx_d_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \tx_d_reg[3] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_54),
        .Q(\tx_d_reg_n_0_[3] ),
        .R(rx_reset));
  CARRY4 \tx_d_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\tx_d_reg[3]_i_3_n_0 ,\tx_d_reg[3]_i_3_n_1 ,\tx_d_reg[3]_i_3_n_2 ,\tx_d_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d_reg_n_0_[3] ,\tx_d_reg_n_0_[2] ,\tx_d_reg_n_0_[1] ,\tx_d_reg_n_0_[0] }),
        .O(tx_z_3[3:0]),
        .S({\tx_d[3]_i_4_n_0 ,\tx_d[3]_i_5_n_0 ,\tx_d[3]_i_6_n_0 ,\tx_d[3]_i_7_n_0 }));
  FDRE \tx_d_reg[4] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_53),
        .Q(\tx_d_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \tx_d_reg[5] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_52),
        .Q(\tx_d_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \tx_d_reg[6] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_51),
        .Q(\tx_d_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \tx_d_reg[7] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_50),
        .Q(\tx_d_reg_n_0_[7] ),
        .R(rx_reset));
  CARRY4 \tx_d_reg[7]_i_3 
       (.CI(\tx_d_reg[3]_i_3_n_0 ),
        .CO({\tx_d_reg[7]_i_3_n_0 ,\tx_d_reg[7]_i_3_n_1 ,\tx_d_reg[7]_i_3_n_2 ,\tx_d_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d_reg_n_0_[7] ,\tx_d_reg_n_0_[6] ,\tx_d_reg_n_0_[5] ,\tx_d_reg_n_0_[4] }),
        .O(tx_z_3[7:4]),
        .S({\tx_d[7]_i_4_n_0 ,\tx_d[7]_i_5_n_0 ,\tx_d[7]_i_6_n_0 ,\tx_d[7]_i_7_n_0 }));
  FDRE \tx_d_reg[8] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_49),
        .Q(\tx_d_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \tx_d_reg[9] 
       (.C(chiplink_rx_clk),
        .CE(1'b1),
        .D(io_a_source_n_48),
        .Q(\tx_d_reg_n_0_[9] ),
        .R(rx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_1
   (saved_size,
    \saved_size_reg[1]_0 ,
    saved_source,
    \saved_address_reg[0]_0 ,
    full_reg_0,
    \beatsLeft_reg[1] ,
    \stalls_id_5_reg[0] ,
    fixer_1_auto_in_a_bits_address,
    \a_first_counter_reg[1] ,
    flight_64_reg,
    \a_first_counter_reg[2] ,
    flight_48_reg,
    flight_112_reg,
    \saved_opcode_reg[2] ,
    flight_16_reg,
    flight_80_reg,
    flight_32_reg,
    flight_96_reg,
    \a_first_counter_reg[2]_0 ,
    flight_113_reg,
    flight_114_reg,
    flight_115_reg,
    flight_116_reg,
    flight_117_reg,
    flight_118_reg,
    flight_119_reg,
    flight_120_reg,
    flight_121_reg,
    flight_122_reg,
    flight_123_reg,
    flight_124_reg,
    flight_125_reg,
    flight_126_reg,
    flight_127_reg,
    flight_112_reg_0,
    flight_17_reg,
    flight_18_reg,
    flight_19_reg,
    flight_20_reg,
    flight_21_reg,
    flight_22_reg,
    flight_23_reg,
    flight_24_reg,
    flight_25_reg,
    flight_26_reg,
    flight_27_reg,
    flight_28_reg,
    flight_29_reg,
    flight_30_reg,
    flight_31_reg,
    flight_16_reg_0,
    flight_33_reg,
    flight_34_reg,
    flight_35_reg,
    flight_36_reg,
    flight_37_reg,
    flight_38_reg,
    flight_39_reg,
    flight_40_reg,
    flight_41_reg,
    flight_42_reg,
    flight_43_reg,
    flight_44_reg,
    flight_45_reg,
    flight_46_reg,
    flight_47_reg,
    flight_32_reg_0,
    flight_49_reg,
    flight_50_reg,
    flight_51_reg,
    flight_52_reg,
    flight_53_reg,
    flight_54_reg,
    flight_55_reg,
    flight_56_reg,
    flight_57_reg,
    flight_58_reg,
    flight_59_reg,
    flight_60_reg,
    flight_61_reg,
    flight_62_reg,
    flight_63_reg,
    flight_48_reg_0,
    flight_65_reg,
    flight_66_reg,
    flight_67_reg,
    flight_68_reg,
    flight_69_reg,
    flight_70_reg,
    flight_71_reg,
    flight_72_reg,
    flight_73_reg,
    flight_74_reg,
    flight_75_reg,
    flight_76_reg,
    flight_77_reg,
    flight_78_reg,
    flight_79_reg,
    flight_64_reg_0,
    flight_81_reg,
    flight_82_reg,
    flight_83_reg,
    flight_84_reg,
    flight_85_reg,
    flight_86_reg,
    flight_87_reg,
    flight_88_reg,
    flight_89_reg,
    flight_90_reg,
    flight_91_reg,
    flight_92_reg,
    flight_93_reg,
    flight_94_reg,
    flight_95_reg,
    flight_80_reg_0,
    flight_97_reg,
    flight_98_reg,
    flight_99_reg,
    flight_100_reg,
    flight_101_reg,
    flight_102_reg,
    flight_103_reg,
    flight_104_reg,
    flight_105_reg,
    flight_106_reg,
    flight_107_reg,
    flight_108_reg,
    flight_109_reg,
    flight_110_reg,
    flight_111_reg,
    flight_96_reg_0,
    \a_repeater_io_repeat_counter_reg[2] ,
    \cam_a_0_bits_source_reg[3] ,
    \cam_a_0_bits_address_reg[31] ,
    S,
    \cdc_reg_reg[11] ,
    clk,
    \cdc_reg_reg[10] ,
    \cdc_reg_reg[9] ,
    bypass_reg_rep,
    mbypass_auto_in_1_a_bits_source,
    \cdc_reg_reg[9]_0 ,
    \saved_size_reg[2]_0 ,
    \cdc_reg_reg[10]_0 ,
    \cdc_reg_reg[14] ,
    full_reg_1,
    full_reg_2,
    full_reg_3,
    full_reg_4,
    fixer_1_auto_in_a_bits_source,
    \cdc_reg_reg[15] ,
    \stalls_id_6_reg[1] ,
    flight_113_reg_0,
    flight_114_reg_0,
    flight_115_reg_0,
    flight_116_reg_0,
    flight_117_reg_0,
    flight_118_reg_0,
    flight_119_reg_0,
    flight_120_reg_0,
    flight_121_reg_0,
    flight_122_reg_0,
    flight_123_reg_0,
    flight_124_reg_0,
    flight_125_reg_0,
    flight_126_reg_0,
    flight_127_reg_0,
    flight_112_reg_1,
    flight_17_reg_0,
    flight_18_reg_0,
    flight_19_reg_0,
    flight_20_reg_0,
    flight_21_reg_0,
    flight_22_reg_0,
    flight_23_reg_0,
    flight_24_reg_0,
    flight_25_reg_0,
    flight_26_reg_0,
    flight_27_reg_0,
    flight_28_reg_0,
    flight_29_reg_0,
    flight_30_reg_0,
    flight_31_reg_0,
    flight_16_reg_1,
    flight_33_reg_0,
    flight_34_reg_0,
    flight_35_reg_0,
    flight_36_reg_0,
    flight_37_reg_0,
    flight_38_reg_0,
    flight_39_reg_0,
    flight_40_reg_0,
    flight_41_reg_0,
    flight_42_reg_0,
    flight_43_reg_0,
    flight_44_reg_0,
    flight_45_reg_0,
    flight_46_reg_0,
    flight_47_reg_0,
    flight_32_reg_1,
    flight_49_reg_0,
    flight_50_reg_0,
    flight_51_reg_0,
    flight_52_reg_0,
    flight_53_reg_0,
    flight_54_reg_0,
    flight_55_reg_0,
    flight_56_reg_0,
    flight_57_reg_0,
    flight_58_reg_0,
    flight_59_reg_0,
    flight_60_reg_0,
    flight_61_reg_0,
    flight_62_reg_0,
    flight_63_reg_0,
    flight_48_reg_1,
    flight_65_reg_0,
    flight_66_reg_0,
    flight_67_reg_0,
    flight_68_reg_0,
    flight_69_reg_0,
    flight_70_reg_0,
    flight_71_reg_0,
    flight_72_reg_0,
    flight_73_reg_0,
    flight_74_reg_0,
    flight_75_reg_0,
    flight_76_reg_0,
    flight_77_reg_0,
    flight_78_reg_0,
    flight_79_reg_0,
    flight_64_reg_1,
    flight_81_reg_0,
    flight_82_reg_0,
    flight_83_reg_0,
    flight_84_reg_0,
    flight_85_reg_0,
    flight_86_reg_0,
    flight_87_reg_0,
    flight_88_reg_0,
    flight_89_reg_0,
    flight_90_reg_0,
    flight_91_reg_0,
    flight_92_reg_0,
    flight_93_reg_0,
    flight_94_reg_0,
    flight_95_reg_0,
    flight_80_reg_1,
    flight_97_reg_0,
    flight_98_reg_0,
    flight_99_reg_0,
    flight_100_reg_0,
    flight_101_reg_0,
    flight_102_reg_0,
    flight_103_reg_0,
    flight_104_reg_0,
    flight_105_reg_0,
    flight_106_reg_0,
    flight_107_reg_0,
    flight_108_reg_0,
    flight_109_reg_0,
    flight_110_reg_0,
    flight_111_reg_0,
    flight_96_reg_1,
    \saved_size_reg[1]_1 ,
    \cdc_reg_reg[5] ,
    \a_repeater_io_repeat_counter_reg[1] ,
    _a_repeater_io_repeat_T,
    a_repeater_io_repeat_counter,
    fixer_1_auto_in_a_ready,
    bypass_reg_rep_0,
    \a_repeater_io_repeat_counter_reg[0] ,
    bypass_reg_rep_1,
    \cdc_reg_reg[29] ,
    resetn,
    mbypass_auto_in_1_a_bits_address);
  output [1:0]saved_size;
  output \saved_size_reg[1]_0 ;
  output [5:0]saved_source;
  output \saved_address_reg[0]_0 ;
  output full_reg_0;
  output \beatsLeft_reg[1] ;
  output [0:0]\stalls_id_5_reg[0] ;
  output [1:0]fixer_1_auto_in_a_bits_address;
  output \a_first_counter_reg[1] ;
  output flight_64_reg;
  output \a_first_counter_reg[2] ;
  output flight_48_reg;
  output flight_112_reg;
  output \saved_opcode_reg[2] ;
  output flight_16_reg;
  output flight_80_reg;
  output flight_32_reg;
  output flight_96_reg;
  output \a_first_counter_reg[2]_0 ;
  output flight_113_reg;
  output flight_114_reg;
  output flight_115_reg;
  output flight_116_reg;
  output flight_117_reg;
  output flight_118_reg;
  output flight_119_reg;
  output flight_120_reg;
  output flight_121_reg;
  output flight_122_reg;
  output flight_123_reg;
  output flight_124_reg;
  output flight_125_reg;
  output flight_126_reg;
  output flight_127_reg;
  output flight_112_reg_0;
  output flight_17_reg;
  output flight_18_reg;
  output flight_19_reg;
  output flight_20_reg;
  output flight_21_reg;
  output flight_22_reg;
  output flight_23_reg;
  output flight_24_reg;
  output flight_25_reg;
  output flight_26_reg;
  output flight_27_reg;
  output flight_28_reg;
  output flight_29_reg;
  output flight_30_reg;
  output flight_31_reg;
  output flight_16_reg_0;
  output flight_33_reg;
  output flight_34_reg;
  output flight_35_reg;
  output flight_36_reg;
  output flight_37_reg;
  output flight_38_reg;
  output flight_39_reg;
  output flight_40_reg;
  output flight_41_reg;
  output flight_42_reg;
  output flight_43_reg;
  output flight_44_reg;
  output flight_45_reg;
  output flight_46_reg;
  output flight_47_reg;
  output flight_32_reg_0;
  output flight_49_reg;
  output flight_50_reg;
  output flight_51_reg;
  output flight_52_reg;
  output flight_53_reg;
  output flight_54_reg;
  output flight_55_reg;
  output flight_56_reg;
  output flight_57_reg;
  output flight_58_reg;
  output flight_59_reg;
  output flight_60_reg;
  output flight_61_reg;
  output flight_62_reg;
  output flight_63_reg;
  output flight_48_reg_0;
  output flight_65_reg;
  output flight_66_reg;
  output flight_67_reg;
  output flight_68_reg;
  output flight_69_reg;
  output flight_70_reg;
  output flight_71_reg;
  output flight_72_reg;
  output flight_73_reg;
  output flight_74_reg;
  output flight_75_reg;
  output flight_76_reg;
  output flight_77_reg;
  output flight_78_reg;
  output flight_79_reg;
  output flight_64_reg_0;
  output flight_81_reg;
  output flight_82_reg;
  output flight_83_reg;
  output flight_84_reg;
  output flight_85_reg;
  output flight_86_reg;
  output flight_87_reg;
  output flight_88_reg;
  output flight_89_reg;
  output flight_90_reg;
  output flight_91_reg;
  output flight_92_reg;
  output flight_93_reg;
  output flight_94_reg;
  output flight_95_reg;
  output flight_80_reg_0;
  output flight_97_reg;
  output flight_98_reg;
  output flight_99_reg;
  output flight_100_reg;
  output flight_101_reg;
  output flight_102_reg;
  output flight_103_reg;
  output flight_104_reg;
  output flight_105_reg;
  output flight_106_reg;
  output flight_107_reg;
  output flight_108_reg;
  output flight_109_reg;
  output flight_110_reg;
  output flight_111_reg;
  output flight_96_reg_0;
  output \a_repeater_io_repeat_counter_reg[2] ;
  output [2:0]\cam_a_0_bits_source_reg[3] ;
  output [30:0]\cam_a_0_bits_address_reg[31] ;
  output [0:0]S;
  input \cdc_reg_reg[11] ;
  input clk;
  input \cdc_reg_reg[10] ;
  input \cdc_reg_reg[9] ;
  input bypass_reg_rep;
  input [5:0]mbypass_auto_in_1_a_bits_source;
  input [0:0]\cdc_reg_reg[9]_0 ;
  input [0:0]\saved_size_reg[2]_0 ;
  input \cdc_reg_reg[10]_0 ;
  input [3:0]\cdc_reg_reg[14] ;
  input full_reg_1;
  input full_reg_2;
  input full_reg_3;
  input full_reg_4;
  input [1:0]fixer_1_auto_in_a_bits_source;
  input \cdc_reg_reg[15] ;
  input \stalls_id_6_reg[1] ;
  input flight_113_reg_0;
  input flight_114_reg_0;
  input flight_115_reg_0;
  input flight_116_reg_0;
  input flight_117_reg_0;
  input flight_118_reg_0;
  input flight_119_reg_0;
  input flight_120_reg_0;
  input flight_121_reg_0;
  input flight_122_reg_0;
  input flight_123_reg_0;
  input flight_124_reg_0;
  input flight_125_reg_0;
  input flight_126_reg_0;
  input flight_127_reg_0;
  input flight_112_reg_1;
  input flight_17_reg_0;
  input flight_18_reg_0;
  input flight_19_reg_0;
  input flight_20_reg_0;
  input flight_21_reg_0;
  input flight_22_reg_0;
  input flight_23_reg_0;
  input flight_24_reg_0;
  input flight_25_reg_0;
  input flight_26_reg_0;
  input flight_27_reg_0;
  input flight_28_reg_0;
  input flight_29_reg_0;
  input flight_30_reg_0;
  input flight_31_reg_0;
  input flight_16_reg_1;
  input flight_33_reg_0;
  input flight_34_reg_0;
  input flight_35_reg_0;
  input flight_36_reg_0;
  input flight_37_reg_0;
  input flight_38_reg_0;
  input flight_39_reg_0;
  input flight_40_reg_0;
  input flight_41_reg_0;
  input flight_42_reg_0;
  input flight_43_reg_0;
  input flight_44_reg_0;
  input flight_45_reg_0;
  input flight_46_reg_0;
  input flight_47_reg_0;
  input flight_32_reg_1;
  input flight_49_reg_0;
  input flight_50_reg_0;
  input flight_51_reg_0;
  input flight_52_reg_0;
  input flight_53_reg_0;
  input flight_54_reg_0;
  input flight_55_reg_0;
  input flight_56_reg_0;
  input flight_57_reg_0;
  input flight_58_reg_0;
  input flight_59_reg_0;
  input flight_60_reg_0;
  input flight_61_reg_0;
  input flight_62_reg_0;
  input flight_63_reg_0;
  input flight_48_reg_1;
  input flight_65_reg_0;
  input flight_66_reg_0;
  input flight_67_reg_0;
  input flight_68_reg_0;
  input flight_69_reg_0;
  input flight_70_reg_0;
  input flight_71_reg_0;
  input flight_72_reg_0;
  input flight_73_reg_0;
  input flight_74_reg_0;
  input flight_75_reg_0;
  input flight_76_reg_0;
  input flight_77_reg_0;
  input flight_78_reg_0;
  input flight_79_reg_0;
  input flight_64_reg_1;
  input flight_81_reg_0;
  input flight_82_reg_0;
  input flight_83_reg_0;
  input flight_84_reg_0;
  input flight_85_reg_0;
  input flight_86_reg_0;
  input flight_87_reg_0;
  input flight_88_reg_0;
  input flight_89_reg_0;
  input flight_90_reg_0;
  input flight_91_reg_0;
  input flight_92_reg_0;
  input flight_93_reg_0;
  input flight_94_reg_0;
  input flight_95_reg_0;
  input flight_80_reg_1;
  input flight_97_reg_0;
  input flight_98_reg_0;
  input flight_99_reg_0;
  input flight_100_reg_0;
  input flight_101_reg_0;
  input flight_102_reg_0;
  input flight_103_reg_0;
  input flight_104_reg_0;
  input flight_105_reg_0;
  input flight_106_reg_0;
  input flight_107_reg_0;
  input flight_108_reg_0;
  input flight_109_reg_0;
  input flight_110_reg_0;
  input flight_111_reg_0;
  input flight_96_reg_1;
  input \saved_size_reg[1]_1 ;
  input [0:0]\cdc_reg_reg[5] ;
  input \a_repeater_io_repeat_counter_reg[1] ;
  input _a_repeater_io_repeat_T;
  input [1:0]a_repeater_io_repeat_counter;
  input fixer_1_auto_in_a_ready;
  input bypass_reg_rep_0;
  input \a_repeater_io_repeat_counter_reg[0] ;
  input bypass_reg_rep_1;
  input [1:0]\cdc_reg_reg[29] ;
  input resetn;
  input [31:0]mbypass_auto_in_1_a_bits_address;

  wire [0:0]S;
  wire _a_repeater_io_repeat_T;
  wire \a_first_counter_reg[1] ;
  wire \a_first_counter_reg[2] ;
  wire \a_first_counter_reg[2]_0 ;
  wire [1:0]a_repeater_io_repeat_counter;
  wire \a_repeater_io_repeat_counter_reg[0] ;
  wire \a_repeater_io_repeat_counter_reg[1] ;
  wire \a_repeater_io_repeat_counter_reg[2] ;
  wire \beatsLeft_reg[1] ;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire bypass_reg_rep_1;
  wire [30:0]\cam_a_0_bits_address_reg[31] ;
  wire [2:0]\cam_a_0_bits_source_reg[3] ;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[10]_0 ;
  wire \cdc_reg_reg[11] ;
  wire [3:0]\cdc_reg_reg[14] ;
  wire \cdc_reg_reg[15] ;
  wire [1:0]\cdc_reg_reg[29] ;
  wire [0:0]\cdc_reg_reg[5] ;
  wire \cdc_reg_reg[9] ;
  wire [0:0]\cdc_reg_reg[9]_0 ;
  wire clk;
  wire [1:0]fixer_1_auto_in_a_bits_address;
  wire [1:0]fixer_1_auto_in_a_bits_source;
  wire fixer_1_auto_in_a_ready;
  wire flight_100_reg;
  wire flight_100_reg_0;
  wire flight_101_reg;
  wire flight_101_reg_0;
  wire flight_102_reg;
  wire flight_102_reg_0;
  wire flight_103_reg;
  wire flight_103_reg_0;
  wire flight_104_reg;
  wire flight_104_reg_0;
  wire flight_105_reg;
  wire flight_105_reg_0;
  wire flight_106_reg;
  wire flight_106_reg_0;
  wire flight_107_reg;
  wire flight_107_reg_0;
  wire flight_108_reg;
  wire flight_108_reg_0;
  wire flight_109_reg;
  wire flight_109_reg_0;
  wire flight_110_reg;
  wire flight_110_reg_0;
  wire flight_111_reg;
  wire flight_111_reg_0;
  wire flight_112_i_3_n_0;
  wire flight_112_reg;
  wire flight_112_reg_0;
  wire flight_112_reg_1;
  wire flight_113_i_7_n_0;
  wire flight_113_reg;
  wire flight_113_reg_0;
  wire flight_114_i_5_n_0;
  wire flight_114_reg;
  wire flight_114_reg_0;
  wire flight_115_i_3_n_0;
  wire flight_115_reg;
  wire flight_115_reg_0;
  wire flight_116_i_3_n_0;
  wire flight_116_reg;
  wire flight_116_reg_0;
  wire flight_117_i_3_n_0;
  wire flight_117_reg;
  wire flight_117_reg_0;
  wire flight_118_i_3_n_0;
  wire flight_118_reg;
  wire flight_118_reg_0;
  wire flight_119_i_3_n_0;
  wire flight_119_reg;
  wire flight_119_reg_0;
  wire flight_120_i_4_n_0;
  wire flight_120_reg;
  wire flight_120_reg_0;
  wire flight_121_i_3_n_0;
  wire flight_121_reg;
  wire flight_121_reg_0;
  wire flight_122_i_4_n_0;
  wire flight_122_reg;
  wire flight_122_reg_0;
  wire flight_123_i_3_n_0;
  wire flight_123_reg;
  wire flight_123_reg_0;
  wire flight_124_i_3_n_0;
  wire flight_124_reg;
  wire flight_124_reg_0;
  wire flight_125_i_3_n_0;
  wire flight_125_reg;
  wire flight_125_reg_0;
  wire flight_126_i_3_n_0;
  wire flight_126_reg;
  wire flight_126_reg_0;
  wire flight_127_i_3_n_0;
  wire flight_127_reg;
  wire flight_127_reg_0;
  wire flight_16_reg;
  wire flight_16_reg_0;
  wire flight_16_reg_1;
  wire flight_17_reg;
  wire flight_17_reg_0;
  wire flight_18_reg;
  wire flight_18_reg_0;
  wire flight_19_reg;
  wire flight_19_reg_0;
  wire flight_20_reg;
  wire flight_20_reg_0;
  wire flight_21_reg;
  wire flight_21_reg_0;
  wire flight_22_reg;
  wire flight_22_reg_0;
  wire flight_23_reg;
  wire flight_23_reg_0;
  wire flight_24_reg;
  wire flight_24_reg_0;
  wire flight_25_reg;
  wire flight_25_reg_0;
  wire flight_26_reg;
  wire flight_26_reg_0;
  wire flight_27_reg;
  wire flight_27_reg_0;
  wire flight_28_reg;
  wire flight_28_reg_0;
  wire flight_29_reg;
  wire flight_29_reg_0;
  wire flight_30_reg;
  wire flight_30_reg_0;
  wire flight_31_reg;
  wire flight_31_reg_0;
  wire flight_32_reg;
  wire flight_32_reg_0;
  wire flight_32_reg_1;
  wire flight_33_reg;
  wire flight_33_reg_0;
  wire flight_34_reg;
  wire flight_34_reg_0;
  wire flight_35_reg;
  wire flight_35_reg_0;
  wire flight_36_reg;
  wire flight_36_reg_0;
  wire flight_37_reg;
  wire flight_37_reg_0;
  wire flight_38_reg;
  wire flight_38_reg_0;
  wire flight_39_reg;
  wire flight_39_reg_0;
  wire flight_40_reg;
  wire flight_40_reg_0;
  wire flight_41_reg;
  wire flight_41_reg_0;
  wire flight_42_reg;
  wire flight_42_reg_0;
  wire flight_43_reg;
  wire flight_43_reg_0;
  wire flight_44_reg;
  wire flight_44_reg_0;
  wire flight_45_reg;
  wire flight_45_reg_0;
  wire flight_46_reg;
  wire flight_46_reg_0;
  wire flight_47_reg;
  wire flight_47_reg_0;
  wire flight_48_reg;
  wire flight_48_reg_0;
  wire flight_48_reg_1;
  wire flight_49_reg;
  wire flight_49_reg_0;
  wire flight_50_reg;
  wire flight_50_reg_0;
  wire flight_51_reg;
  wire flight_51_reg_0;
  wire flight_52_reg;
  wire flight_52_reg_0;
  wire flight_53_reg;
  wire flight_53_reg_0;
  wire flight_54_reg;
  wire flight_54_reg_0;
  wire flight_55_reg;
  wire flight_55_reg_0;
  wire flight_56_reg;
  wire flight_56_reg_0;
  wire flight_57_reg;
  wire flight_57_reg_0;
  wire flight_58_reg;
  wire flight_58_reg_0;
  wire flight_59_reg;
  wire flight_59_reg_0;
  wire flight_60_reg;
  wire flight_60_reg_0;
  wire flight_61_reg;
  wire flight_61_reg_0;
  wire flight_62_reg;
  wire flight_62_reg_0;
  wire flight_63_reg;
  wire flight_63_reg_0;
  wire flight_64_reg;
  wire flight_64_reg_0;
  wire flight_64_reg_1;
  wire flight_65_reg;
  wire flight_65_reg_0;
  wire flight_66_reg;
  wire flight_66_reg_0;
  wire flight_67_reg;
  wire flight_67_reg_0;
  wire flight_68_reg;
  wire flight_68_reg_0;
  wire flight_69_reg;
  wire flight_69_reg_0;
  wire flight_70_reg;
  wire flight_70_reg_0;
  wire flight_71_reg;
  wire flight_71_reg_0;
  wire flight_72_reg;
  wire flight_72_reg_0;
  wire flight_73_reg;
  wire flight_73_reg_0;
  wire flight_74_reg;
  wire flight_74_reg_0;
  wire flight_75_reg;
  wire flight_75_reg_0;
  wire flight_76_reg;
  wire flight_76_reg_0;
  wire flight_77_reg;
  wire flight_77_reg_0;
  wire flight_78_reg;
  wire flight_78_reg_0;
  wire flight_79_reg;
  wire flight_79_reg_0;
  wire flight_80_reg;
  wire flight_80_reg_0;
  wire flight_80_reg_1;
  wire flight_81_reg;
  wire flight_81_reg_0;
  wire flight_82_reg;
  wire flight_82_reg_0;
  wire flight_83_reg;
  wire flight_83_reg_0;
  wire flight_84_reg;
  wire flight_84_reg_0;
  wire flight_85_reg;
  wire flight_85_reg_0;
  wire flight_86_reg;
  wire flight_86_reg_0;
  wire flight_87_reg;
  wire flight_87_reg_0;
  wire flight_88_reg;
  wire flight_88_reg_0;
  wire flight_89_reg;
  wire flight_89_reg_0;
  wire flight_90_reg;
  wire flight_90_reg_0;
  wire flight_91_reg;
  wire flight_91_reg_0;
  wire flight_92_reg;
  wire flight_92_reg_0;
  wire flight_93_reg;
  wire flight_93_reg_0;
  wire flight_94_reg;
  wire flight_94_reg_0;
  wire flight_95_reg;
  wire flight_95_reg_0;
  wire flight_96_reg;
  wire flight_96_reg_0;
  wire flight_96_reg_1;
  wire flight_97_reg;
  wire flight_97_reg_0;
  wire flight_98_reg;
  wire flight_98_reg_0;
  wire flight_99_reg;
  wire flight_99_reg_0;
  wire full_i_1_n_0;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire [31:0]mbypass_auto_in_1_a_bits_address;
  wire [5:0]mbypass_auto_in_1_a_bits_source;
  wire resetn;
  wire [29:29]saved_address;
  wire \saved_address_reg[0]_0 ;
  wire \saved_opcode_reg[2] ;
  wire [1:0]saved_size;
  wire \saved_size_reg[1]_0 ;
  wire \saved_size_reg[1]_1 ;
  wire [0:0]\saved_size_reg[2]_0 ;
  wire [5:0]saved_source;
  wire \saved_source[5]_i_3_n_0 ;
  wire [0:0]\stalls_id_5_reg[0] ;
  wire \stalls_id_6_reg[1] ;

  LUT6 #(
    .INIT(64'hFFBBFCB800000000)) 
    \a_first_counter[1]_i_2 
       (.I0(\saved_size_reg[1]_0 ),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[10]_0 ),
        .I3(saved_size[0]),
        .I4(\cdc_reg_reg[9]_0 ),
        .I5(\saved_size_reg[2]_0 ),
        .O(\a_first_counter_reg[1] ));
  LUT6 #(
    .INIT(64'hFF00FFFF008A0000)) 
    \a_repeater_io_repeat_counter[2]_i_1 
       (.I0(\saved_size_reg[1]_1 ),
        .I1(fixer_1_auto_in_a_bits_source[0]),
        .I2(\cdc_reg_reg[5] ),
        .I3(\a_repeater_io_repeat_counter_reg[1] ),
        .I4(_a_repeater_io_repeat_T),
        .I5(a_repeater_io_repeat_counter[1]),
        .O(\a_repeater_io_repeat_counter_reg[2] ));
  LUT6 #(
    .INIT(64'h00FF03FF44FF47FF)) 
    \beatsLeft[1]_i_2__0 
       (.I0(saved_size[0]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[9]_0 ),
        .I3(\saved_size_reg[2]_0 ),
        .I4(\cdc_reg_reg[10]_0 ),
        .I5(\saved_size_reg[1]_0 ),
        .O(\beatsLeft_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cam_a_0_bits_address[2]_i_1 
       (.I0(\cam_a_0_bits_address_reg[31] [2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[29] [0]),
        .O(fixer_1_auto_in_a_bits_address[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cam_a_0_bits_source[1]_i_1 
       (.I0(saved_source[0]),
        .I1(full_reg_0),
        .I2(mbypass_auto_in_1_a_bits_source[0]),
        .I3(bypass_reg_rep_1),
        .O(\cam_a_0_bits_source_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cam_a_0_bits_source[2]_i_1 
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [0]),
        .O(\cam_a_0_bits_source_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cam_a_0_bits_source[3]_i_1 
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .O(\cam_a_0_bits_source_reg[3] [2]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \counter[3]_i_22 
       (.I0(\cdc_reg_reg[14] [2]),
        .I1(saved_source[3]),
        .I2(\cdc_reg_reg[15] ),
        .I3(full_reg_0),
        .I4(saved_source[5]),
        .O(\a_first_counter_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_100_i_2
       (.I0(flight_96_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_100_reg_0),
        .O(flight_100_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_101_i_2
       (.I0(flight_96_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_101_reg_0),
        .O(flight_101_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_102_i_2
       (.I0(flight_96_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_102_reg_0),
        .O(flight_102_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_103_i_2
       (.I0(flight_96_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_103_reg_0),
        .O(flight_103_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_104_i_2
       (.I0(flight_96_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_104_reg_0),
        .O(flight_104_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_105_i_2
       (.I0(flight_96_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_105_reg_0),
        .O(flight_105_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_106_i_2
       (.I0(flight_96_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_106_reg_0),
        .O(flight_106_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_107_i_2
       (.I0(flight_96_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_107_reg_0),
        .O(flight_107_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_108_i_2
       (.I0(flight_96_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_108_reg_0),
        .O(flight_108_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_109_i_2
       (.I0(flight_96_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_109_reg_0),
        .O(flight_109_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_110_i_2
       (.I0(flight_96_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_110_reg_0),
        .O(flight_110_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_111_i_2
       (.I0(flight_96_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_111_reg_0),
        .O(flight_111_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_112_i_2
       (.I0(flight_112_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_112_reg_1),
        .O(flight_112_reg_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    flight_112_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_4),
        .O(flight_112_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_113_i_4
       (.I0(flight_112_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_113_reg_0),
        .O(flight_113_reg));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    flight_113_i_7
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_1),
        .O(flight_113_i_7_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_114_i_3
       (.I0(flight_112_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_114_reg_0),
        .O(flight_114_reg));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    flight_114_i_5
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_2),
        .O(flight_114_i_5_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_115_i_2
       (.I0(flight_112_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_115_reg_0),
        .O(flight_115_reg));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    flight_115_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_3),
        .O(flight_115_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_116_i_2
       (.I0(flight_112_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_116_reg_0),
        .O(flight_116_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_116_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_4),
        .O(flight_116_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_117_i_2
       (.I0(flight_112_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_117_reg_0),
        .O(flight_117_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_117_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_1),
        .O(flight_117_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_118_i_2
       (.I0(flight_112_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_118_reg_0),
        .O(flight_118_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_118_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_2),
        .O(flight_118_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_119_i_2
       (.I0(flight_112_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_119_reg_0),
        .O(flight_119_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_119_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_3),
        .O(flight_119_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_120_i_2
       (.I0(flight_112_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_120_reg_0),
        .O(flight_120_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_120_i_4
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [0]),
        .I3(saved_source[2]),
        .I4(\cdc_reg_reg[14] [1]),
        .I5(full_reg_4),
        .O(flight_120_i_4_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_121_i_2
       (.I0(flight_112_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_121_reg_0),
        .O(flight_121_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_121_i_3
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [0]),
        .I3(saved_source[2]),
        .I4(\cdc_reg_reg[14] [1]),
        .I5(full_reg_1),
        .O(flight_121_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_122_i_2
       (.I0(flight_112_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_122_reg_0),
        .O(flight_122_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_122_i_4
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [0]),
        .I3(saved_source[2]),
        .I4(\cdc_reg_reg[14] [1]),
        .I5(full_reg_2),
        .O(flight_122_i_4_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_123_i_2
       (.I0(flight_112_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_123_reg_0),
        .O(flight_123_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    flight_123_i_3
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [0]),
        .I3(saved_source[2]),
        .I4(\cdc_reg_reg[14] [1]),
        .I5(full_reg_3),
        .O(flight_123_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_124_i_2
       (.I0(flight_112_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_124_reg_0),
        .O(flight_124_reg));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    flight_124_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_4),
        .O(flight_124_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_125_i_2
       (.I0(flight_112_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_125_reg_0),
        .O(flight_125_reg));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    flight_125_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_1),
        .O(flight_125_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_126_i_2
       (.I0(flight_112_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_126_reg_0),
        .O(flight_126_reg));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    flight_126_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_2),
        .O(flight_126_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_127_i_2
       (.I0(flight_112_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_127_reg_0),
        .O(flight_127_reg));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    flight_127_i_3
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [1]),
        .I3(saved_source[1]),
        .I4(\cdc_reg_reg[14] [0]),
        .I5(full_reg_3),
        .O(flight_127_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_16_i_2
       (.I0(flight_16_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_16_reg_1),
        .O(flight_16_reg_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_17_i_3
       (.I0(flight_16_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_17_reg_0),
        .O(flight_17_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_18_i_3
       (.I0(flight_16_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_18_reg_0),
        .O(flight_18_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_19_i_2
       (.I0(flight_16_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_19_reg_0),
        .O(flight_19_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_20_i_2
       (.I0(flight_16_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_20_reg_0),
        .O(flight_20_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_21_i_2
       (.I0(flight_16_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_21_reg_0),
        .O(flight_21_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_22_i_2
       (.I0(flight_16_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_22_reg_0),
        .O(flight_22_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_23_i_2
       (.I0(flight_16_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_23_reg_0),
        .O(flight_23_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_24_i_2
       (.I0(flight_16_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_24_reg_0),
        .O(flight_24_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_25_i_2
       (.I0(flight_16_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_25_reg_0),
        .O(flight_25_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_26_i_2
       (.I0(flight_16_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_26_reg_0),
        .O(flight_26_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_27_i_2
       (.I0(flight_16_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_27_reg_0),
        .O(flight_27_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_28_i_2
       (.I0(flight_16_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_28_reg_0),
        .O(flight_28_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_29_i_2
       (.I0(flight_16_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_29_reg_0),
        .O(flight_29_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_30_i_2
       (.I0(flight_16_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_30_reg_0),
        .O(flight_30_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_31_i_2
       (.I0(flight_16_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_31_reg_0),
        .O(flight_31_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_32_i_2
       (.I0(flight_32_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_32_reg_1),
        .O(flight_32_reg_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_33_i_3
       (.I0(flight_32_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_33_reg_0),
        .O(flight_33_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_34_i_2
       (.I0(flight_32_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_34_reg_0),
        .O(flight_34_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_35_i_2
       (.I0(flight_32_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_35_reg_0),
        .O(flight_35_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_36_i_2
       (.I0(flight_32_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_36_reg_0),
        .O(flight_36_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_37_i_2
       (.I0(flight_32_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_37_reg_0),
        .O(flight_37_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_38_i_2
       (.I0(flight_32_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_38_reg_0),
        .O(flight_38_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_39_i_2
       (.I0(flight_32_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_39_reg_0),
        .O(flight_39_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_40_i_2
       (.I0(flight_32_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_40_reg_0),
        .O(flight_40_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_41_i_2
       (.I0(flight_32_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_41_reg_0),
        .O(flight_41_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_42_i_2
       (.I0(flight_32_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_42_reg_0),
        .O(flight_42_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_43_i_2
       (.I0(flight_32_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_43_reg_0),
        .O(flight_43_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_44_i_2
       (.I0(flight_32_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_44_reg_0),
        .O(flight_44_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_45_i_2
       (.I0(flight_32_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_45_reg_0),
        .O(flight_45_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_46_i_2
       (.I0(flight_32_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_46_reg_0),
        .O(flight_46_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_47_i_2
       (.I0(flight_32_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_47_reg_0),
        .O(flight_47_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_48_i_2
       (.I0(flight_48_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_48_reg_1),
        .O(flight_48_reg_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_49_i_2
       (.I0(flight_48_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_49_reg_0),
        .O(flight_49_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_50_i_2
       (.I0(flight_48_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_50_reg_0),
        .O(flight_50_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_51_i_2
       (.I0(flight_48_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_51_reg_0),
        .O(flight_51_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_52_i_2
       (.I0(flight_48_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_52_reg_0),
        .O(flight_52_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_53_i_2
       (.I0(flight_48_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_53_reg_0),
        .O(flight_53_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_54_i_2
       (.I0(flight_48_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_54_reg_0),
        .O(flight_54_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_55_i_2
       (.I0(flight_48_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_55_reg_0),
        .O(flight_55_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_56_i_2
       (.I0(flight_48_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_56_reg_0),
        .O(flight_56_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_57_i_2
       (.I0(flight_48_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_57_reg_0),
        .O(flight_57_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_58_i_2
       (.I0(flight_48_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_58_reg_0),
        .O(flight_58_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_59_i_2
       (.I0(flight_48_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_59_reg_0),
        .O(flight_59_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_60_i_2
       (.I0(flight_48_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_60_reg_0),
        .O(flight_60_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_61_i_2
       (.I0(flight_48_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_61_reg_0),
        .O(flight_61_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_62_i_2
       (.I0(flight_48_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_62_reg_0),
        .O(flight_62_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_63_i_2
       (.I0(flight_48_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_63_reg_0),
        .O(flight_63_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_64_i_2
       (.I0(flight_64_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_64_reg_1),
        .O(flight_64_reg_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_65_i_2
       (.I0(flight_64_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_65_reg_0),
        .O(flight_65_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_66_i_2
       (.I0(flight_64_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_66_reg_0),
        .O(flight_66_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_67_i_2
       (.I0(flight_64_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_67_reg_0),
        .O(flight_67_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_68_i_2
       (.I0(flight_64_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_68_reg_0),
        .O(flight_68_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_69_i_2
       (.I0(flight_64_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_69_reg_0),
        .O(flight_69_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_70_i_2
       (.I0(flight_64_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_70_reg_0),
        .O(flight_70_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_71_i_2
       (.I0(flight_64_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_71_reg_0),
        .O(flight_71_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_72_i_2
       (.I0(flight_64_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_72_reg_0),
        .O(flight_72_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_73_i_2
       (.I0(flight_64_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_73_reg_0),
        .O(flight_73_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_74_i_2
       (.I0(flight_64_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_74_reg_0),
        .O(flight_74_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_75_i_2
       (.I0(flight_64_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_75_reg_0),
        .O(flight_75_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_76_i_2
       (.I0(flight_64_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_76_reg_0),
        .O(flight_76_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_77_i_2
       (.I0(flight_64_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_77_reg_0),
        .O(flight_77_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_78_i_2
       (.I0(flight_64_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_78_reg_0),
        .O(flight_78_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_79_i_2
       (.I0(flight_64_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_79_reg_0),
        .O(flight_79_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_80_i_2
       (.I0(flight_80_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_80_reg_1),
        .O(flight_80_reg_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_81_i_2
       (.I0(flight_80_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_81_reg_0),
        .O(flight_81_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_82_i_2
       (.I0(flight_80_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_82_reg_0),
        .O(flight_82_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_83_i_2
       (.I0(flight_80_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_83_reg_0),
        .O(flight_83_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_84_i_2
       (.I0(flight_80_reg),
        .I1(flight_116_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_84_reg_0),
        .O(flight_84_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_85_i_2
       (.I0(flight_80_reg),
        .I1(flight_117_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_85_reg_0),
        .O(flight_85_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_86_i_2
       (.I0(flight_80_reg),
        .I1(flight_118_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_86_reg_0),
        .O(flight_86_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_87_i_2
       (.I0(flight_80_reg),
        .I1(flight_119_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_87_reg_0),
        .O(flight_87_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_88_i_2
       (.I0(flight_80_reg),
        .I1(flight_120_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_88_reg_0),
        .O(flight_88_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_89_i_2
       (.I0(flight_80_reg),
        .I1(flight_121_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_89_reg_0),
        .O(flight_89_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_90_i_2
       (.I0(flight_80_reg),
        .I1(flight_122_i_4_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_90_reg_0),
        .O(flight_90_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_91_i_2
       (.I0(flight_80_reg),
        .I1(flight_123_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_91_reg_0),
        .O(flight_91_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_92_i_2
       (.I0(flight_80_reg),
        .I1(flight_124_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_92_reg_0),
        .O(flight_92_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_93_i_2
       (.I0(flight_80_reg),
        .I1(flight_125_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_93_reg_0),
        .O(flight_93_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_94_i_2
       (.I0(flight_80_reg),
        .I1(flight_126_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_94_reg_0),
        .O(flight_94_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_95_i_2
       (.I0(flight_80_reg),
        .I1(flight_127_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_95_reg_0),
        .O(flight_95_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_96_i_2
       (.I0(flight_96_reg),
        .I1(flight_112_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_96_reg_1),
        .O(flight_96_reg_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_97_i_2
       (.I0(flight_96_reg),
        .I1(flight_113_i_7_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_97_reg_0),
        .O(flight_97_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_98_i_2
       (.I0(flight_96_reg),
        .I1(flight_114_i_5_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_98_reg_0),
        .O(flight_98_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    flight_99_i_2
       (.I0(flight_96_reg),
        .I1(flight_115_i_3_n_0),
        .I2(\stalls_id_6_reg[1] ),
        .I3(flight_99_reg_0),
        .O(flight_99_reg));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    full_i_1
       (.I0(\saved_address_reg[0]_0 ),
        .I1(full_reg_0),
        .I2(resetn),
        .I3(_a_repeater_io_repeat_T),
        .I4(\saved_source[5]_i_3_n_0 ),
        .O(full_i_1_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(full_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_axi4_0_araddr[29]_INST_0_i_2 
       (.I0(saved_address),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[29] [1]),
        .O(fixer_1_auto_in_a_bits_address[1]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \io_axi4_0_arid[0]_INST_0_i_21 
       (.I0(\cdc_reg_reg[14] [2]),
        .I1(saved_source[3]),
        .I2(\cdc_reg_reg[14] [3]),
        .I3(full_reg_0),
        .I4(saved_source[4]),
        .O(\a_first_counter_reg[2] ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \io_axi4_0_arid[0]_INST_0_i_24 
       (.I0(\cdc_reg_reg[14] [3]),
        .I1(saved_source[4]),
        .I2(\cdc_reg_reg[15] ),
        .I3(full_reg_0),
        .I4(saved_source[5]),
        .O(\saved_opcode_reg[2] ));
  FDRE \saved_address_reg[0] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[0]),
        .Q(\cam_a_0_bits_address_reg[31] [0]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[10] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[10]),
        .Q(\cam_a_0_bits_address_reg[31] [10]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[11] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[11]),
        .Q(\cam_a_0_bits_address_reg[31] [11]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[12] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[12]),
        .Q(\cam_a_0_bits_address_reg[31] [12]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[13] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[13]),
        .Q(\cam_a_0_bits_address_reg[31] [13]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[14] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[14]),
        .Q(\cam_a_0_bits_address_reg[31] [14]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[15] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[15]),
        .Q(\cam_a_0_bits_address_reg[31] [15]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[16] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[16]),
        .Q(\cam_a_0_bits_address_reg[31] [16]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[17] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[17]),
        .Q(\cam_a_0_bits_address_reg[31] [17]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[18] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[18]),
        .Q(\cam_a_0_bits_address_reg[31] [18]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[19] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[19]),
        .Q(\cam_a_0_bits_address_reg[31] [19]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[1] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[1]),
        .Q(\cam_a_0_bits_address_reg[31] [1]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[20] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[20]),
        .Q(\cam_a_0_bits_address_reg[31] [20]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[21] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[21]),
        .Q(\cam_a_0_bits_address_reg[31] [21]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[22] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[22]),
        .Q(\cam_a_0_bits_address_reg[31] [22]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[23] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[23]),
        .Q(\cam_a_0_bits_address_reg[31] [23]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[24] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[24]),
        .Q(\cam_a_0_bits_address_reg[31] [24]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[25] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[25]),
        .Q(\cam_a_0_bits_address_reg[31] [25]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[26] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[26]),
        .Q(\cam_a_0_bits_address_reg[31] [26]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[27] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[27]),
        .Q(\cam_a_0_bits_address_reg[31] [27]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[28] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[28]),
        .Q(\cam_a_0_bits_address_reg[31] [28]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[29] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[29]),
        .Q(saved_address),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[2] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[2]),
        .Q(\cam_a_0_bits_address_reg[31] [2]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[30] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[30]),
        .Q(\cam_a_0_bits_address_reg[31] [29]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[31] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[31]),
        .Q(\cam_a_0_bits_address_reg[31] [30]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[3] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[3]),
        .Q(\cam_a_0_bits_address_reg[31] [3]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[4] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[4]),
        .Q(\cam_a_0_bits_address_reg[31] [4]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[5] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[5]),
        .Q(\cam_a_0_bits_address_reg[31] [5]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[6] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[6]),
        .Q(\cam_a_0_bits_address_reg[31] [6]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[7] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[7]),
        .Q(\cam_a_0_bits_address_reg[31] [7]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[8] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[8]),
        .Q(\cam_a_0_bits_address_reg[31] [8]),
        .R(bypass_reg_rep));
  FDRE \saved_address_reg[9] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_address[9]),
        .Q(\cam_a_0_bits_address_reg[31] [9]),
        .R(bypass_reg_rep));
  FDRE \saved_size_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cdc_reg_reg[9] ),
        .Q(saved_size[0]),
        .R(1'b0));
  FDRE \saved_size_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cdc_reg_reg[10] ),
        .Q(\saved_size_reg[1]_0 ),
        .R(1'b0));
  FDRE \saved_size_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cdc_reg_reg[11] ),
        .Q(saved_size[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \saved_source[5]_i_2__0 
       (.I0(\saved_source[5]_i_3_n_0 ),
        .I1(fixer_1_auto_in_a_ready),
        .I2(full_reg_0),
        .I3(bypass_reg_rep_0),
        .O(\saved_address_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \saved_source[5]_i_3 
       (.I0(fixer_1_auto_in_a_bits_source[0]),
        .I1(a_repeater_io_repeat_counter[1]),
        .I2(\a_repeater_io_repeat_counter_reg[0] ),
        .I3(a_repeater_io_repeat_counter[0]),
        .I4(\saved_size_reg[2]_0 ),
        .O(\saved_source[5]_i_3_n_0 ));
  FDRE \saved_source_reg[0] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_source[0]),
        .Q(saved_source[0]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[1] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_source[1]),
        .Q(saved_source[1]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[2] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_source[2]),
        .Q(saved_source[2]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[3] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_source[3]),
        .Q(saved_source[3]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[4] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_source[4]),
        .Q(saved_source[4]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[5] 
       (.C(clk),
        .CE(\saved_address_reg[0]_0 ),
        .D(mbypass_auto_in_1_a_bits_source[5]),
        .Q(saved_source[5]),
        .R(bypass_reg_rep));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \stalls_id[1]_i_4 
       (.I0(saved_source[4]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [3]),
        .I3(saved_source[3]),
        .I4(\cdc_reg_reg[14] [2]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_16_reg));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \stalls_id_1[1]_i_4 
       (.I0(saved_source[3]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [2]),
        .I3(saved_source[4]),
        .I4(\cdc_reg_reg[14] [3]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_32_reg));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \stalls_id_2[1]_i_4 
       (.I0(saved_source[4]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [3]),
        .I3(saved_source[3]),
        .I4(\cdc_reg_reg[14] [2]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_48_reg));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \stalls_id_3[1]_i_6 
       (.I0(saved_source[4]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [3]),
        .I3(saved_source[3]),
        .I4(\cdc_reg_reg[14] [2]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_64_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \stalls_id_4[1]_i_4 
       (.I0(saved_source[4]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [3]),
        .I3(saved_source[3]),
        .I4(\cdc_reg_reg[14] [2]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_80_reg));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \stalls_id_5[1]_i_4 
       (.I0(saved_source[3]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [2]),
        .I3(saved_source[4]),
        .I4(\cdc_reg_reg[14] [3]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_96_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_6[0]_i_11 
       (.I0(saved_address),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[29] [1]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \stalls_id_6[0]_i_7 
       (.I0(fixer_1_auto_in_a_bits_address[1]),
        .O(\stalls_id_5_reg[0] ));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \stalls_id_6[1]_i_7 
       (.I0(saved_source[4]),
        .I1(full_reg_0),
        .I2(\cdc_reg_reg[14] [3]),
        .I3(saved_source[3]),
        .I4(\cdc_reg_reg[14] [2]),
        .I5(fixer_1_auto_in_a_bits_source[1]),
        .O(flight_112_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_2
   (\ram_source_reg[0] ,
    repeat_count_reg,
    \ram_opcode_reg[0] ,
    d_io_deq_bits_denied,
    \elts_1_beats_reg[0] ,
    \counter_3_reg[2] ,
    \counter_3_reg[0] ,
    \ram_size_reg[1] ,
    \ram_size_reg[0] ,
    \ram_opcode_reg[2] ,
    \ram_data_reg[31] ,
    \ram_data_reg[31]_0 ,
    \ram_data_reg[31]_1 ,
    chiplink_auto_mbypass_out_d_bits_denied,
    chiplink_auto_mbypass_out_d_bits_size,
    \ram_source_reg[5] ,
    repeat_count_reg_0,
    \counter_3_reg[2]_0 ,
    \ram_param_reg[1] ,
    atomics_auto_in_d_bits_denied,
    clk,
    full_reg_0,
    bypass_reg_rep,
    maybe_full,
    state_0_reg,
    repeat_count_reg_1,
    ram_denied,
    xbar_auto_in_d_bits_size,
    \ram_size_reg[2] ,
    xbar_auto_in_d_bits_source,
    d_replace,
    xbar_auto_in_d_bits_opcode,
    \cam_d_0_data_reg[0] ,
    io_axi4_0_rdata,
    muxStateEarly_0,
    \cam_d_0_data_reg[1] ,
    \cam_d_0_data_reg[2] ,
    \cam_d_0_data_reg[3] ,
    \cam_d_0_data_reg[4] ,
    \cam_d_0_data_reg[5] ,
    \cam_d_0_data_reg[6] ,
    indexes_lo_7,
    \cam_d_0_data_reg[8] ,
    \cam_d_0_data_reg[9] ,
    \cam_d_0_data_reg[10] ,
    \cam_d_0_data_reg[11] ,
    \cam_d_0_data_reg[12] ,
    \cam_d_0_data_reg[13] ,
    \cam_d_0_data_reg[14] ,
    indexes_lo_15,
    \cam_d_0_data_reg[16] ,
    \cam_d_0_data_reg[17] ,
    \cam_d_0_data_reg[18] ,
    \cam_d_0_data_reg[19] ,
    \cam_d_0_data_reg[20] ,
    \cam_d_0_data_reg[21] ,
    \cam_d_0_data_reg[22] ,
    indexes_lo_23,
    \cam_d_0_data_reg[24] ,
    \cam_d_0_data_reg[25] ,
    \cam_d_0_data_reg[26] ,
    \cam_d_0_data_reg[27] ,
    \cam_d_0_data_reg[28] ,
    \cam_d_0_data_reg[29] ,
    \cam_d_0_data_reg[30] ,
    indexes_lo_31,
    \cam_d_0_data_reg[32] ,
    \cam_d_0_data_reg[33] ,
    \cam_d_0_data_reg[34] ,
    \cam_d_0_data_reg[35] ,
    \cam_d_0_data_reg[36] ,
    \cam_d_0_data_reg[37] ,
    \cam_d_0_data_reg[38] ,
    indexes_lo_39,
    \cam_d_0_data_reg[40] ,
    \cam_d_0_data_reg[41] ,
    \cam_d_0_data_reg[42] ,
    \cam_d_0_data_reg[43] ,
    \cam_d_0_data_reg[44] ,
    \cam_d_0_data_reg[45] ,
    \cam_d_0_data_reg[46] ,
    indexes_lo_47,
    \cam_d_0_data_reg[48] ,
    \cam_d_0_data_reg[49] ,
    \cam_d_0_data_reg[50] ,
    \cam_d_0_data_reg[51] ,
    \cam_d_0_data_reg[52] ,
    \cam_d_0_data_reg[53] ,
    \cam_d_0_data_reg[54] ,
    indexes_lo_55,
    \cam_d_0_data_reg[56] ,
    \cam_d_0_data_reg[57] ,
    \cam_d_0_data_reg[58] ,
    \cam_d_0_data_reg[59] ,
    \cam_d_0_data_reg[60] ,
    \cam_d_0_data_reg[61] ,
    \cam_d_0_data_reg[62] ,
    \cam_d_0_data_reg[63] ,
    repeat_sel_sel_sources_3,
    repeat_sel_sel_sources_2,
    repeat_sel_sel_sources_1,
    repeat_sel_sel_sources_0,
    repeat_sel_sel_sources_7,
    repeat_sel_sel_sources_6,
    repeat_sel_sel_sources_5,
    repeat_sel_sel_sources_4,
    repeat_sel_sel_sources_11,
    repeat_sel_sel_sources_10,
    repeat_sel_sel_sources_9,
    repeat_sel_sel_sources_8,
    repeat_sel_sel_sources_15,
    repeat_sel_sel_sources_14,
    repeat_sel_sel_sources_13,
    repeat_sel_sel_sources_12,
    repeat_sel_sel_sources_19,
    repeat_sel_sel_sources_18,
    repeat_sel_sel_sources_17,
    repeat_sel_sel_sources_16,
    repeat_sel_sel_sources_23,
    repeat_sel_sel_sources_22,
    repeat_sel_sel_sources_21,
    repeat_sel_sel_sources_20,
    repeat_sel_sel_sources_27,
    repeat_sel_sel_sources_26,
    repeat_sel_sel_sources_25,
    repeat_sel_sel_sources_24,
    repeat_sel_sel_sources_31,
    repeat_sel_sel_sources_30,
    repeat_sel_sel_sources_29,
    repeat_sel_sel_sources_28,
    repeat_sel_sel_sources_35,
    repeat_sel_sel_sources_34,
    repeat_sel_sel_sources_33,
    repeat_sel_sel_sources_32,
    repeat_sel_sel_sources_39,
    repeat_sel_sel_sources_38,
    repeat_sel_sel_sources_37,
    repeat_sel_sel_sources_36,
    repeat_sel_sel_sources_43,
    repeat_sel_sel_sources_42,
    repeat_sel_sel_sources_41,
    repeat_sel_sel_sources_40,
    repeat_sel_sel_sources_47,
    repeat_sel_sel_sources_46,
    repeat_sel_sel_sources_45,
    repeat_sel_sel_sources_44,
    repeat_sel_sel_sources_51,
    repeat_sel_sel_sources_50,
    repeat_sel_sel_sources_49,
    repeat_sel_sel_sources_48,
    repeat_sel_sel_sources_55,
    repeat_sel_sel_sources_54,
    repeat_sel_sel_sources_53,
    repeat_sel_sel_sources_52,
    repeat_sel_sel_sources_59,
    repeat_sel_sel_sources_58,
    repeat_sel_sel_sources_57,
    repeat_sel_sel_sources_56,
    repeat_sel_sel_sources_63,
    repeat_sel_sel_sources_62,
    repeat_sel_sel_sources_61,
    repeat_sel_sel_sources_60,
    resetn,
    full_reg_1,
    \counter_3_reg[3] ,
    \counter_3_reg[1] ,
    \ram_opcode_reg[1] ,
    \ram_param_reg[1]_0 ,
    \cam_d_0_data_reg[63]_0 );
  output \ram_source_reg[0] ;
  output repeat_count_reg;
  output \ram_opcode_reg[0] ;
  output d_io_deq_bits_denied;
  output [0:0]\elts_1_beats_reg[0] ;
  output \counter_3_reg[2] ;
  output \counter_3_reg[0] ;
  output \ram_size_reg[1] ;
  output \ram_size_reg[0] ;
  output [1:0]\ram_opcode_reg[2] ;
  output [31:0]\ram_data_reg[31] ;
  output [29:0]\ram_data_reg[31]_0 ;
  output \ram_data_reg[31]_1 ;
  output chiplink_auto_mbypass_out_d_bits_denied;
  output [0:0]chiplink_auto_mbypass_out_d_bits_size;
  output [5:0]\ram_source_reg[5] ;
  output repeat_count_reg_0;
  output [0:0]\counter_3_reg[2]_0 ;
  output [1:0]\ram_param_reg[1] ;
  input atomics_auto_in_d_bits_denied;
  input clk;
  input full_reg_0;
  input bypass_reg_rep;
  input maybe_full;
  input state_0_reg;
  input repeat_count_reg_1;
  input ram_denied;
  input [2:0]xbar_auto_in_d_bits_size;
  input [0:0]\ram_size_reg[2] ;
  input [6:0]xbar_auto_in_d_bits_source;
  input d_replace;
  input [2:0]xbar_auto_in_d_bits_opcode;
  input [0:0]\cam_d_0_data_reg[0] ;
  input [63:0]io_axi4_0_rdata;
  input muxStateEarly_0;
  input [0:0]\cam_d_0_data_reg[1] ;
  input [0:0]\cam_d_0_data_reg[2] ;
  input [0:0]\cam_d_0_data_reg[3] ;
  input [0:0]\cam_d_0_data_reg[4] ;
  input [0:0]\cam_d_0_data_reg[5] ;
  input [0:0]\cam_d_0_data_reg[6] ;
  input indexes_lo_7;
  input [0:0]\cam_d_0_data_reg[8] ;
  input [0:0]\cam_d_0_data_reg[9] ;
  input [0:0]\cam_d_0_data_reg[10] ;
  input [0:0]\cam_d_0_data_reg[11] ;
  input [0:0]\cam_d_0_data_reg[12] ;
  input [0:0]\cam_d_0_data_reg[13] ;
  input [0:0]\cam_d_0_data_reg[14] ;
  input indexes_lo_15;
  input [0:0]\cam_d_0_data_reg[16] ;
  input [0:0]\cam_d_0_data_reg[17] ;
  input [0:0]\cam_d_0_data_reg[18] ;
  input [0:0]\cam_d_0_data_reg[19] ;
  input [0:0]\cam_d_0_data_reg[20] ;
  input [0:0]\cam_d_0_data_reg[21] ;
  input [0:0]\cam_d_0_data_reg[22] ;
  input indexes_lo_23;
  input [0:0]\cam_d_0_data_reg[24] ;
  input [0:0]\cam_d_0_data_reg[25] ;
  input [0:0]\cam_d_0_data_reg[26] ;
  input [0:0]\cam_d_0_data_reg[27] ;
  input [0:0]\cam_d_0_data_reg[28] ;
  input [0:0]\cam_d_0_data_reg[29] ;
  input [0:0]\cam_d_0_data_reg[30] ;
  input indexes_lo_31;
  input [0:0]\cam_d_0_data_reg[32] ;
  input [0:0]\cam_d_0_data_reg[33] ;
  input [0:0]\cam_d_0_data_reg[34] ;
  input [0:0]\cam_d_0_data_reg[35] ;
  input [0:0]\cam_d_0_data_reg[36] ;
  input [0:0]\cam_d_0_data_reg[37] ;
  input [0:0]\cam_d_0_data_reg[38] ;
  input indexes_lo_39;
  input [0:0]\cam_d_0_data_reg[40] ;
  input [0:0]\cam_d_0_data_reg[41] ;
  input [0:0]\cam_d_0_data_reg[42] ;
  input [0:0]\cam_d_0_data_reg[43] ;
  input [0:0]\cam_d_0_data_reg[44] ;
  input [0:0]\cam_d_0_data_reg[45] ;
  input [0:0]\cam_d_0_data_reg[46] ;
  input indexes_lo_47;
  input [0:0]\cam_d_0_data_reg[48] ;
  input [0:0]\cam_d_0_data_reg[49] ;
  input [0:0]\cam_d_0_data_reg[50] ;
  input [0:0]\cam_d_0_data_reg[51] ;
  input [0:0]\cam_d_0_data_reg[52] ;
  input [0:0]\cam_d_0_data_reg[53] ;
  input [0:0]\cam_d_0_data_reg[54] ;
  input indexes_lo_55;
  input [0:0]\cam_d_0_data_reg[56] ;
  input [0:0]\cam_d_0_data_reg[57] ;
  input [0:0]\cam_d_0_data_reg[58] ;
  input [0:0]\cam_d_0_data_reg[59] ;
  input [0:0]\cam_d_0_data_reg[60] ;
  input [0:0]\cam_d_0_data_reg[61] ;
  input [0:0]\cam_d_0_data_reg[62] ;
  input [0:0]\cam_d_0_data_reg[63] ;
  input repeat_sel_sel_sources_3;
  input repeat_sel_sel_sources_2;
  input repeat_sel_sel_sources_1;
  input repeat_sel_sel_sources_0;
  input repeat_sel_sel_sources_7;
  input repeat_sel_sel_sources_6;
  input repeat_sel_sel_sources_5;
  input repeat_sel_sel_sources_4;
  input repeat_sel_sel_sources_11;
  input repeat_sel_sel_sources_10;
  input repeat_sel_sel_sources_9;
  input repeat_sel_sel_sources_8;
  input repeat_sel_sel_sources_15;
  input repeat_sel_sel_sources_14;
  input repeat_sel_sel_sources_13;
  input repeat_sel_sel_sources_12;
  input repeat_sel_sel_sources_19;
  input repeat_sel_sel_sources_18;
  input repeat_sel_sel_sources_17;
  input repeat_sel_sel_sources_16;
  input repeat_sel_sel_sources_23;
  input repeat_sel_sel_sources_22;
  input repeat_sel_sel_sources_21;
  input repeat_sel_sel_sources_20;
  input repeat_sel_sel_sources_27;
  input repeat_sel_sel_sources_26;
  input repeat_sel_sel_sources_25;
  input repeat_sel_sel_sources_24;
  input repeat_sel_sel_sources_31;
  input repeat_sel_sel_sources_30;
  input repeat_sel_sel_sources_29;
  input repeat_sel_sel_sources_28;
  input repeat_sel_sel_sources_35;
  input repeat_sel_sel_sources_34;
  input repeat_sel_sel_sources_33;
  input repeat_sel_sel_sources_32;
  input repeat_sel_sel_sources_39;
  input repeat_sel_sel_sources_38;
  input repeat_sel_sel_sources_37;
  input repeat_sel_sel_sources_36;
  input repeat_sel_sel_sources_43;
  input repeat_sel_sel_sources_42;
  input repeat_sel_sel_sources_41;
  input repeat_sel_sel_sources_40;
  input repeat_sel_sel_sources_47;
  input repeat_sel_sel_sources_46;
  input repeat_sel_sel_sources_45;
  input repeat_sel_sel_sources_44;
  input repeat_sel_sel_sources_51;
  input repeat_sel_sel_sources_50;
  input repeat_sel_sel_sources_49;
  input repeat_sel_sel_sources_48;
  input repeat_sel_sel_sources_55;
  input repeat_sel_sel_sources_54;
  input repeat_sel_sel_sources_53;
  input repeat_sel_sel_sources_52;
  input repeat_sel_sel_sources_59;
  input repeat_sel_sel_sources_58;
  input repeat_sel_sel_sources_57;
  input repeat_sel_sel_sources_56;
  input repeat_sel_sel_sources_63;
  input repeat_sel_sel_sources_62;
  input repeat_sel_sel_sources_61;
  input repeat_sel_sel_sources_60;
  input resetn;
  input full_reg_1;
  input [1:0]\counter_3_reg[3] ;
  input \counter_3_reg[1] ;
  input [2:0]\ram_opcode_reg[1] ;
  input [1:0]\ram_param_reg[1]_0 ;
  input [31:0]\cam_d_0_data_reg[63]_0 ;

  wire atomics_auto_in_d_bits_denied;
  wire bypass_reg_rep;
  wire [0:0]\cam_d_0_data_reg[0] ;
  wire [0:0]\cam_d_0_data_reg[10] ;
  wire [0:0]\cam_d_0_data_reg[11] ;
  wire [0:0]\cam_d_0_data_reg[12] ;
  wire [0:0]\cam_d_0_data_reg[13] ;
  wire [0:0]\cam_d_0_data_reg[14] ;
  wire [0:0]\cam_d_0_data_reg[16] ;
  wire [0:0]\cam_d_0_data_reg[17] ;
  wire [0:0]\cam_d_0_data_reg[18] ;
  wire [0:0]\cam_d_0_data_reg[19] ;
  wire [0:0]\cam_d_0_data_reg[1] ;
  wire [0:0]\cam_d_0_data_reg[20] ;
  wire [0:0]\cam_d_0_data_reg[21] ;
  wire [0:0]\cam_d_0_data_reg[22] ;
  wire [0:0]\cam_d_0_data_reg[24] ;
  wire [0:0]\cam_d_0_data_reg[25] ;
  wire [0:0]\cam_d_0_data_reg[26] ;
  wire [0:0]\cam_d_0_data_reg[27] ;
  wire [0:0]\cam_d_0_data_reg[28] ;
  wire [0:0]\cam_d_0_data_reg[29] ;
  wire [0:0]\cam_d_0_data_reg[2] ;
  wire [0:0]\cam_d_0_data_reg[30] ;
  wire [0:0]\cam_d_0_data_reg[32] ;
  wire [0:0]\cam_d_0_data_reg[33] ;
  wire [0:0]\cam_d_0_data_reg[34] ;
  wire [0:0]\cam_d_0_data_reg[35] ;
  wire [0:0]\cam_d_0_data_reg[36] ;
  wire [0:0]\cam_d_0_data_reg[37] ;
  wire [0:0]\cam_d_0_data_reg[38] ;
  wire [0:0]\cam_d_0_data_reg[3] ;
  wire [0:0]\cam_d_0_data_reg[40] ;
  wire [0:0]\cam_d_0_data_reg[41] ;
  wire [0:0]\cam_d_0_data_reg[42] ;
  wire [0:0]\cam_d_0_data_reg[43] ;
  wire [0:0]\cam_d_0_data_reg[44] ;
  wire [0:0]\cam_d_0_data_reg[45] ;
  wire [0:0]\cam_d_0_data_reg[46] ;
  wire [0:0]\cam_d_0_data_reg[48] ;
  wire [0:0]\cam_d_0_data_reg[49] ;
  wire [0:0]\cam_d_0_data_reg[4] ;
  wire [0:0]\cam_d_0_data_reg[50] ;
  wire [0:0]\cam_d_0_data_reg[51] ;
  wire [0:0]\cam_d_0_data_reg[52] ;
  wire [0:0]\cam_d_0_data_reg[53] ;
  wire [0:0]\cam_d_0_data_reg[54] ;
  wire [0:0]\cam_d_0_data_reg[56] ;
  wire [0:0]\cam_d_0_data_reg[57] ;
  wire [0:0]\cam_d_0_data_reg[58] ;
  wire [0:0]\cam_d_0_data_reg[59] ;
  wire [0:0]\cam_d_0_data_reg[5] ;
  wire [0:0]\cam_d_0_data_reg[60] ;
  wire [0:0]\cam_d_0_data_reg[61] ;
  wire [0:0]\cam_d_0_data_reg[62] ;
  wire [0:0]\cam_d_0_data_reg[63] ;
  wire [31:0]\cam_d_0_data_reg[63]_0 ;
  wire [0:0]\cam_d_0_data_reg[6] ;
  wire [0:0]\cam_d_0_data_reg[8] ;
  wire [0:0]\cam_d_0_data_reg[9] ;
  wire chiplink_auto_mbypass_out_d_bits_denied;
  wire [0:0]chiplink_auto_mbypass_out_d_bits_size;
  wire clk;
  wire \counter_3_reg[0] ;
  wire \counter_3_reg[1] ;
  wire \counter_3_reg[2] ;
  wire [0:0]\counter_3_reg[2]_0 ;
  wire [1:0]\counter_3_reg[3] ;
  wire d_io_deq_bits_denied;
  wire d_replace;
  wire [0:0]\elts_1_beats_reg[0] ;
  wire full_reg_0;
  wire full_reg_1;
  wire indexes_lo_15;
  wire indexes_lo_23;
  wire indexes_lo_31;
  wire indexes_lo_39;
  wire indexes_lo_47;
  wire indexes_lo_55;
  wire indexes_lo_7;
  wire [63:0]io_axi4_0_rdata;
  wire maybe_full;
  wire muxStateEarly_0;
  wire \ram_data[31]_i_10_n_0 ;
  wire \ram_data[31]_i_11_n_0 ;
  wire \ram_data[31]_i_12_n_0 ;
  wire \ram_data[31]_i_13_n_0 ;
  wire \ram_data[31]_i_14_n_0 ;
  wire \ram_data[31]_i_15_n_0 ;
  wire \ram_data[31]_i_16_n_0 ;
  wire \ram_data[31]_i_17_n_0 ;
  wire \ram_data[31]_i_18_n_0 ;
  wire \ram_data[31]_i_19_n_0 ;
  wire \ram_data[31]_i_20_n_0 ;
  wire \ram_data[31]_i_21_n_0 ;
  wire \ram_data[31]_i_22_n_0 ;
  wire \ram_data[31]_i_23_n_0 ;
  wire \ram_data[31]_i_24_n_0 ;
  wire \ram_data[31]_i_25_n_0 ;
  wire \ram_data[31]_i_4_n_0 ;
  wire \ram_data[31]_i_5_n_0 ;
  wire \ram_data[31]_i_6_n_0 ;
  wire \ram_data[31]_i_7_n_0 ;
  wire \ram_data[31]_i_8_n_0 ;
  wire \ram_data[31]_i_9_n_0 ;
  wire [31:0]\ram_data_reg[31] ;
  wire [29:0]\ram_data_reg[31]_0 ;
  wire \ram_data_reg[31]_1 ;
  wire ram_denied;
  wire \ram_opcode_reg[0] ;
  wire [2:0]\ram_opcode_reg[1] ;
  wire [1:0]\ram_opcode_reg[2] ;
  wire [1:0]\ram_param_reg[1] ;
  wire [1:0]\ram_param_reg[1]_0 ;
  wire \ram_size_reg[0] ;
  wire \ram_size_reg[1] ;
  wire [0:0]\ram_size_reg[2] ;
  wire \ram_source_reg[0] ;
  wire [5:0]\ram_source_reg[5] ;
  wire [44:34]repeat_bundleIn_0_d_bits_data_mux_0;
  wire repeat_count_reg;
  wire repeat_count_reg_0;
  wire repeat_count_reg_1;
  wire repeat_sel_sel_sources_0;
  wire repeat_sel_sel_sources_1;
  wire repeat_sel_sel_sources_10;
  wire repeat_sel_sel_sources_11;
  wire repeat_sel_sel_sources_12;
  wire repeat_sel_sel_sources_13;
  wire repeat_sel_sel_sources_14;
  wire repeat_sel_sel_sources_15;
  wire repeat_sel_sel_sources_16;
  wire repeat_sel_sel_sources_17;
  wire repeat_sel_sel_sources_18;
  wire repeat_sel_sel_sources_19;
  wire repeat_sel_sel_sources_2;
  wire repeat_sel_sel_sources_20;
  wire repeat_sel_sel_sources_21;
  wire repeat_sel_sel_sources_22;
  wire repeat_sel_sel_sources_23;
  wire repeat_sel_sel_sources_24;
  wire repeat_sel_sel_sources_25;
  wire repeat_sel_sel_sources_26;
  wire repeat_sel_sel_sources_27;
  wire repeat_sel_sel_sources_28;
  wire repeat_sel_sel_sources_29;
  wire repeat_sel_sel_sources_3;
  wire repeat_sel_sel_sources_30;
  wire repeat_sel_sel_sources_31;
  wire repeat_sel_sel_sources_32;
  wire repeat_sel_sel_sources_33;
  wire repeat_sel_sel_sources_34;
  wire repeat_sel_sel_sources_35;
  wire repeat_sel_sel_sources_36;
  wire repeat_sel_sel_sources_37;
  wire repeat_sel_sel_sources_38;
  wire repeat_sel_sel_sources_39;
  wire repeat_sel_sel_sources_4;
  wire repeat_sel_sel_sources_40;
  wire repeat_sel_sel_sources_41;
  wire repeat_sel_sel_sources_42;
  wire repeat_sel_sel_sources_43;
  wire repeat_sel_sel_sources_44;
  wire repeat_sel_sel_sources_45;
  wire repeat_sel_sel_sources_46;
  wire repeat_sel_sel_sources_47;
  wire repeat_sel_sel_sources_48;
  wire repeat_sel_sel_sources_49;
  wire repeat_sel_sel_sources_5;
  wire repeat_sel_sel_sources_50;
  wire repeat_sel_sel_sources_51;
  wire repeat_sel_sel_sources_52;
  wire repeat_sel_sel_sources_53;
  wire repeat_sel_sel_sources_54;
  wire repeat_sel_sel_sources_55;
  wire repeat_sel_sel_sources_56;
  wire repeat_sel_sel_sources_57;
  wire repeat_sel_sel_sources_58;
  wire repeat_sel_sel_sources_59;
  wire repeat_sel_sel_sources_6;
  wire repeat_sel_sel_sources_60;
  wire repeat_sel_sel_sources_61;
  wire repeat_sel_sel_sources_62;
  wire repeat_sel_sel_sources_63;
  wire repeat_sel_sel_sources_7;
  wire repeat_sel_sel_sources_8;
  wire repeat_sel_sel_sources_9;
  wire resetn;
  wire [63:32]saved_data;
  wire saved_denied;
  wire [2:0]saved_opcode;
  wire \saved_opcode[2]_i_1_n_0 ;
  wire [2:0]saved_size;
  wire [5:0]saved_source;
  wire state_0_reg;
  wire [2:0]xbar_auto_in_d_bits_opcode;
  wire [2:0]xbar_auto_in_d_bits_size;
  wire [6:0]xbar_auto_in_d_bits_source;

  LUT6 #(
    .INIT(64'hF8FFF88800000000)) 
    \counter_3[0]_i_2__0 
       (.I0(\ram_size_reg[1] ),
        .I1(\ram_size_reg[0] ),
        .I2(saved_size[2]),
        .I3(\ram_source_reg[0] ),
        .I4(xbar_auto_in_d_bits_size[2]),
        .I5(\ram_opcode_reg[0] ),
        .O(\counter_3_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFA8)) 
    \counter_3[2]_i_1__0 
       (.I0(\counter_3_reg[2] ),
        .I1(\ram_size_reg[0] ),
        .I2(\ram_size_reg[1] ),
        .I3(\counter_3_reg[3] [1]),
        .I4(\counter_3_reg[3] [0]),
        .I5(\counter_3_reg[1] ),
        .O(\counter_3_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \counter_3[3]_i_4__0 
       (.I0(saved_size[2]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_size[2]),
        .I3(\ram_opcode_reg[0] ),
        .O(\counter_3_reg[2] ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \d_last_counter[1]_i_2 
       (.I0(saved_size[2]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_size[2]),
        .I3(\ram_size_reg[2] ),
        .I4(maybe_full),
        .O(\elts_1_beats_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \elts_1_data[8]_i_2__0 
       (.I0(saved_denied),
        .I1(\ram_source_reg[0] ),
        .I2(atomics_auto_in_d_bits_denied),
        .I3(ram_denied),
        .I4(maybe_full),
        .O(d_io_deq_bits_denied));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_reg_0),
        .Q(\ram_source_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[0]_i_1 
       (.I0(\ram_data_reg[31]_0 [0]),
        .I1(\cam_d_0_data_reg[0] ),
        .I2(io_axi4_0_rdata[0]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[0]_i_2 
       (.I0(saved_data[32]),
        .I1(\cam_d_0_data_reg[32] ),
        .I2(io_axi4_0_rdata[32]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[10]_i_1 
       (.I0(\ram_data_reg[31]_0 [9]),
        .I1(\cam_d_0_data_reg[10] ),
        .I2(io_axi4_0_rdata[10]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[10]_i_2 
       (.I0(saved_data[42]),
        .I1(\cam_d_0_data_reg[42] ),
        .I2(io_axi4_0_rdata[42]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[11]_i_1 
       (.I0(\ram_data_reg[31]_0 [10]),
        .I1(\cam_d_0_data_reg[11] ),
        .I2(io_axi4_0_rdata[11]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[11]_i_2 
       (.I0(saved_data[43]),
        .I1(\cam_d_0_data_reg[43] ),
        .I2(io_axi4_0_rdata[43]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[12]_i_1 
       (.I0(repeat_bundleIn_0_d_bits_data_mux_0[44]),
        .I1(\cam_d_0_data_reg[12] ),
        .I2(io_axi4_0_rdata[12]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[12]_i_2 
       (.I0(saved_data[44]),
        .I1(\cam_d_0_data_reg[44] ),
        .I2(io_axi4_0_rdata[44]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(repeat_bundleIn_0_d_bits_data_mux_0[44]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[13]_i_1 
       (.I0(\ram_data_reg[31]_0 [11]),
        .I1(\cam_d_0_data_reg[13] ),
        .I2(io_axi4_0_rdata[13]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[13]_i_2 
       (.I0(saved_data[45]),
        .I1(\cam_d_0_data_reg[45] ),
        .I2(io_axi4_0_rdata[45]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[14]_i_1 
       (.I0(\ram_data_reg[31]_0 [12]),
        .I1(\cam_d_0_data_reg[14] ),
        .I2(io_axi4_0_rdata[14]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[14]_i_2 
       (.I0(saved_data[46]),
        .I1(\cam_d_0_data_reg[46] ),
        .I2(io_axi4_0_rdata[46]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[15]_i_1 
       (.I0(\ram_data_reg[31]_0 [13]),
        .I1(indexes_lo_15),
        .I2(io_axi4_0_rdata[15]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[15]_i_2 
       (.I0(saved_data[47]),
        .I1(indexes_lo_47),
        .I2(io_axi4_0_rdata[47]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[16]_i_1 
       (.I0(\ram_data_reg[31]_0 [14]),
        .I1(\cam_d_0_data_reg[16] ),
        .I2(io_axi4_0_rdata[16]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[16]_i_2 
       (.I0(saved_data[48]),
        .I1(\cam_d_0_data_reg[48] ),
        .I2(io_axi4_0_rdata[48]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[17]_i_1 
       (.I0(\ram_data_reg[31]_0 [15]),
        .I1(\cam_d_0_data_reg[17] ),
        .I2(io_axi4_0_rdata[17]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[17]_i_2 
       (.I0(saved_data[49]),
        .I1(\cam_d_0_data_reg[49] ),
        .I2(io_axi4_0_rdata[49]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[18]_i_1 
       (.I0(\ram_data_reg[31]_0 [16]),
        .I1(\cam_d_0_data_reg[18] ),
        .I2(io_axi4_0_rdata[18]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[18]_i_2 
       (.I0(saved_data[50]),
        .I1(\cam_d_0_data_reg[50] ),
        .I2(io_axi4_0_rdata[50]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[19]_i_1 
       (.I0(\ram_data_reg[31]_0 [17]),
        .I1(\cam_d_0_data_reg[19] ),
        .I2(io_axi4_0_rdata[19]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[19]_i_2 
       (.I0(saved_data[51]),
        .I1(\cam_d_0_data_reg[51] ),
        .I2(io_axi4_0_rdata[51]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[1]_i_1 
       (.I0(\ram_data_reg[31]_0 [1]),
        .I1(\cam_d_0_data_reg[1] ),
        .I2(io_axi4_0_rdata[1]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[1]_i_2 
       (.I0(saved_data[33]),
        .I1(\cam_d_0_data_reg[33] ),
        .I2(io_axi4_0_rdata[33]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[20]_i_1 
       (.I0(\ram_data_reg[31]_0 [18]),
        .I1(\cam_d_0_data_reg[20] ),
        .I2(io_axi4_0_rdata[20]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[20]_i_2 
       (.I0(saved_data[52]),
        .I1(\cam_d_0_data_reg[52] ),
        .I2(io_axi4_0_rdata[52]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[21]_i_1 
       (.I0(\ram_data_reg[31]_0 [19]),
        .I1(\cam_d_0_data_reg[21] ),
        .I2(io_axi4_0_rdata[21]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[21]_i_2 
       (.I0(saved_data[53]),
        .I1(\cam_d_0_data_reg[53] ),
        .I2(io_axi4_0_rdata[53]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[22]_i_1 
       (.I0(\ram_data_reg[31]_0 [20]),
        .I1(\cam_d_0_data_reg[22] ),
        .I2(io_axi4_0_rdata[22]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[22]_i_2 
       (.I0(saved_data[54]),
        .I1(\cam_d_0_data_reg[54] ),
        .I2(io_axi4_0_rdata[54]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[23]_i_1 
       (.I0(\ram_data_reg[31]_0 [21]),
        .I1(indexes_lo_23),
        .I2(io_axi4_0_rdata[23]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[23]_i_2 
       (.I0(saved_data[55]),
        .I1(indexes_lo_55),
        .I2(io_axi4_0_rdata[55]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[24]_i_1 
       (.I0(\ram_data_reg[31]_0 [22]),
        .I1(\cam_d_0_data_reg[24] ),
        .I2(io_axi4_0_rdata[24]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[24]_i_2 
       (.I0(saved_data[56]),
        .I1(\cam_d_0_data_reg[56] ),
        .I2(io_axi4_0_rdata[56]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[25]_i_1 
       (.I0(\ram_data_reg[31]_0 [23]),
        .I1(\cam_d_0_data_reg[25] ),
        .I2(io_axi4_0_rdata[25]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[25]_i_2 
       (.I0(saved_data[57]),
        .I1(\cam_d_0_data_reg[57] ),
        .I2(io_axi4_0_rdata[57]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[26]_i_1 
       (.I0(\ram_data_reg[31]_0 [24]),
        .I1(\cam_d_0_data_reg[26] ),
        .I2(io_axi4_0_rdata[26]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[26]_i_2 
       (.I0(saved_data[58]),
        .I1(\cam_d_0_data_reg[58] ),
        .I2(io_axi4_0_rdata[58]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[27]_i_1 
       (.I0(\ram_data_reg[31]_0 [25]),
        .I1(\cam_d_0_data_reg[27] ),
        .I2(io_axi4_0_rdata[27]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[27]_i_2 
       (.I0(saved_data[59]),
        .I1(\cam_d_0_data_reg[59] ),
        .I2(io_axi4_0_rdata[59]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[28]_i_1 
       (.I0(\ram_data_reg[31]_0 [26]),
        .I1(\cam_d_0_data_reg[28] ),
        .I2(io_axi4_0_rdata[28]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[28]_i_2 
       (.I0(saved_data[60]),
        .I1(\cam_d_0_data_reg[60] ),
        .I2(io_axi4_0_rdata[60]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[29]_i_1 
       (.I0(\ram_data_reg[31]_0 [27]),
        .I1(\cam_d_0_data_reg[29] ),
        .I2(io_axi4_0_rdata[29]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[29]_i_2 
       (.I0(saved_data[61]),
        .I1(\cam_d_0_data_reg[61] ),
        .I2(io_axi4_0_rdata[61]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[2]_i_1 
       (.I0(repeat_bundleIn_0_d_bits_data_mux_0[34]),
        .I1(\cam_d_0_data_reg[2] ),
        .I2(io_axi4_0_rdata[2]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[2]_i_2 
       (.I0(saved_data[34]),
        .I1(\cam_d_0_data_reg[34] ),
        .I2(io_axi4_0_rdata[34]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(repeat_bundleIn_0_d_bits_data_mux_0[34]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[30]_i_1 
       (.I0(\ram_data_reg[31]_0 [28]),
        .I1(\cam_d_0_data_reg[30] ),
        .I2(io_axi4_0_rdata[30]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [30]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[30]_i_2 
       (.I0(saved_data[62]),
        .I1(\cam_d_0_data_reg[62] ),
        .I2(io_axi4_0_rdata[62]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[31]_i_1 
       (.I0(\ram_data_reg[31]_0 [29]),
        .I1(indexes_lo_31),
        .I2(io_axi4_0_rdata[31]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_10 
       (.I0(repeat_sel_sel_sources_63),
        .I1(repeat_sel_sel_sources_62),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_61),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_60),
        .O(\ram_data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_11 
       (.I0(repeat_sel_sel_sources_59),
        .I1(repeat_sel_sel_sources_58),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_57),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_56),
        .O(\ram_data[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_12 
       (.I0(repeat_sel_sel_sources_55),
        .I1(repeat_sel_sel_sources_54),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_53),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_52),
        .O(\ram_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_13 
       (.I0(repeat_sel_sel_sources_51),
        .I1(repeat_sel_sel_sources_50),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_49),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_48),
        .O(\ram_data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_14 
       (.I0(repeat_sel_sel_sources_47),
        .I1(repeat_sel_sel_sources_46),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_45),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_44),
        .O(\ram_data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_15 
       (.I0(repeat_sel_sel_sources_43),
        .I1(repeat_sel_sel_sources_42),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_41),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_40),
        .O(\ram_data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_16 
       (.I0(repeat_sel_sel_sources_39),
        .I1(repeat_sel_sel_sources_38),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_37),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_36),
        .O(\ram_data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_17 
       (.I0(repeat_sel_sel_sources_35),
        .I1(repeat_sel_sel_sources_34),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_33),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_32),
        .O(\ram_data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_18 
       (.I0(repeat_sel_sel_sources_31),
        .I1(repeat_sel_sel_sources_30),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_29),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_28),
        .O(\ram_data[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_19 
       (.I0(repeat_sel_sel_sources_27),
        .I1(repeat_sel_sel_sources_26),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_25),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_24),
        .O(\ram_data[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[31]_i_2 
       (.I0(saved_data[63]),
        .I1(\cam_d_0_data_reg[63] ),
        .I2(io_axi4_0_rdata[63]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_20 
       (.I0(repeat_sel_sel_sources_23),
        .I1(repeat_sel_sel_sources_22),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_21),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_20),
        .O(\ram_data[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_21 
       (.I0(repeat_sel_sel_sources_19),
        .I1(repeat_sel_sel_sources_18),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_17),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_16),
        .O(\ram_data[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_22 
       (.I0(repeat_sel_sel_sources_15),
        .I1(repeat_sel_sel_sources_14),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_13),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_12),
        .O(\ram_data[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_23 
       (.I0(repeat_sel_sel_sources_11),
        .I1(repeat_sel_sel_sources_10),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_9),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_8),
        .O(\ram_data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_24 
       (.I0(repeat_sel_sel_sources_7),
        .I1(repeat_sel_sel_sources_6),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_5),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_4),
        .O(\ram_data[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_25 
       (.I0(repeat_sel_sel_sources_3),
        .I1(repeat_sel_sel_sources_2),
        .I2(\ram_source_reg[5] [1]),
        .I3(repeat_sel_sel_sources_1),
        .I4(\ram_source_reg[5] [0]),
        .I5(repeat_sel_sel_sources_0),
        .O(\ram_data[31]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ram_data[31]_i_3 
       (.I0(repeat_count_reg_1),
        .I1(\ram_data[31]_i_4_n_0 ),
        .I2(\ram_data[31]_i_5_n_0 ),
        .O(\ram_data_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_4 
       (.I0(\ram_data[31]_i_6_n_0 ),
        .I1(\ram_data[31]_i_7_n_0 ),
        .I2(\ram_source_reg[5] [5]),
        .I3(\ram_data[31]_i_8_n_0 ),
        .I4(\ram_source_reg[5] [4]),
        .I5(\ram_data[31]_i_9_n_0 ),
        .O(\ram_data[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'h07000777)) 
    \ram_data[31]_i_5 
       (.I0(\ram_size_reg[1] ),
        .I1(\ram_size_reg[0] ),
        .I2(saved_size[2]),
        .I3(\ram_source_reg[0] ),
        .I4(xbar_auto_in_d_bits_size[2]),
        .O(\ram_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_6 
       (.I0(\ram_data[31]_i_10_n_0 ),
        .I1(\ram_data[31]_i_11_n_0 ),
        .I2(\ram_source_reg[5] [3]),
        .I3(\ram_data[31]_i_12_n_0 ),
        .I4(\ram_source_reg[5] [2]),
        .I5(\ram_data[31]_i_13_n_0 ),
        .O(\ram_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_7 
       (.I0(\ram_data[31]_i_14_n_0 ),
        .I1(\ram_data[31]_i_15_n_0 ),
        .I2(\ram_source_reg[5] [3]),
        .I3(\ram_data[31]_i_16_n_0 ),
        .I4(\ram_source_reg[5] [2]),
        .I5(\ram_data[31]_i_17_n_0 ),
        .O(\ram_data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_8 
       (.I0(\ram_data[31]_i_18_n_0 ),
        .I1(\ram_data[31]_i_19_n_0 ),
        .I2(\ram_source_reg[5] [3]),
        .I3(\ram_data[31]_i_20_n_0 ),
        .I4(\ram_source_reg[5] [2]),
        .I5(\ram_data[31]_i_21_n_0 ),
        .O(\ram_data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_data[31]_i_9 
       (.I0(\ram_data[31]_i_22_n_0 ),
        .I1(\ram_data[31]_i_23_n_0 ),
        .I2(\ram_source_reg[5] [3]),
        .I3(\ram_data[31]_i_24_n_0 ),
        .I4(\ram_source_reg[5] [2]),
        .I5(\ram_data[31]_i_25_n_0 ),
        .O(\ram_data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[3]_i_1 
       (.I0(\ram_data_reg[31]_0 [2]),
        .I1(\cam_d_0_data_reg[3] ),
        .I2(io_axi4_0_rdata[3]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[3]_i_2 
       (.I0(saved_data[35]),
        .I1(\cam_d_0_data_reg[35] ),
        .I2(io_axi4_0_rdata[35]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[4]_i_1 
       (.I0(\ram_data_reg[31]_0 [3]),
        .I1(\cam_d_0_data_reg[4] ),
        .I2(io_axi4_0_rdata[4]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[4]_i_2 
       (.I0(saved_data[36]),
        .I1(\cam_d_0_data_reg[36] ),
        .I2(io_axi4_0_rdata[36]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[5]_i_1 
       (.I0(\ram_data_reg[31]_0 [4]),
        .I1(\cam_d_0_data_reg[5] ),
        .I2(io_axi4_0_rdata[5]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[5]_i_2 
       (.I0(saved_data[37]),
        .I1(\cam_d_0_data_reg[37] ),
        .I2(io_axi4_0_rdata[37]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[6]_i_1 
       (.I0(\ram_data_reg[31]_0 [5]),
        .I1(\cam_d_0_data_reg[6] ),
        .I2(io_axi4_0_rdata[6]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[6]_i_2 
       (.I0(saved_data[38]),
        .I1(\cam_d_0_data_reg[38] ),
        .I2(io_axi4_0_rdata[38]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[7]_i_1 
       (.I0(\ram_data_reg[31]_0 [6]),
        .I1(indexes_lo_7),
        .I2(io_axi4_0_rdata[7]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[7]_i_2 
       (.I0(saved_data[39]),
        .I1(indexes_lo_39),
        .I2(io_axi4_0_rdata[39]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[8]_i_1 
       (.I0(\ram_data_reg[31]_0 [7]),
        .I1(\cam_d_0_data_reg[8] ),
        .I2(io_axi4_0_rdata[8]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[8]_i_2 
       (.I0(saved_data[40]),
        .I1(\cam_d_0_data_reg[40] ),
        .I2(io_axi4_0_rdata[40]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[9]_i_1 
       (.I0(\ram_data_reg[31]_0 [8]),
        .I1(\cam_d_0_data_reg[9] ),
        .I2(io_axi4_0_rdata[9]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_data_reg[31]_1 ),
        .O(\ram_data_reg[31] [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    \ram_data[9]_i_2 
       (.I0(saved_data[41]),
        .I1(\cam_d_0_data_reg[41] ),
        .I2(io_axi4_0_rdata[41]),
        .I3(muxStateEarly_0),
        .I4(d_replace),
        .I5(\ram_source_reg[0] ),
        .O(\ram_data_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_denied[0]_i_1 
       (.I0(saved_denied),
        .I1(\ram_source_reg[0] ),
        .I2(atomics_auto_in_d_bits_denied),
        .O(chiplink_auto_mbypass_out_d_bits_denied));
  LUT5 #(
    .INIT(32'h8888BBB8)) 
    \ram_opcode[0]_i_1 
       (.I0(saved_opcode[0]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_opcode[0]),
        .I3(d_replace),
        .I4(xbar_auto_in_d_bits_source[0]),
        .O(\ram_opcode_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \ram_opcode[1]_i_1 
       (.I0(saved_opcode[1]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[0]),
        .I3(d_replace),
        .I4(xbar_auto_in_d_bits_opcode[1]),
        .O(\ram_opcode_reg[2] [0]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \ram_opcode[2]_i_2 
       (.I0(saved_opcode[2]),
        .I1(\ram_source_reg[0] ),
        .I2(d_replace),
        .I3(xbar_auto_in_d_bits_opcode[2]),
        .I4(xbar_auto_in_d_bits_source[0]),
        .O(\ram_opcode_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_size[0]_i_1__0 
       (.I0(saved_size[0]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_size[0]),
        .O(\ram_size_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_size[1]_i_1__0 
       (.I0(saved_size[1]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_size[1]),
        .O(\ram_size_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_size[2]_i_1 
       (.I0(saved_size[2]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_size[2]),
        .O(chiplink_auto_mbypass_out_d_bits_size));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[0]_i_1 
       (.I0(saved_source[0]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[1]),
        .O(\ram_source_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[1]_i_1 
       (.I0(saved_source[1]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[2]),
        .O(\ram_source_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[2]_i_1 
       (.I0(saved_source[2]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[3]),
        .O(\ram_source_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[3]_i_1 
       (.I0(saved_source[3]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[4]),
        .O(\ram_source_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[4]_i_1 
       (.I0(saved_source[4]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[5]),
        .O(\ram_source_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[5]_i_1 
       (.I0(saved_source[5]),
        .I1(\ram_source_reg[0] ),
        .I2(xbar_auto_in_d_bits_source[6]),
        .O(\ram_source_reg[5] [5]));
  LUT4 #(
    .INIT(16'h8804)) 
    repeat_count_i_1
       (.I0(repeat_count_reg_1),
        .I1(resetn),
        .I2(repeat_count_reg),
        .I3(full_reg_1),
        .O(repeat_count_reg_0));
  FDRE \saved_data_reg[32] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [0]),
        .Q(saved_data[32]),
        .R(1'b0));
  FDRE \saved_data_reg[33] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [1]),
        .Q(saved_data[33]),
        .R(1'b0));
  FDRE \saved_data_reg[34] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [2]),
        .Q(saved_data[34]),
        .R(1'b0));
  FDRE \saved_data_reg[35] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [3]),
        .Q(saved_data[35]),
        .R(1'b0));
  FDRE \saved_data_reg[36] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [4]),
        .Q(saved_data[36]),
        .R(1'b0));
  FDRE \saved_data_reg[37] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [5]),
        .Q(saved_data[37]),
        .R(1'b0));
  FDRE \saved_data_reg[38] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [6]),
        .Q(saved_data[38]),
        .R(1'b0));
  FDRE \saved_data_reg[39] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [7]),
        .Q(saved_data[39]),
        .R(1'b0));
  FDRE \saved_data_reg[40] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [8]),
        .Q(saved_data[40]),
        .R(1'b0));
  FDRE \saved_data_reg[41] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [9]),
        .Q(saved_data[41]),
        .R(1'b0));
  FDRE \saved_data_reg[42] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [10]),
        .Q(saved_data[42]),
        .R(1'b0));
  FDRE \saved_data_reg[43] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [11]),
        .Q(saved_data[43]),
        .R(1'b0));
  FDRE \saved_data_reg[44] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [12]),
        .Q(saved_data[44]),
        .R(1'b0));
  FDRE \saved_data_reg[45] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [13]),
        .Q(saved_data[45]),
        .R(1'b0));
  FDRE \saved_data_reg[46] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [14]),
        .Q(saved_data[46]),
        .R(1'b0));
  FDRE \saved_data_reg[47] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [15]),
        .Q(saved_data[47]),
        .R(1'b0));
  FDRE \saved_data_reg[48] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [16]),
        .Q(saved_data[48]),
        .R(1'b0));
  FDRE \saved_data_reg[49] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [17]),
        .Q(saved_data[49]),
        .R(1'b0));
  FDRE \saved_data_reg[50] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [18]),
        .Q(saved_data[50]),
        .R(1'b0));
  FDRE \saved_data_reg[51] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [19]),
        .Q(saved_data[51]),
        .R(1'b0));
  FDRE \saved_data_reg[52] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [20]),
        .Q(saved_data[52]),
        .R(1'b0));
  FDRE \saved_data_reg[53] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [21]),
        .Q(saved_data[53]),
        .R(1'b0));
  FDRE \saved_data_reg[54] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [22]),
        .Q(saved_data[54]),
        .R(1'b0));
  FDRE \saved_data_reg[55] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [23]),
        .Q(saved_data[55]),
        .R(1'b0));
  FDRE \saved_data_reg[56] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [24]),
        .Q(saved_data[56]),
        .R(1'b0));
  FDRE \saved_data_reg[57] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [25]),
        .Q(saved_data[57]),
        .R(1'b0));
  FDRE \saved_data_reg[58] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [26]),
        .Q(saved_data[58]),
        .R(1'b0));
  FDRE \saved_data_reg[59] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [27]),
        .Q(saved_data[59]),
        .R(1'b0));
  FDRE \saved_data_reg[60] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [28]),
        .Q(saved_data[60]),
        .R(1'b0));
  FDRE \saved_data_reg[61] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [29]),
        .Q(saved_data[61]),
        .R(1'b0));
  FDRE \saved_data_reg[62] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [30]),
        .Q(saved_data[62]),
        .R(1'b0));
  FDRE \saved_data_reg[63] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\cam_d_0_data_reg[63]_0 [31]),
        .Q(saved_data[63]),
        .R(1'b0));
  FDRE saved_denied_reg
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(atomics_auto_in_d_bits_denied),
        .Q(saved_denied),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004500)) 
    \saved_opcode[2]_i_1 
       (.I0(\ram_source_reg[0] ),
        .I1(bypass_reg_rep),
        .I2(maybe_full),
        .I3(state_0_reg),
        .I4(repeat_count_reg),
        .O(\saved_opcode[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6F)) 
    \saved_opcode[2]_i_3__0 
       (.I0(repeat_count_reg_1),
        .I1(\ram_data[31]_i_5_n_0 ),
        .I2(\ram_opcode_reg[0] ),
        .O(repeat_count_reg));
  FDRE \saved_opcode_reg[0] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\ram_opcode_reg[1] [0]),
        .Q(saved_opcode[0]),
        .R(1'b0));
  FDRE \saved_opcode_reg[1] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\ram_opcode_reg[1] [1]),
        .Q(saved_opcode[1]),
        .R(1'b0));
  FDRE \saved_opcode_reg[2] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\ram_opcode_reg[1] [2]),
        .Q(saved_opcode[2]),
        .R(1'b0));
  FDRE \saved_param_reg[0] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\ram_param_reg[1]_0 [0]),
        .Q(\ram_param_reg[1] [0]),
        .R(1'b0));
  FDRE \saved_param_reg[1] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(\ram_param_reg[1]_0 [1]),
        .Q(\ram_param_reg[1] [1]),
        .R(1'b0));
  FDRE \saved_size_reg[0] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_size[0]),
        .Q(saved_size[0]),
        .R(1'b0));
  FDRE \saved_size_reg[1] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_size[1]),
        .Q(saved_size[1]),
        .R(1'b0));
  FDRE \saved_size_reg[2] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_size[2]),
        .Q(saved_size[2]),
        .R(1'b0));
  FDRE \saved_source_reg[0] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_source[1]),
        .Q(saved_source[0]),
        .R(1'b0));
  FDRE \saved_source_reg[1] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_source[2]),
        .Q(saved_source[1]),
        .R(1'b0));
  FDRE \saved_source_reg[2] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_source[3]),
        .Q(saved_source[2]),
        .R(1'b0));
  FDRE \saved_source_reg[3] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_source[4]),
        .Q(saved_source[3]),
        .R(1'b0));
  FDRE \saved_source_reg[4] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_source[5]),
        .Q(saved_source[4]),
        .R(1'b0));
  FDRE \saved_source_reg[5] 
       (.C(clk),
        .CE(\saved_opcode[2]_i_1_n_0 ),
        .D(xbar_auto_in_d_bits_source[6]),
        .Q(saved_source[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_4
   (full_reg_0,
    \ram_size_reg[2] ,
    \ram_opcode_reg[2] ,
    \ram_source_reg[6] ,
    repeat_count_reg,
    \ram_source_reg[0] ,
    Q,
    clk,
    repeat_count_reg_0,
    maybe_full,
    repeat_count_reg_1,
    repeat_count_reg_2,
    resetn,
    D,
    state_1_reg,
    \cam_a_0_bits_source_reg[6] ,
    xbar_auto_out_1_a_valid,
    maybe_full_reg);
  output full_reg_0;
  output [2:0]\ram_size_reg[2] ;
  output [2:0]\ram_opcode_reg[2] ;
  output [3:0]\ram_source_reg[6] ;
  output repeat_count_reg;
  output [0:0]\ram_source_reg[0] ;
  output [2:0]Q;
  input clk;
  input repeat_count_reg_0;
  input maybe_full;
  input repeat_count_reg_1;
  input repeat_count_reg_2;
  input resetn;
  input [2:0]D;
  input [2:0]state_1_reg;
  input [6:0]\cam_a_0_bits_source_reg[6] ;
  input xbar_auto_out_1_a_valid;
  input [0:0]maybe_full_reg;

  wire [2:0]D;
  wire [2:0]Q;
  wire [6:0]\cam_a_0_bits_source_reg[6] ;
  wire clk;
  wire full_i_1__1_n_0;
  wire full_i_2_n_0;
  wire full_i_3__0_n_0;
  wire full_reg_0;
  wire maybe_full;
  wire [0:0]maybe_full_reg;
  wire [2:0]\ram_opcode_reg[2] ;
  wire [2:0]\ram_size_reg[2] ;
  wire [0:0]\ram_source_reg[0] ;
  wire [3:0]\ram_source_reg[6] ;
  wire repeat_count_reg;
  wire repeat_count_reg_0;
  wire repeat_count_reg_1;
  wire repeat_count_reg_2;
  wire resetn;
  wire [2:0]saved_opcode;
  wire [2:0]saved_size;
  wire [6:1]saved_source;
  wire [2:0]state_1_reg;
  wire xbar_auto_out_1_a_valid;

  LUT4 #(
    .INIT(16'h00F2)) 
    full_i_1__1
       (.I0(repeat_count_reg_1),
        .I1(maybe_full),
        .I2(full_reg_0),
        .I3(full_i_2_n_0),
        .O(full_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h8B88FFFF)) 
    full_i_2
       (.I0(full_i_3__0_n_0),
        .I1(full_reg_0),
        .I2(maybe_full),
        .I3(repeat_count_reg_2),
        .I4(resetn),
        .O(full_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEEBBB)) 
    full_i_3__0
       (.I0(saved_opcode[2]),
        .I1(repeat_count_reg_0),
        .I2(saved_size[1]),
        .I3(saved_size[0]),
        .I4(saved_size[2]),
        .I5(maybe_full),
        .O(full_i_3__0_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1__1_n_0),
        .Q(full_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_opcode[0]_i_1__0 
       (.I0(saved_opcode[0]),
        .I1(full_reg_0),
        .I2(state_1_reg[0]),
        .O(\ram_opcode_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_opcode[1]_i_1__0 
       (.I0(saved_opcode[1]),
        .I1(full_reg_0),
        .I2(state_1_reg[1]),
        .O(\ram_opcode_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \ram_opcode[2]_i_1__0 
       (.I0(full_reg_0),
        .I1(xbar_auto_out_1_a_valid),
        .I2(maybe_full),
        .O(\ram_source_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_opcode[2]_i_2__0 
       (.I0(saved_opcode[2]),
        .I1(full_reg_0),
        .I2(state_1_reg[2]),
        .O(\ram_opcode_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_size[0]_i_1__2 
       (.I0(saved_size[0]),
        .I1(full_reg_0),
        .I2(D[0]),
        .O(\ram_size_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_size[1]_i_1__2 
       (.I0(saved_size[1]),
        .I1(full_reg_0),
        .I2(D[1]),
        .O(\ram_size_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_size[2]_i_1__1 
       (.I0(saved_size[2]),
        .I1(full_reg_0),
        .I2(D[2]),
        .O(\ram_size_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[1]_i_1__1 
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(\cam_a_0_bits_source_reg[6] [1]),
        .O(\ram_source_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[2]_i_1__1 
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(\cam_a_0_bits_source_reg[6] [2]),
        .O(\ram_source_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[3]_i_1__1 
       (.I0(saved_source[3]),
        .I1(full_reg_0),
        .I2(\cam_a_0_bits_source_reg[6] [3]),
        .O(\ram_source_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_source[6]_i_1 
       (.I0(saved_source[6]),
        .I1(full_reg_0),
        .I2(\cam_a_0_bits_source_reg[6] [6]),
        .O(\ram_source_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'h0000AA56)) 
    repeat_count_i_1__0
       (.I0(repeat_count_reg_0),
        .I1(full_reg_0),
        .I2(xbar_auto_out_1_a_valid),
        .I3(maybe_full),
        .I4(full_i_2_n_0),
        .O(repeat_count_reg));
  FDRE \saved_opcode_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(state_1_reg[0]),
        .Q(saved_opcode[0]),
        .R(1'b0));
  FDRE \saved_opcode_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(state_1_reg[1]),
        .Q(saved_opcode[1]),
        .R(1'b0));
  FDRE \saved_opcode_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(state_1_reg[2]),
        .Q(saved_opcode[2]),
        .R(1'b0));
  FDRE \saved_size_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(D[0]),
        .Q(saved_size[0]),
        .R(1'b0));
  FDRE \saved_size_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(D[1]),
        .Q(saved_size[1]),
        .R(1'b0));
  FDRE \saved_size_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(D[2]),
        .Q(saved_size[2]),
        .R(1'b0));
  FDRE \saved_source_reg[0] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \saved_source_reg[1] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [1]),
        .Q(saved_source[1]),
        .R(1'b0));
  FDRE \saved_source_reg[2] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [2]),
        .Q(saved_source[2]),
        .R(1'b0));
  FDRE \saved_source_reg[3] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [3]),
        .Q(saved_source[3]),
        .R(1'b0));
  FDRE \saved_source_reg[4] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \saved_source_reg[5] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [5]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \saved_source_reg[6] 
       (.C(clk),
        .CE(maybe_full_reg),
        .D(\cam_a_0_bits_source_reg[6] [6]),
        .Q(saved_source[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_5
   (saved_param,
    \saved_param_reg[1]_0 ,
    saved_size,
    \ram_source_reg[1] ,
    saved_opcode,
    E,
    repeat_count_1_reg,
    saved_source,
    bypass_reg_rep,
    mbypass_auto_in_1_c_bits_param,
    clk,
    \r_2_reg[0] ,
    \cdc_reg_reg[11] ,
    \cdc_reg_reg[10] ,
    \r_1_reg[0] ,
    repeat_count_1_reg_0,
    maybe_full_reg,
    repeat_count_1_reg_1,
    hints_auto_in_c_valid,
    resetn,
    repeat_count_1,
    mbypass_auto_in_1_c_bits_source);
  output [1:0]saved_param;
  output \saved_param_reg[1]_0 ;
  output [2:0]saved_size;
  output \ram_source_reg[1] ;
  output [0:0]saved_opcode;
  output [0:0]E;
  output repeat_count_1_reg;
  output [2:0]saved_source;
  input bypass_reg_rep;
  input [0:0]mbypass_auto_in_1_c_bits_param;
  input clk;
  input \r_2_reg[0] ;
  input [1:0]\cdc_reg_reg[11] ;
  input \cdc_reg_reg[10] ;
  input \r_1_reg[0] ;
  input repeat_count_1_reg_0;
  input maybe_full_reg;
  input repeat_count_1_reg_1;
  input hints_auto_in_c_valid;
  input resetn;
  input repeat_count_1;
  input [2:0]mbypass_auto_in_1_c_bits_source;

  wire [0:0]E;
  wire bypass_reg_rep;
  wire \cdc_reg_reg[10] ;
  wire [1:0]\cdc_reg_reg[11] ;
  wire clk;
  wire full_i_1__0_n_0;
  wire full_i_2__1_n_0;
  wire full_i_3_n_0;
  wire hints_auto_in_c_valid;
  wire maybe_full_reg;
  wire [0:0]mbypass_auto_in_1_c_bits_param;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire \r_1_reg[0] ;
  wire \r_2_reg[0] ;
  wire \ram_source_reg[1] ;
  wire repeat_count_1;
  wire repeat_count_1_reg;
  wire repeat_count_1_reg_0;
  wire repeat_count_1_reg_1;
  wire resetn;
  wire [0:0]saved_opcode;
  wire [1:0]saved_param;
  wire \saved_param_reg[1]_0 ;
  wire [2:0]saved_size;
  wire [2:0]saved_source;

  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    full_i_1__0
       (.I0(\ram_source_reg[1] ),
        .I1(repeat_count_1_reg_0),
        .I2(maybe_full_reg),
        .I3(full_i_2__1_n_0),
        .O(full_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h45404040FFFFFFFF)) 
    full_i_2__1
       (.I0(maybe_full_reg),
        .I1(full_i_3_n_0),
        .I2(\ram_source_reg[1] ),
        .I3(repeat_count_1_reg_1),
        .I4(hints_auto_in_c_valid),
        .I5(resetn),
        .O(full_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hEA15FFFF)) 
    full_i_3
       (.I0(saved_size[2]),
        .I1(saved_size[1]),
        .I2(saved_size[0]),
        .I3(repeat_count_1),
        .I4(saved_opcode),
        .O(full_i_3_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1__0_n_0),
        .Q(\ram_source_reg[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \ram_opcode[0]_i_1__1 
       (.I0(\ram_source_reg[1] ),
        .I1(hints_auto_in_c_valid),
        .I2(maybe_full_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h06)) 
    repeat_count_1_i_1
       (.I0(repeat_count_1),
        .I1(E),
        .I2(full_i_2__1_n_0),
        .O(repeat_count_1_reg));
  FDRE \saved_opcode_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_1_reg[0] ),
        .Q(saved_opcode),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \saved_param[1]_i_2 
       (.I0(\ram_source_reg[1] ),
        .I1(repeat_count_1_reg_0),
        .I2(maybe_full_reg),
        .O(\saved_param_reg[1]_0 ));
  FDRE \saved_param_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_2_reg[0] ),
        .Q(saved_param[0]),
        .R(1'b0));
  FDRE \saved_param_reg[1] 
       (.C(clk),
        .CE(\saved_param_reg[1]_0 ),
        .D(mbypass_auto_in_1_c_bits_param),
        .Q(saved_param[1]),
        .R(bypass_reg_rep));
  FDRE \saved_size_reg[0] 
       (.C(clk),
        .CE(\saved_param_reg[1]_0 ),
        .D(\cdc_reg_reg[11] [0]),
        .Q(saved_size[0]),
        .R(bypass_reg_rep));
  FDRE \saved_size_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cdc_reg_reg[10] ),
        .Q(saved_size[1]),
        .R(1'b0));
  FDRE \saved_size_reg[2] 
       (.C(clk),
        .CE(\saved_param_reg[1]_0 ),
        .D(\cdc_reg_reg[11] [1]),
        .Q(saved_size[2]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[1] 
       (.C(clk),
        .CE(\saved_param_reg[1]_0 ),
        .D(mbypass_auto_in_1_c_bits_source[0]),
        .Q(saved_source[0]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[2] 
       (.C(clk),
        .CE(\saved_param_reg[1]_0 ),
        .D(mbypass_auto_in_1_c_bits_source[1]),
        .Q(saved_source[1]),
        .R(bypass_reg_rep));
  FDRE \saved_source_reg[3] 
       (.C(clk),
        .CE(\saved_param_reg[1]_0 ),
        .D(mbypass_auto_in_1_c_bits_source[2]),
        .Q(saved_source[2]),
        .R(bypass_reg_rep));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ResetCatchAndSync_d3
   (sync_0,
    bypass_reg_reg,
    bypass_reg,
    bypass_reg_rep,
    clk,
    rx_reset,
    sync_0_reg,
    \flight_reg[5] ,
    \flight_reg[2] ,
    resetn,
    bypass_reg_0);
  output sync_0;
  output bypass_reg_reg;
  output bypass_reg;
  output bypass_reg_rep;
  input clk;
  input rx_reset;
  input sync_0_reg;
  input \flight_reg[5] ;
  input \flight_reg[2] ;
  input resetn;
  input bypass_reg_0;

  wire bypass_reg;
  wire bypass_reg_0;
  wire bypass_reg_reg;
  wire bypass_reg_rep;
  wire clk;
  wire \flight_reg[2] ;
  wire \flight_reg[5] ;
  wire resetn;
  wire rx_reset;
  wire sync_0;
  wire sync_0_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117 io_sync_reset_chain
       (.bypass_reg(sync_0),
        .bypass_reg_0(bypass_reg),
        .bypass_reg_1(bypass_reg_0),
        .bypass_reg_reg(bypass_reg_reg),
        .bypass_reg_rep(bypass_reg_rep),
        .clk(clk),
        .\flight_reg[2] (\flight_reg[2] ),
        .\flight_reg[5] (\flight_reg[5] ),
        .resetn(resetn),
        .rx_reset(rx_reset),
        .sync_0_reg(sync_0_reg));
endmodule

(* ORIG_REF_NAME = "FPGA_ResetCatchAndSync_d3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ResetCatchAndSync_d3_0
   (bypass_reg,
    clk,
    SR);
  output bypass_reg;
  input clk;
  input [0:0]SR;

  wire [0:0]SR;
  wire bypass_reg;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115 io_sync_reset_chain
       (.SR(SR),
        .bypass_reg(bypass_reg),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ShiftQueue
   (ioX_cq_3_io_deq_valid,
    valid_1,
    \transferDataReg_reg[6] ,
    send,
    \state_reg[3] ,
    S,
    valid_1_reg_0,
    \xmit_reg[0] ,
    \xmit_reg[1] ,
    valid_0_reg_0,
    E,
    first_reg,
    txBusy_reg,
    valid_1_reg_1,
    D,
    \transferDataReg_reg[6]_0 ,
    \state_reg[5] ,
    DI,
    \elts_1_beats_reg[0] ,
    \elts_1_beats_reg[0]_0 ,
    \elts_1_beats_reg[0]_1 ,
    \elts_1_beats_reg[0]_2 ,
    SR,
    clk,
    qd_q_io_deq_bits_last,
    CO,
    xmit,
    rxQ_io_deq_valid,
    txBusy_reg_0,
    qd_q_io_deq_valid,
    ioX_first_3,
    \tx_d_reg[19] ,
    first,
    transferByteCnt,
    txBusy,
    valid_1_0,
    valid_0_reg_1,
    \rx_b_reg[3] ,
    Q,
    _readys_unready_T_8,
    \elts_0_data_reg[31]_0 ,
    valid_0_reg_2,
    _ioX_allow_T_10,
    \elts_0_data_reg[31]_1 );
  output ioX_cq_3_io_deq_valid;
  output valid_1;
  output \transferDataReg_reg[6] ;
  output send;
  output \state_reg[3] ;
  output [2:0]S;
  output valid_1_reg_0;
  output \xmit_reg[0] ;
  output \xmit_reg[1] ;
  output valid_0_reg_0;
  output [0:0]E;
  output first_reg;
  output txBusy_reg;
  output valid_1_reg_1;
  output [26:0]D;
  output [4:0]\transferDataReg_reg[6]_0 ;
  output [0:0]\state_reg[5] ;
  output [1:0]DI;
  output [1:0]\elts_1_beats_reg[0] ;
  output [3:0]\elts_1_beats_reg[0]_0 ;
  output [3:0]\elts_1_beats_reg[0]_1 ;
  output [1:0]\elts_1_beats_reg[0]_2 ;
  input [0:0]SR;
  input clk;
  input qd_q_io_deq_bits_last;
  input [0:0]CO;
  input [1:0]xmit;
  input rxQ_io_deq_valid;
  input txBusy_reg_0;
  input qd_q_io_deq_valid;
  input ioX_first_3;
  input [0:0]\tx_d_reg[19] ;
  input first;
  input [1:0]transferByteCnt;
  input txBusy;
  input valid_1_0;
  input [0:0]valid_0_reg_1;
  input \rx_b_reg[3] ;
  input [1:0]Q;
  input [1:0]_readys_unready_T_8;
  input [24:0]\elts_0_data_reg[31]_0 ;
  input valid_0_reg_2;
  input [15:0]_ioX_allow_T_10;
  input [31:0]\elts_0_data_reg[31]_1 ;

  wire [0:0]CO;
  wire [26:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [15:0]_ioX_allow_T_10;
  wire [1:0]_readys_unready_T_8;
  wire clk;
  wire [24:0]\elts_0_data_reg[31]_0 ;
  wire [31:0]\elts_0_data_reg[31]_1 ;
  wire elts_0_last_i_1__0_n_0;
  wire [1:0]\elts_1_beats_reg[0] ;
  wire [3:0]\elts_1_beats_reg[0]_0 ;
  wire [3:0]\elts_1_beats_reg[0]_1 ;
  wire [1:0]\elts_1_beats_reg[0]_2 ;
  wire [31:0]elts_1_data;
  wire elts_1_last;
  wire first;
  wire first_reg;
  wire [31:0]ioX_cq_3_io_deq_bits_data;
  wire ioX_cq_3_io_deq_bits_last;
  wire ioX_cq_3_io_deq_valid;
  wire ioX_first_3;
  wire [31:0]p_0_in;
  wire qd_q_io_deq_bits_last;
  wire qd_q_io_deq_valid;
  wire rxQ_io_deq_valid;
  wire \rx_b_reg[3] ;
  wire send;
  wire \state[5]_i_2_n_0 ;
  wire \state_reg[3] ;
  wire [0:0]\state_reg[5] ;
  wire [1:0]transferByteCnt;
  wire \transferDataReg_reg[6] ;
  wire [4:0]\transferDataReg_reg[6]_0 ;
  wire txBusy;
  wire txBusy_reg;
  wire txBusy_reg_0;
  wire [0:0]\tx_d_reg[19] ;
  wire valid_0_i_1__0_n_0;
  wire valid_0_i_3_n_0;
  wire valid_0_reg_0;
  wire [0:0]valid_0_reg_1;
  wire valid_0_reg_2;
  wire valid_1;
  wire valid_1_0;
  wire valid_1_i_1__0_n_0;
  wire valid_1_reg_0;
  wire valid_1_reg_1;
  wire wen;
  wire wen_1;
  wire [1:0]xmit;
  wire \xmit_reg[0] ;
  wire \xmit_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[0]_i_1__0 
       (.I0(elts_1_data[0]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[10]_i_1__1 
       (.I0(elts_1_data[10]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[11]_i_1__1 
       (.I0(elts_1_data[11]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[12]_i_1__1 
       (.I0(elts_1_data[12]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[13]_i_1__1 
       (.I0(elts_1_data[13]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[14]_i_1__1 
       (.I0(elts_1_data[14]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[15]_i_1__1 
       (.I0(elts_1_data[15]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[16]_i_1__1 
       (.I0(elts_1_data[16]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[17]_i_1__1 
       (.I0(elts_1_data[17]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[18]_i_1__1 
       (.I0(elts_1_data[18]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[19]_i_1__1 
       (.I0(elts_1_data[19]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[1]_i_1__0 
       (.I0(elts_1_data[1]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[20]_i_1__1 
       (.I0(elts_1_data[20]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[21]_i_1__1 
       (.I0(elts_1_data[21]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[22]_i_1__1 
       (.I0(elts_1_data[22]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[23]_i_1__1 
       (.I0(elts_1_data[23]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[24]_i_1__1 
       (.I0(elts_1_data[24]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[25]_i_1__1 
       (.I0(elts_1_data[25]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[26]_i_1__1 
       (.I0(elts_1_data[26]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[27]_i_1__1 
       (.I0(elts_1_data[27]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[28]_i_1__1 
       (.I0(elts_1_data[28]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[29]_i_1__1 
       (.I0(elts_1_data[29]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [29]),
        .O(p_0_in[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[2]_i_1__0 
       (.I0(elts_1_data[2]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[30]_i_1__1 
       (.I0(elts_1_data[30]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [30]),
        .O(p_0_in[30]));
  LUT6 #(
    .INIT(64'h5555555570700070)) 
    \elts_0_data[31]_i_1__0 
       (.I0(txBusy_reg_0),
        .I1(ioX_cq_3_io_deq_valid),
        .I2(qd_q_io_deq_valid),
        .I3(ioX_first_3),
        .I4(\tx_d_reg[19] ),
        .I5(valid_1),
        .O(wen));
  LUT6 #(
    .INIT(64'h00000000777F5555)) 
    \elts_0_data[31]_i_1__1 
       (.I0(rxQ_io_deq_valid),
        .I1(ioX_cq_3_io_deq_valid),
        .I2(xmit[1]),
        .I3(xmit[0]),
        .I4(valid_1_reg_0),
        .I5(valid_0_i_3_n_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[31]_i_2__1 
       (.I0(elts_1_data[31]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[3]_i_1__0 
       (.I0(elts_1_data[3]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[4]_i_1__0 
       (.I0(elts_1_data[4]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[5]_i_1__0 
       (.I0(elts_1_data[5]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[6]_i_1__0 
       (.I0(elts_1_data[6]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[7]_i_1__1 
       (.I0(elts_1_data[7]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[8]_i_1__1 
       (.I0(elts_1_data[8]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[9]_i_1__1 
       (.I0(elts_1_data[9]),
        .I1(valid_1),
        .I2(\elts_0_data_reg[31]_1 [9]),
        .O(p_0_in[9]));
  FDRE \elts_0_data_reg[0] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[0]),
        .Q(ioX_cq_3_io_deq_bits_data[0]),
        .R(1'b0));
  FDRE \elts_0_data_reg[10] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[10]),
        .Q(ioX_cq_3_io_deq_bits_data[10]),
        .R(1'b0));
  FDRE \elts_0_data_reg[11] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[11]),
        .Q(ioX_cq_3_io_deq_bits_data[11]),
        .R(1'b0));
  FDRE \elts_0_data_reg[12] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[12]),
        .Q(ioX_cq_3_io_deq_bits_data[12]),
        .R(1'b0));
  FDRE \elts_0_data_reg[13] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[13]),
        .Q(ioX_cq_3_io_deq_bits_data[13]),
        .R(1'b0));
  FDRE \elts_0_data_reg[14] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[14]),
        .Q(ioX_cq_3_io_deq_bits_data[14]),
        .R(1'b0));
  FDRE \elts_0_data_reg[15] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[15]),
        .Q(ioX_cq_3_io_deq_bits_data[15]),
        .R(1'b0));
  FDRE \elts_0_data_reg[16] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[16]),
        .Q(ioX_cq_3_io_deq_bits_data[16]),
        .R(1'b0));
  FDRE \elts_0_data_reg[17] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[17]),
        .Q(ioX_cq_3_io_deq_bits_data[17]),
        .R(1'b0));
  FDRE \elts_0_data_reg[18] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[18]),
        .Q(ioX_cq_3_io_deq_bits_data[18]),
        .R(1'b0));
  FDRE \elts_0_data_reg[19] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[19]),
        .Q(ioX_cq_3_io_deq_bits_data[19]),
        .R(1'b0));
  FDRE \elts_0_data_reg[1] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[1]),
        .Q(\transferDataReg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \elts_0_data_reg[20] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[20]),
        .Q(ioX_cq_3_io_deq_bits_data[20]),
        .R(1'b0));
  FDRE \elts_0_data_reg[21] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[21]),
        .Q(ioX_cq_3_io_deq_bits_data[21]),
        .R(1'b0));
  FDRE \elts_0_data_reg[22] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[22]),
        .Q(ioX_cq_3_io_deq_bits_data[22]),
        .R(1'b0));
  FDRE \elts_0_data_reg[23] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[23]),
        .Q(ioX_cq_3_io_deq_bits_data[23]),
        .R(1'b0));
  FDRE \elts_0_data_reg[24] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[24]),
        .Q(ioX_cq_3_io_deq_bits_data[24]),
        .R(1'b0));
  FDRE \elts_0_data_reg[25] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[25]),
        .Q(ioX_cq_3_io_deq_bits_data[25]),
        .R(1'b0));
  FDRE \elts_0_data_reg[26] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[26]),
        .Q(ioX_cq_3_io_deq_bits_data[26]),
        .R(1'b0));
  FDRE \elts_0_data_reg[27] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[27]),
        .Q(ioX_cq_3_io_deq_bits_data[27]),
        .R(1'b0));
  FDRE \elts_0_data_reg[28] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[28]),
        .Q(ioX_cq_3_io_deq_bits_data[28]),
        .R(1'b0));
  FDRE \elts_0_data_reg[29] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[29]),
        .Q(ioX_cq_3_io_deq_bits_data[29]),
        .R(1'b0));
  FDRE \elts_0_data_reg[2] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[2]),
        .Q(ioX_cq_3_io_deq_bits_data[2]),
        .R(1'b0));
  FDRE \elts_0_data_reg[30] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[30]),
        .Q(ioX_cq_3_io_deq_bits_data[30]),
        .R(1'b0));
  FDRE \elts_0_data_reg[31] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[31]),
        .Q(ioX_cq_3_io_deq_bits_data[31]),
        .R(1'b0));
  FDRE \elts_0_data_reg[3] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[3]),
        .Q(\transferDataReg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \elts_0_data_reg[4] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[4]),
        .Q(\transferDataReg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \elts_0_data_reg[5] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[5]),
        .Q(\transferDataReg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \elts_0_data_reg[6] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[6]),
        .Q(\transferDataReg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \elts_0_data_reg[7] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[7]),
        .Q(ioX_cq_3_io_deq_bits_data[7]),
        .R(1'b0));
  FDRE \elts_0_data_reg[8] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[8]),
        .Q(ioX_cq_3_io_deq_bits_data[8]),
        .R(1'b0));
  FDRE \elts_0_data_reg[9] 
       (.C(clk),
        .CE(wen),
        .D(p_0_in[9]),
        .Q(ioX_cq_3_io_deq_bits_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    elts_0_last_i_1__0
       (.I0(elts_1_last),
        .I1(valid_1),
        .I2(qd_q_io_deq_bits_last),
        .O(elts_0_last_i_1__0_n_0));
  FDRE elts_0_last_reg
       (.C(clk),
        .CE(wen),
        .D(elts_0_last_i_1__0_n_0),
        .Q(ioX_cq_3_io_deq_bits_last),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \elts_1_data[31]_i_1__0 
       (.I0(txBusy_reg_0),
        .I1(ioX_cq_3_io_deq_valid),
        .I2(qd_q_io_deq_valid),
        .I3(ioX_first_3),
        .I4(\tx_d_reg[19] ),
        .I5(valid_1),
        .O(wen_1));
  FDRE \elts_1_data_reg[0] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [0]),
        .Q(elts_1_data[0]),
        .R(1'b0));
  FDRE \elts_1_data_reg[10] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [10]),
        .Q(elts_1_data[10]),
        .R(1'b0));
  FDRE \elts_1_data_reg[11] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [11]),
        .Q(elts_1_data[11]),
        .R(1'b0));
  FDRE \elts_1_data_reg[12] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [12]),
        .Q(elts_1_data[12]),
        .R(1'b0));
  FDRE \elts_1_data_reg[13] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [13]),
        .Q(elts_1_data[13]),
        .R(1'b0));
  FDRE \elts_1_data_reg[14] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [14]),
        .Q(elts_1_data[14]),
        .R(1'b0));
  FDRE \elts_1_data_reg[15] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [15]),
        .Q(elts_1_data[15]),
        .R(1'b0));
  FDRE \elts_1_data_reg[16] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [16]),
        .Q(elts_1_data[16]),
        .R(1'b0));
  FDRE \elts_1_data_reg[17] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [17]),
        .Q(elts_1_data[17]),
        .R(1'b0));
  FDRE \elts_1_data_reg[18] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [18]),
        .Q(elts_1_data[18]),
        .R(1'b0));
  FDRE \elts_1_data_reg[19] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [19]),
        .Q(elts_1_data[19]),
        .R(1'b0));
  FDRE \elts_1_data_reg[1] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [1]),
        .Q(elts_1_data[1]),
        .R(1'b0));
  FDRE \elts_1_data_reg[20] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [20]),
        .Q(elts_1_data[20]),
        .R(1'b0));
  FDRE \elts_1_data_reg[21] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [21]),
        .Q(elts_1_data[21]),
        .R(1'b0));
  FDRE \elts_1_data_reg[22] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [22]),
        .Q(elts_1_data[22]),
        .R(1'b0));
  FDRE \elts_1_data_reg[23] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [23]),
        .Q(elts_1_data[23]),
        .R(1'b0));
  FDRE \elts_1_data_reg[24] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [24]),
        .Q(elts_1_data[24]),
        .R(1'b0));
  FDRE \elts_1_data_reg[25] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [25]),
        .Q(elts_1_data[25]),
        .R(1'b0));
  FDRE \elts_1_data_reg[26] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [26]),
        .Q(elts_1_data[26]),
        .R(1'b0));
  FDRE \elts_1_data_reg[27] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [27]),
        .Q(elts_1_data[27]),
        .R(1'b0));
  FDRE \elts_1_data_reg[28] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [28]),
        .Q(elts_1_data[28]),
        .R(1'b0));
  FDRE \elts_1_data_reg[29] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [29]),
        .Q(elts_1_data[29]),
        .R(1'b0));
  FDRE \elts_1_data_reg[2] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [2]),
        .Q(elts_1_data[2]),
        .R(1'b0));
  FDRE \elts_1_data_reg[30] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [30]),
        .Q(elts_1_data[30]),
        .R(1'b0));
  FDRE \elts_1_data_reg[31] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [31]),
        .Q(elts_1_data[31]),
        .R(1'b0));
  FDRE \elts_1_data_reg[3] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [3]),
        .Q(elts_1_data[3]),
        .R(1'b0));
  FDRE \elts_1_data_reg[4] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [4]),
        .Q(elts_1_data[4]),
        .R(1'b0));
  FDRE \elts_1_data_reg[5] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [5]),
        .Q(elts_1_data[5]),
        .R(1'b0));
  FDRE \elts_1_data_reg[6] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [6]),
        .Q(elts_1_data[6]),
        .R(1'b0));
  FDRE \elts_1_data_reg[7] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [7]),
        .Q(elts_1_data[7]),
        .R(1'b0));
  FDRE \elts_1_data_reg[8] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [8]),
        .Q(elts_1_data[8]),
        .R(1'b0));
  FDRE \elts_1_data_reg[9] 
       (.C(clk),
        .CE(wen_1),
        .D(\elts_0_data_reg[31]_1 [9]),
        .Q(elts_1_data[9]),
        .R(1'b0));
  FDRE elts_1_last_reg
       (.C(clk),
        .CE(wen_1),
        .D(qd_q_io_deq_bits_last),
        .Q(elts_1_last),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    first_i_1
       (.I0(\state_reg[3] ),
        .I1(ioX_cq_3_io_deq_bits_last),
        .I2(\state[5]_i_2_n_0 ),
        .I3(send),
        .I4(first),
        .O(first_reg));
  LUT6 #(
    .INIT(64'h08AAFFFF08AA0000)) 
    \state[3]_i_1__0 
       (.I0(ioX_cq_3_io_deq_valid),
        .I1(_readys_unready_T_8[1]),
        .I2(_readys_unready_T_8[0]),
        .I3(valid_0_reg_2),
        .I4(first),
        .I5(Q[0]),
        .O(\state_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \state[5]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .O(\state_reg[5] ));
  LUT6 #(
    .INIT(64'h00C05555FFFF5555)) 
    \state[5]_i_2 
       (.I0(Q[1]),
        .I1(ioX_cq_3_io_deq_valid),
        .I2(_readys_unready_T_8[1]),
        .I3(_readys_unready_T_8[0]),
        .I4(first),
        .I5(valid_0_reg_2),
        .O(\state[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \transferDataReg[0]_i_1 
       (.I0(\state_reg[3] ),
        .I1(ioX_cq_3_io_deq_bits_data[0]),
        .I2(\state[5]_i_2_n_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[10]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [3]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[10]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[11]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [4]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[11]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[12]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [5]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[12]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[13]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [6]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[13]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[14]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [7]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[14]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[15]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [8]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[15]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[16]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [9]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[16]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[17]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [10]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[17]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[18]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [11]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[18]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[19]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [12]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[19]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[20]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [13]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[20]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[21]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [14]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[21]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[22]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [15]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[22]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[23]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [16]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[23]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[24]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [17]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[24]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[25]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [18]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[25]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[26]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [19]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[26]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[27]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [20]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[27]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[28]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [21]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[28]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[29]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [22]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[29]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \transferDataReg[2]_i_1 
       (.I0(\state_reg[3] ),
        .I1(ioX_cq_3_io_deq_bits_data[2]),
        .I2(\state[5]_i_2_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[30]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [23]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[30]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h57000000FFAAAAAA)) 
    \transferDataReg[31]_i_1 
       (.I0(ioX_cq_3_io_deq_valid),
        .I1(xmit[1]),
        .I2(xmit[0]),
        .I3(rxQ_io_deq_valid),
        .I4(valid_1_reg_0),
        .I5(txBusy_reg_0),
        .O(send));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[31]_i_2 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [24]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[31]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \transferDataReg[6]_i_1 
       (.I0(send),
        .I1(\state_reg[3] ),
        .O(\transferDataReg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[7]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [0]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[7]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[8]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [1]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[8]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF444)) 
    \transferDataReg[9]_i_1 
       (.I0(\state[5]_i_2_n_0 ),
        .I1(\elts_0_data_reg[31]_0 [2]),
        .I2(\state_reg[3] ),
        .I3(ioX_cq_3_io_deq_bits_data[9]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBFAA)) 
    txBusy_i_1
       (.I0(send),
        .I1(transferByteCnt[1]),
        .I2(transferByteCnt[0]),
        .I3(txBusy),
        .O(txBusy_reg));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_10
       (.I0(_ioX_allow_T_10[11]),
        .I1(_ioX_allow_T_10[10]),
        .O(\elts_1_beats_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_11
       (.I0(_ioX_allow_T_10[9]),
        .I1(_ioX_allow_T_10[8]),
        .O(\elts_1_beats_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_12
       (.I0(_ioX_allow_T_10[7]),
        .I1(_ioX_allow_T_10[6]),
        .O(\elts_1_beats_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_13
       (.I0(_ioX_allow_T_10[5]),
        .I1(_ioX_allow_T_10[4]),
        .O(\elts_1_beats_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_14
       (.I0(_ioX_allow_T_10[10]),
        .I1(_ioX_allow_T_10[11]),
        .O(\elts_1_beats_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_15
       (.I0(_ioX_allow_T_10[8]),
        .I1(_ioX_allow_T_10[9]),
        .O(\elts_1_beats_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_16
       (.I0(_ioX_allow_T_10[6]),
        .I1(_ioX_allow_T_10[7]),
        .O(\elts_1_beats_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_17
       (.I0(_ioX_allow_T_10[4]),
        .I1(_ioX_allow_T_10[5]),
        .O(\elts_1_beats_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hBFB8BFBFB8B8B8B8)) 
    valid_0_i_1__0
       (.I0(ioX_cq_3_io_deq_valid),
        .I1(txBusy_reg_0),
        .I2(valid_1),
        .I3(\tx_d_reg[19] ),
        .I4(ioX_first_3),
        .I5(qd_q_io_deq_valid),
        .O(valid_0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h8880AAAAFFFFFFFF)) 
    valid_0_i_1__1
       (.I0(rxQ_io_deq_valid),
        .I1(ioX_cq_3_io_deq_valid),
        .I2(xmit[1]),
        .I3(xmit[0]),
        .I4(valid_1_reg_0),
        .I5(valid_0_i_3_n_0),
        .O(valid_0_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_20
       (.I0(_ioX_allow_T_10[3]),
        .I1(_ioX_allow_T_10[2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_21
       (.I0(_ioX_allow_T_10[1]),
        .I1(_ioX_allow_T_10[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_24
       (.I0(_ioX_allow_T_10[2]),
        .I1(_ioX_allow_T_10[3]),
        .O(\elts_1_beats_reg[0] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_25
       (.I0(_ioX_allow_T_10[0]),
        .I1(_ioX_allow_T_10[1]),
        .O(\elts_1_beats_reg[0] [0]));
  LUT6 #(
    .INIT(64'h5454545404545454)) 
    valid_0_i_2__0
       (.I0(txBusy),
        .I1(Q[1]),
        .I2(first),
        .I3(ioX_cq_3_io_deq_valid),
        .I4(_readys_unready_T_8[1]),
        .I5(_readys_unready_T_8[0]),
        .O(valid_1_reg_0));
  LUT6 #(
    .INIT(64'hFFF33333AAAAAAAA)) 
    valid_0_i_3
       (.I0(\rx_b_reg[3] ),
        .I1(valid_1_reg_0),
        .I2(xmit[0]),
        .I3(xmit[1]),
        .I4(ioX_cq_3_io_deq_valid),
        .I5(valid_1_0),
        .O(valid_0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_4__0
       (.I0(_ioX_allow_T_10[15]),
        .I1(_ioX_allow_T_10[14]),
        .O(\elts_1_beats_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_5__0
       (.I0(_ioX_allow_T_10[13]),
        .I1(_ioX_allow_T_10[12]),
        .O(\elts_1_beats_reg[0]_2 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    valid_0_i_6__0
       (.I0(CO),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_7__0
       (.I0(_ioX_allow_T_10[14]),
        .I1(_ioX_allow_T_10[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_8__0
       (.I0(_ioX_allow_T_10[12]),
        .I1(_ioX_allow_T_10[13]),
        .O(S[0]));
  FDRE valid_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_0_i_1__0_n_0),
        .Q(ioX_cq_3_io_deq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hA8AA888888888888)) 
    valid_1_i_1__0
       (.I0(txBusy_reg_0),
        .I1(valid_1),
        .I2(\tx_d_reg[19] ),
        .I3(ioX_first_3),
        .I4(qd_q_io_deq_valid),
        .I5(ioX_cq_3_io_deq_valid),
        .O(valid_1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD550000)) 
    valid_1_i_1__1
       (.I0(valid_1_reg_0),
        .I1(xmit[0]),
        .I2(xmit[1]),
        .I3(ioX_cq_3_io_deq_valid),
        .I4(valid_1_0),
        .I5(valid_0_reg_1),
        .O(valid_1_reg_1));
  FDRE valid_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_1_i_1__0_n_0),
        .Q(valid_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h5F0C0C0C)) 
    \xmit[0]_i_1 
       (.I0(ioX_cq_3_io_deq_valid),
        .I1(xmit[1]),
        .I2(xmit[0]),
        .I3(rxQ_io_deq_valid),
        .I4(valid_1_reg_0),
        .O(\xmit_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hD7C0C0C0)) 
    \xmit[1]_i_1 
       (.I0(ioX_cq_3_io_deq_valid),
        .I1(xmit[1]),
        .I2(xmit[0]),
        .I3(rxQ_io_deq_valid),
        .I4(valid_1_reg_0),
        .O(\xmit_reg[1] ));
endmodule

(* ORIG_REF_NAME = "FPGA_ShiftQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ShiftQueue_6
   (qd_q_io_deq_valid,
    \elts_0_beats_reg[1]_0 ,
    qd_q_io_deq_bits_last,
    \elts_1_beats_reg[0]_0 ,
    \tx_d_reg[3] ,
    ioX_first_3_reg,
    \elts_1_beats_reg[0]_1 ,
    \tx_d_reg[7] ,
    CO,
    \elts_1_beats_reg[0]_2 ,
    \elts_0_data_reg[31]_0 ,
    \elts_1_data_reg[31]_0 ,
    \elts_0_beats_reg[4]_0 ,
    SR,
    clk,
    sinkD_io_q_bits_last,
    Q,
    valid_1_reg_0,
    ioX_first_3,
    valid_1,
    sinkD_io_q_valid,
    D,
    \cdc_reg_reg[25] ,
    valid_reg_reg,
    source_valid_io_out,
    DI,
    S,
    \tx_d_reg[7]_0 ,
    \tx_d_reg[11] ,
    \tx_d_reg[15] ,
    \tx_d_reg[19] ,
    \tx_d_reg[7]_1 ,
    \tx_d_reg[7]_2 ,
    \tx_d_reg[15]_0 ,
    \tx_d_reg[15]_1 ,
    \tx_d_reg[19]_0 ,
    \tx_d_reg[19]_1 ,
    sync_0_reg,
    \state_reg[0] ,
    \elts_1_data_reg[31]_1 ,
    \elts_1_beats_reg[4]_0 );
  output qd_q_io_deq_valid;
  output \elts_0_beats_reg[1]_0 ;
  output qd_q_io_deq_bits_last;
  output [0:0]\elts_1_beats_reg[0]_0 ;
  output \tx_d_reg[3] ;
  output ioX_first_3_reg;
  output [15:0]\elts_1_beats_reg[0]_1 ;
  output [7:0]\tx_d_reg[7] ;
  output [0:0]CO;
  output [0:0]\elts_1_beats_reg[0]_2 ;
  output [31:0]\elts_0_data_reg[31]_0 ;
  output [31:0]\elts_1_data_reg[31]_0 ;
  output [1:0]\elts_0_beats_reg[4]_0 ;
  input [0:0]SR;
  input clk;
  input sinkD_io_q_bits_last;
  input [19:0]Q;
  input valid_1_reg_0;
  input ioX_first_3;
  input valid_1;
  input sinkD_io_q_valid;
  input [4:0]D;
  input [5:0]\cdc_reg_reg[25] ;
  input valid_reg_reg;
  input source_valid_io_out;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]\tx_d_reg[7]_0 ;
  input [3:0]\tx_d_reg[11] ;
  input [3:0]\tx_d_reg[15] ;
  input [3:0]\tx_d_reg[19] ;
  input [1:0]\tx_d_reg[7]_1 ;
  input [1:0]\tx_d_reg[7]_2 ;
  input [3:0]\tx_d_reg[15]_0 ;
  input [3:0]\tx_d_reg[15]_1 ;
  input [1:0]\tx_d_reg[19]_0 ;
  input [2:0]\tx_d_reg[19]_1 ;
  input sync_0_reg;
  input [31:0]\state_reg[0] ;
  input [31:0]\elts_1_data_reg[31]_1 ;
  input [1:0]\elts_1_beats_reg[4]_0 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DI;
  wire [19:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [3:0]_ioX_allow_T_10;
  wire [5:0]\cdc_reg_reg[25] ;
  wire clk;
  wire \elts_0_beats[0]_i_1_n_0 ;
  wire \elts_0_beats[1]_i_1_n_0 ;
  wire \elts_0_beats[2]_i_1_n_0 ;
  wire \elts_0_beats_reg[1]_0 ;
  wire [1:0]\elts_0_beats_reg[4]_0 ;
  wire [31:0]\elts_0_data_reg[31]_0 ;
  wire elts_0_last_i_1_n_0;
  wire [2:0]elts_1_beats;
  wire [0:0]\elts_1_beats_reg[0]_0 ;
  wire [15:0]\elts_1_beats_reg[0]_1 ;
  wire [0:0]\elts_1_beats_reg[0]_2 ;
  wire [1:0]\elts_1_beats_reg[4]_0 ;
  wire [31:0]\elts_1_data_reg[31]_0 ;
  wire [31:0]\elts_1_data_reg[31]_1 ;
  wire elts_1_last;
  wire ioX_first_3;
  wire ioX_first_3_reg;
  wire [4:0]qd_q_io_deq_bits_beats;
  wire qd_q_io_deq_bits_last;
  wire qd_q_io_deq_valid;
  wire sinkD_io_q_bits_last;
  wire sinkD_io_q_valid;
  wire source_valid_io_out;
  wire [31:0]\state_reg[0] ;
  wire sync_0_reg;
  wire \tx_d[3]_i_2__0_n_0 ;
  wire \tx_d[3]_i_3_n_0 ;
  wire \tx_d[3]_i_4__0_n_0 ;
  wire \tx_d[3]_i_5__0_n_0 ;
  wire \tx_d[3]_i_6__0_n_0 ;
  wire \tx_d[3]_i_7__0_n_0 ;
  wire \tx_d[3]_i_8_n_0 ;
  wire \tx_d[3]_i_9_n_0 ;
  wire \tx_d[7]_i_4__0_n_0 ;
  wire \tx_d[7]_i_5__0_n_0 ;
  wire \tx_d[7]_i_8__0_n_0 ;
  wire \tx_d[7]_i_9_n_0 ;
  wire [3:0]\tx_d_reg[11] ;
  wire [3:0]\tx_d_reg[15] ;
  wire [3:0]\tx_d_reg[15]_0 ;
  wire [3:0]\tx_d_reg[15]_1 ;
  wire [3:0]\tx_d_reg[19] ;
  wire [1:0]\tx_d_reg[19]_0 ;
  wire [2:0]\tx_d_reg[19]_1 ;
  wire \tx_d_reg[3] ;
  wire \tx_d_reg[3]_i_1_n_0 ;
  wire \tx_d_reg[3]_i_1_n_1 ;
  wire \tx_d_reg[3]_i_1_n_2 ;
  wire \tx_d_reg[3]_i_1_n_3 ;
  wire [7:0]\tx_d_reg[7] ;
  wire [2:0]\tx_d_reg[7]_0 ;
  wire [1:0]\tx_d_reg[7]_1 ;
  wire [1:0]\tx_d_reg[7]_2 ;
  wire \tx_d_reg[7]_i_1_n_1 ;
  wire \tx_d_reg[7]_i_1_n_2 ;
  wire \tx_d_reg[7]_i_1_n_3 ;
  wire valid_0_i_1_n_0;
  wire valid_0_i_22_n_0;
  wire valid_0_i_23_n_0;
  wire valid_0_i_26_n_0;
  wire valid_0_i_27_n_0;
  wire valid_0_i_47_n_0;
  wire valid_0_i_48_n_0;
  wire valid_0_i_49_n_0;
  wire valid_0_i_50_n_0;
  wire valid_0_i_51_n_0;
  wire valid_0_reg_i_18_n_0;
  wire valid_0_reg_i_18_n_1;
  wire valid_0_reg_i_18_n_2;
  wire valid_0_reg_i_18_n_3;
  wire valid_0_reg_i_28_n_0;
  wire valid_0_reg_i_28_n_1;
  wire valid_0_reg_i_28_n_2;
  wire valid_0_reg_i_28_n_3;
  wire valid_0_reg_i_29_n_0;
  wire valid_0_reg_i_29_n_1;
  wire valid_0_reg_i_29_n_2;
  wire valid_0_reg_i_29_n_3;
  wire valid_0_reg_i_2_n_2;
  wire valid_0_reg_i_2_n_3;
  wire valid_0_reg_i_34_n_0;
  wire valid_0_reg_i_34_n_1;
  wire valid_0_reg_i_34_n_2;
  wire valid_0_reg_i_34_n_3;
  wire valid_0_reg_i_35_n_0;
  wire valid_0_reg_i_35_n_1;
  wire valid_0_reg_i_35_n_2;
  wire valid_0_reg_i_35_n_3;
  wire valid_0_reg_i_3_n_0;
  wire valid_0_reg_i_3_n_1;
  wire valid_0_reg_i_3_n_2;
  wire valid_0_reg_i_3_n_3;
  wire valid_0_reg_i_9_n_0;
  wire valid_0_reg_i_9_n_1;
  wire valid_0_reg_i_9_n_2;
  wire valid_0_reg_i_9_n_3;
  wire valid_1;
  wire valid_1_i_1_n_0;
  wire valid_1_reg_0;
  wire valid_reg_reg;
  wire wen;
  wire wen_1;
  wire [3:1]NLW_valid_0_reg_i_19_CO_UNCONNECTED;
  wire [3:0]NLW_valid_0_reg_i_19_O_UNCONNECTED;
  wire [3:3]NLW_valid_0_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_valid_0_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_valid_0_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_valid_0_reg_i_9_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_beats[0]_i_1 
       (.I0(elts_1_beats[0]),
        .I1(\elts_0_beats_reg[1]_0 ),
        .I2(D[0]),
        .O(\elts_0_beats[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_beats[1]_i_1 
       (.I0(elts_1_beats[1]),
        .I1(\elts_0_beats_reg[1]_0 ),
        .I2(D[1]),
        .O(\elts_0_beats[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_beats[2]_i_1 
       (.I0(elts_1_beats[2]),
        .I1(\elts_0_beats_reg[1]_0 ),
        .I2(D[2]),
        .O(\elts_0_beats[2]_i_1_n_0 ));
  FDRE \elts_0_beats_reg[0] 
       (.C(clk),
        .CE(wen),
        .D(\elts_0_beats[0]_i_1_n_0 ),
        .Q(qd_q_io_deq_bits_beats[0]),
        .R(1'b0));
  FDRE \elts_0_beats_reg[1] 
       (.C(clk),
        .CE(wen),
        .D(\elts_0_beats[1]_i_1_n_0 ),
        .Q(qd_q_io_deq_bits_beats[1]),
        .R(1'b0));
  FDRE \elts_0_beats_reg[2] 
       (.C(clk),
        .CE(wen),
        .D(\elts_0_beats[2]_i_1_n_0 ),
        .Q(qd_q_io_deq_bits_beats[2]),
        .R(1'b0));
  FDRE \elts_0_beats_reg[3] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_beats_reg[4]_0 [0]),
        .Q(qd_q_io_deq_bits_beats[3]),
        .R(1'b0));
  FDRE \elts_0_beats_reg[4] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_beats_reg[4]_0 [1]),
        .Q(qd_q_io_deq_bits_beats[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0E000E0E2E222E2E)) 
    \elts_0_data[31]_i_1 
       (.I0(sinkD_io_q_valid),
        .I1(\elts_0_beats_reg[1]_0 ),
        .I2(valid_1),
        .I3(\elts_1_beats_reg[0]_0 ),
        .I4(ioX_first_3),
        .I5(qd_q_io_deq_valid),
        .O(wen));
  FDRE \elts_0_data_reg[0] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [0]),
        .Q(\elts_1_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \elts_0_data_reg[10] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [10]),
        .Q(\elts_1_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \elts_0_data_reg[11] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [11]),
        .Q(\elts_1_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \elts_0_data_reg[12] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [12]),
        .Q(\elts_1_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \elts_0_data_reg[13] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [13]),
        .Q(\elts_1_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \elts_0_data_reg[14] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [14]),
        .Q(\elts_1_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \elts_0_data_reg[15] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [15]),
        .Q(\elts_1_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \elts_0_data_reg[16] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [16]),
        .Q(\elts_1_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \elts_0_data_reg[17] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [17]),
        .Q(\elts_1_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \elts_0_data_reg[18] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [18]),
        .Q(\elts_1_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \elts_0_data_reg[19] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [19]),
        .Q(\elts_1_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \elts_0_data_reg[1] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [1]),
        .Q(\elts_1_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \elts_0_data_reg[20] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [20]),
        .Q(\elts_1_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \elts_0_data_reg[21] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [21]),
        .Q(\elts_1_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \elts_0_data_reg[22] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [22]),
        .Q(\elts_1_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \elts_0_data_reg[23] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [23]),
        .Q(\elts_1_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \elts_0_data_reg[24] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [24]),
        .Q(\elts_1_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \elts_0_data_reg[25] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [25]),
        .Q(\elts_1_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \elts_0_data_reg[26] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [26]),
        .Q(\elts_1_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \elts_0_data_reg[27] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [27]),
        .Q(\elts_1_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \elts_0_data_reg[28] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [28]),
        .Q(\elts_1_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \elts_0_data_reg[29] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [29]),
        .Q(\elts_1_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \elts_0_data_reg[2] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [2]),
        .Q(\elts_1_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \elts_0_data_reg[30] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [30]),
        .Q(\elts_1_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \elts_0_data_reg[31] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [31]),
        .Q(\elts_1_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \elts_0_data_reg[3] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [3]),
        .Q(\elts_1_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \elts_0_data_reg[4] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [4]),
        .Q(\elts_1_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \elts_0_data_reg[5] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [5]),
        .Q(\elts_1_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \elts_0_data_reg[6] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [6]),
        .Q(\elts_1_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \elts_0_data_reg[7] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [7]),
        .Q(\elts_1_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \elts_0_data_reg[8] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [8]),
        .Q(\elts_1_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \elts_0_data_reg[9] 
       (.C(clk),
        .CE(wen),
        .D(\elts_1_data_reg[31]_1 [9]),
        .Q(\elts_1_data_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    elts_0_last_i_1
       (.I0(elts_1_last),
        .I1(\elts_0_beats_reg[1]_0 ),
        .I2(sinkD_io_q_bits_last),
        .O(elts_0_last_i_1_n_0));
  FDRE elts_0_last_reg
       (.C(clk),
        .CE(wen),
        .D(elts_0_last_i_1_n_0),
        .Q(qd_q_io_deq_bits_last),
        .R(1'b0));
  FDRE \elts_1_beats_reg[0] 
       (.C(clk),
        .CE(wen_1),
        .D(D[0]),
        .Q(elts_1_beats[0]),
        .R(1'b0));
  FDRE \elts_1_beats_reg[1] 
       (.C(clk),
        .CE(wen_1),
        .D(D[1]),
        .Q(elts_1_beats[1]),
        .R(1'b0));
  FDRE \elts_1_beats_reg[2] 
       (.C(clk),
        .CE(wen_1),
        .D(D[2]),
        .Q(elts_1_beats[2]),
        .R(1'b0));
  FDRE \elts_1_beats_reg[3] 
       (.C(clk),
        .CE(wen_1),
        .D(D[3]),
        .Q(\elts_0_beats_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \elts_1_beats_reg[4] 
       (.C(clk),
        .CE(wen_1),
        .D(D[4]),
        .Q(\elts_0_beats_reg[4]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880080)) 
    \elts_1_data[31]_i_1 
       (.I0(valid_1_reg_0),
        .I1(qd_q_io_deq_valid),
        .I2(ioX_first_3),
        .I3(\elts_1_beats_reg[0]_0 ),
        .I4(valid_1),
        .O(wen_1));
  FDRE \elts_1_data_reg[0] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [0]),
        .Q(\elts_0_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \elts_1_data_reg[10] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [10]),
        .Q(\elts_0_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \elts_1_data_reg[11] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [11]),
        .Q(\elts_0_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \elts_1_data_reg[12] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [12]),
        .Q(\elts_0_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \elts_1_data_reg[13] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [13]),
        .Q(\elts_0_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \elts_1_data_reg[14] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [14]),
        .Q(\elts_0_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \elts_1_data_reg[15] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [15]),
        .Q(\elts_0_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \elts_1_data_reg[16] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [16]),
        .Q(\elts_0_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \elts_1_data_reg[17] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [17]),
        .Q(\elts_0_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \elts_1_data_reg[18] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [18]),
        .Q(\elts_0_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \elts_1_data_reg[19] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [19]),
        .Q(\elts_0_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \elts_1_data_reg[1] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [1]),
        .Q(\elts_0_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \elts_1_data_reg[20] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [20]),
        .Q(\elts_0_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \elts_1_data_reg[21] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [21]),
        .Q(\elts_0_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \elts_1_data_reg[22] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [22]),
        .Q(\elts_0_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \elts_1_data_reg[23] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [23]),
        .Q(\elts_0_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \elts_1_data_reg[24] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [24]),
        .Q(\elts_0_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \elts_1_data_reg[25] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [25]),
        .Q(\elts_0_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \elts_1_data_reg[26] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [26]),
        .Q(\elts_0_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \elts_1_data_reg[27] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [27]),
        .Q(\elts_0_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \elts_1_data_reg[28] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [28]),
        .Q(\elts_0_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \elts_1_data_reg[29] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [29]),
        .Q(\elts_0_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \elts_1_data_reg[2] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [2]),
        .Q(\elts_0_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \elts_1_data_reg[30] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [30]),
        .Q(\elts_0_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \elts_1_data_reg[31] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [31]),
        .Q(\elts_0_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \elts_1_data_reg[3] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [3]),
        .Q(\elts_0_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \elts_1_data_reg[4] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [4]),
        .Q(\elts_0_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \elts_1_data_reg[5] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [5]),
        .Q(\elts_0_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \elts_1_data_reg[6] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [6]),
        .Q(\elts_0_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \elts_1_data_reg[7] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [7]),
        .Q(\elts_0_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \elts_1_data_reg[8] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [8]),
        .Q(\elts_0_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \elts_1_data_reg[9] 
       (.C(clk),
        .CE(wen_1),
        .D(\state_reg[0] [9]),
        .Q(\elts_0_data_reg[31]_0 [9]),
        .R(1'b0));
  FDRE elts_1_last_reg
       (.C(clk),
        .CE(wen_1),
        .D(sinkD_io_q_bits_last),
        .Q(elts_1_last),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hF0F0B8F8)) 
    ioX_first_3_i_1
       (.I0(qd_q_io_deq_bits_last),
        .I1(qd_q_io_deq_valid),
        .I2(ioX_first_3),
        .I3(\elts_1_beats_reg[0]_0 ),
        .I4(valid_1),
        .O(ioX_first_3_reg));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \tx_d[11]_i_10 
       (.I0(valid_1),
        .I1(\elts_1_beats_reg[0]_0 ),
        .I2(ioX_first_3),
        .I3(qd_q_io_deq_valid),
        .O(\tx_d_reg[3] ));
  LUT6 #(
    .INIT(64'hBA20202020202020)) 
    \tx_d[3]_i_2__0 
       (.I0(Q[2]),
        .I1(qd_q_io_deq_bits_beats[2]),
        .I2(\tx_d_reg[3] ),
        .I3(\cdc_reg_reg[25] [2]),
        .I4(valid_reg_reg),
        .I5(source_valid_io_out),
        .O(\tx_d[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBA20202020202020)) 
    \tx_d[3]_i_3 
       (.I0(Q[1]),
        .I1(qd_q_io_deq_bits_beats[1]),
        .I2(\tx_d_reg[3] ),
        .I3(\cdc_reg_reg[25] [1]),
        .I4(valid_reg_reg),
        .I5(source_valid_io_out),
        .O(\tx_d[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0B00000000000000)) 
    \tx_d[3]_i_4__0 
       (.I0(Q[0]),
        .I1(qd_q_io_deq_bits_beats[0]),
        .I2(valid_1),
        .I3(\elts_1_beats_reg[0]_0 ),
        .I4(ioX_first_3),
        .I5(qd_q_io_deq_valid),
        .O(\tx_d[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \tx_d[3]_i_5__0 
       (.I0(qd_q_io_deq_bits_beats[0]),
        .I1(valid_1),
        .I2(\elts_1_beats_reg[0]_0 ),
        .I3(ioX_first_3),
        .I4(qd_q_io_deq_valid),
        .I5(Q[0]),
        .O(\tx_d[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966696696996966)) 
    \tx_d[3]_i_6__0 
       (.I0(\tx_d[3]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(qd_q_io_deq_bits_beats[3]),
        .I3(\tx_d_reg[3] ),
        .I4(\cdc_reg_reg[25] [3]),
        .I5(sync_0_reg),
        .O(\tx_d[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966696696996966)) 
    \tx_d[3]_i_7__0 
       (.I0(\tx_d[3]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(qd_q_io_deq_bits_beats[2]),
        .I3(\tx_d_reg[3] ),
        .I4(\cdc_reg_reg[25] [2]),
        .I5(sync_0_reg),
        .O(\tx_d[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966696696996966)) 
    \tx_d[3]_i_8 
       (.I0(\tx_d[3]_i_4__0_n_0 ),
        .I1(Q[1]),
        .I2(qd_q_io_deq_bits_beats[1]),
        .I3(\tx_d_reg[3] ),
        .I4(\cdc_reg_reg[25] [1]),
        .I5(sync_0_reg),
        .O(\tx_d[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A6A6A6A)) 
    \tx_d[3]_i_9 
       (.I0(Q[0]),
        .I1(\tx_d_reg[3] ),
        .I2(qd_q_io_deq_bits_beats[0]),
        .I3(source_valid_io_out),
        .I4(valid_reg_reg),
        .I5(\cdc_reg_reg[25] [0]),
        .O(\tx_d[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBA20202020202020)) 
    \tx_d[7]_i_4__0 
       (.I0(Q[4]),
        .I1(qd_q_io_deq_bits_beats[4]),
        .I2(\tx_d_reg[3] ),
        .I3(\cdc_reg_reg[25] [4]),
        .I4(valid_reg_reg),
        .I5(source_valid_io_out),
        .O(\tx_d[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBA20202020202020)) 
    \tx_d[7]_i_5__0 
       (.I0(Q[3]),
        .I1(qd_q_io_deq_bits_beats[3]),
        .I2(\tx_d_reg[3] ),
        .I3(\cdc_reg_reg[25] [3]),
        .I4(valid_reg_reg),
        .I5(source_valid_io_out),
        .O(\tx_d[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \tx_d[7]_i_8__0 
       (.I0(\tx_d[7]_i_4__0_n_0 ),
        .I1(Q[5]),
        .I2(source_valid_io_out),
        .I3(valid_reg_reg),
        .I4(\cdc_reg_reg[25] [5]),
        .I5(\tx_d_reg[3] ),
        .O(\tx_d[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6966696696996966)) 
    \tx_d[7]_i_9 
       (.I0(\tx_d[7]_i_5__0_n_0 ),
        .I1(Q[4]),
        .I2(qd_q_io_deq_bits_beats[4]),
        .I3(\tx_d_reg[3] ),
        .I4(\cdc_reg_reg[25] [4]),
        .I5(sync_0_reg),
        .O(\tx_d[7]_i_9_n_0 ));
  CARRY4 \tx_d_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tx_d_reg[3]_i_1_n_0 ,\tx_d_reg[3]_i_1_n_1 ,\tx_d_reg[3]_i_1_n_2 ,\tx_d_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_d[3]_i_2__0_n_0 ,\tx_d[3]_i_3_n_0 ,\tx_d[3]_i_4__0_n_0 ,\tx_d[3]_i_5__0_n_0 }),
        .O(\tx_d_reg[7] [3:0]),
        .S({\tx_d[3]_i_6__0_n_0 ,\tx_d[3]_i_7__0_n_0 ,\tx_d[3]_i_8_n_0 ,\tx_d[3]_i_9_n_0 }));
  CARRY4 \tx_d_reg[7]_i_1 
       (.CI(\tx_d_reg[3]_i_1_n_0 ),
        .CO({CO,\tx_d_reg[7]_i_1_n_1 ,\tx_d_reg[7]_i_1_n_2 ,\tx_d_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tx_d[7]_i_4__0_n_0 ,\tx_d[7]_i_5__0_n_0 }),
        .O(\tx_d_reg[7] [7:4]),
        .S({S,\tx_d[7]_i_8__0_n_0 ,\tx_d[7]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'hAEAEAEAEFCFCAEFC)) 
    valid_0_i_1
       (.I0(qd_q_io_deq_valid),
        .I1(sinkD_io_q_valid),
        .I2(\elts_0_beats_reg[1]_0 ),
        .I3(ioX_first_3),
        .I4(\elts_1_beats_reg[0]_0 ),
        .I5(valid_1),
        .O(valid_0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_22
       (.I0(_ioX_allow_T_10[3]),
        .I1(_ioX_allow_T_10[2]),
        .O(valid_0_i_22_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    valid_0_i_23
       (.I0(_ioX_allow_T_10[1]),
        .I1(_ioX_allow_T_10[0]),
        .O(valid_0_i_23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_26
       (.I0(_ioX_allow_T_10[2]),
        .I1(_ioX_allow_T_10[3]),
        .O(valid_0_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    valid_0_i_27
       (.I0(_ioX_allow_T_10[0]),
        .I1(_ioX_allow_T_10[1]),
        .O(valid_0_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    valid_0_i_47
       (.I0(Q[4]),
        .I1(qd_q_io_deq_bits_beats[4]),
        .O(valid_0_i_47_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    valid_0_i_48
       (.I0(Q[3]),
        .I1(qd_q_io_deq_bits_beats[3]),
        .O(valid_0_i_48_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    valid_0_i_49
       (.I0(Q[2]),
        .I1(qd_q_io_deq_bits_beats[2]),
        .O(valid_0_i_49_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    valid_0_i_50
       (.I0(Q[1]),
        .I1(qd_q_io_deq_bits_beats[1]),
        .O(valid_0_i_50_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    valid_0_i_51
       (.I0(Q[0]),
        .I1(qd_q_io_deq_bits_beats[0]),
        .O(valid_0_i_51_n_0));
  FDRE valid_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_0_i_1_n_0),
        .Q(qd_q_io_deq_valid),
        .R(SR));
  CARRY4 valid_0_reg_i_18
       (.CI(valid_0_reg_i_28_n_0),
        .CO({valid_0_reg_i_18_n_0,valid_0_reg_i_18_n_1,valid_0_reg_i_18_n_2,valid_0_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(\elts_1_beats_reg[0]_1 [15:12]),
        .S(\tx_d_reg[19] ));
  CARRY4 valid_0_reg_i_19
       (.CI(valid_0_reg_i_18_n_0),
        .CO({NLW_valid_0_reg_i_19_CO_UNCONNECTED[3:1],\elts_1_beats_reg[0]_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_valid_0_reg_i_19_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 valid_0_reg_i_2
       (.CI(valid_0_reg_i_3_n_0),
        .CO({NLW_valid_0_reg_i_2_CO_UNCONNECTED[3],\elts_1_beats_reg[0]_0 ,valid_0_reg_i_2_n_2,valid_0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tx_d_reg[19]_0 }),
        .O(NLW_valid_0_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,\tx_d_reg[19]_1 }));
  CARRY4 valid_0_reg_i_28
       (.CI(valid_0_reg_i_29_n_0),
        .CO({valid_0_reg_i_28_n_0,valid_0_reg_i_28_n_1,valid_0_reg_i_28_n_2,valid_0_reg_i_28_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\elts_1_beats_reg[0]_1 [11:8]),
        .S(\tx_d_reg[15] ));
  CARRY4 valid_0_reg_i_29
       (.CI(valid_0_reg_i_34_n_0),
        .CO({valid_0_reg_i_29_n_0,valid_0_reg_i_29_n_1,valid_0_reg_i_29_n_2,valid_0_reg_i_29_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\elts_1_beats_reg[0]_1 [7:4]),
        .S(\tx_d_reg[11] ));
  CARRY4 valid_0_reg_i_3
       (.CI(valid_0_reg_i_9_n_0),
        .CO({valid_0_reg_i_3_n_0,valid_0_reg_i_3_n_1,valid_0_reg_i_3_n_2,valid_0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\tx_d_reg[15]_0 ),
        .O(NLW_valid_0_reg_i_3_O_UNCONNECTED[3:0]),
        .S(\tx_d_reg[15]_1 ));
  CARRY4 valid_0_reg_i_34
       (.CI(valid_0_reg_i_35_n_0),
        .CO({valid_0_reg_i_34_n_0,valid_0_reg_i_34_n_1,valid_0_reg_i_34_n_2,valid_0_reg_i_34_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\elts_1_beats_reg[0]_1 [3:0]),
        .S({\tx_d_reg[7]_0 ,valid_0_i_47_n_0}));
  CARRY4 valid_0_reg_i_35
       (.CI(1'b0),
        .CO({valid_0_reg_i_35_n_0,valid_0_reg_i_35_n_1,valid_0_reg_i_35_n_2,valid_0_reg_i_35_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(_ioX_allow_T_10),
        .S({valid_0_i_48_n_0,valid_0_i_49_n_0,valid_0_i_50_n_0,valid_0_i_51_n_0}));
  CARRY4 valid_0_reg_i_9
       (.CI(1'b0),
        .CO({valid_0_reg_i_9_n_0,valid_0_reg_i_9_n_1,valid_0_reg_i_9_n_2,valid_0_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({\tx_d_reg[7]_1 ,valid_0_i_22_n_0,valid_0_i_23_n_0}),
        .O(NLW_valid_0_reg_i_9_O_UNCONNECTED[3:0]),
        .S({\tx_d_reg[7]_2 ,valid_0_i_26_n_0,valid_0_i_27_n_0}));
  LUT6 #(
    .INIT(64'hF8F8F8F80000F800)) 
    valid_1_i_1
       (.I0(qd_q_io_deq_valid),
        .I1(valid_1_reg_0),
        .I2(\elts_0_beats_reg[1]_0 ),
        .I3(ioX_first_3),
        .I4(\elts_1_beats_reg[0]_0 ),
        .I5(valid_1),
        .O(valid_1_i_1_n_0));
  FDRE valid_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_1_i_1_n_0),
        .Q(\elts_0_beats_reg[1]_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "FPGA_ShiftQueue" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ShiftQueue_7
   (rxQ_io_deq_valid,
    valid_1,
    \elts_1_data_reg[31]_0 ,
    E,
    elts_1_last_reg,
    \readys_mask_reg[3] ,
    \rx_c_reg[11] ,
    \elts_1_data_reg[20]_0 ,
    \elts_1_data_reg[20]_1 ,
    \elts_1_data_reg[20]_2 ,
    D,
    \rx_e_reg[7] ,
    DI,
    \rx_b_reg[15] ,
    \rx_a_reg[15] ,
    \elts_1_data_reg[27]_0 ,
    \elts_1_data_reg[30]_0 ,
    \elts_1_data_reg[27]_1 ,
    \elts_1_data_reg[27]_2 ,
    \elts_1_data_reg[29]_0 ,
    \elts_1_data_reg[27]_3 ,
    \elts_1_data_reg[30]_1 ,
    \elts_1_data_reg[27]_4 ,
    \elts_1_data_reg[30]_2 ,
    \elts_1_data_reg[22]_0 ,
    \elts_1_data_reg[23]_0 ,
    \elts_1_data_reg[22]_1 ,
    \elts_1_data_reg[24]_0 ,
    \elts_1_data_reg[22]_2 ,
    \elts_1_data_reg[24]_1 ,
    \elts_1_data_reg[25]_0 ,
    \elts_1_data_reg[25]_1 ,
    \elts_1_data_reg[22]_3 ,
    \elts_1_data_reg[20]_3 ,
    \elts_1_data_reg[18]_0 ,
    \elts_1_data_reg[19]_0 ,
    \elts_1_data_reg[17]_0 ,
    \elts_1_data_reg[12]_0 ,
    \elts_1_data_reg[13]_0 ,
    \elts_1_data_reg[13]_1 ,
    \elts_1_data_reg[14]_0 ,
    \elts_1_data_reg[15]_0 ,
    \elts_1_data_reg[13]_2 ,
    \elts_1_data_reg[15]_1 ,
    \elts_1_data_reg[15]_2 ,
    \elts_1_data_reg[12]_1 ,
    \elts_1_data_reg[15]_3 ,
    \elts_1_data_reg[10]_0 ,
    \elts_1_data_reg[8]_0 ,
    \elts_1_data_reg[9]_0 ,
    \elts_1_data_reg[7]_0 ,
    \elts_1_data_reg[9]_1 ,
    \elts_1_data_reg[7]_1 ,
    \elts_1_data_reg[10]_1 ,
    \elts_1_data_reg[7]_2 ,
    msb_hi_1,
    \elts_1_data_reg[31]_1 ,
    \elts_1_data_reg[19]_1 ,
    \elts_1_data_reg[20]_4 ,
    \elts_1_data_reg[8]_1 ,
    \elts_1_data_reg[10]_2 ,
    \elts_1_data_reg[7]_3 ,
    \elts_1_data_reg[25]_2 ,
    \elts_1_data_reg[25]_3 ,
    \elts_1_data_reg[23]_1 ,
    \elts_1_data_reg[29]_1 ,
    \rx_e_reg[15] ,
    \readys_mask_reg[5] ,
    \readys_mask_reg[3]_0 ,
    \rx_a_reg[19] ,
    \rx_a_reg[18] ,
    \rx_a_reg[17] ,
    \rx_a_reg[16] ,
    \rx_a_reg[15]_0 ,
    \rx_a_reg[14] ,
    \rx_a_reg[13] ,
    \rx_a_reg[12] ,
    \rx_a_reg[11] ,
    \rx_a_reg[10] ,
    \rx_a_reg[9] ,
    \rx_a_reg[8] ,
    \rx_a_reg[7] ,
    \rx_a_reg[6] ,
    \rx_a_reg[5] ,
    \rx_a_reg[4] ,
    \rx_a_reg[3] ,
    \rx_a_reg[2] ,
    \rx_a_reg[1] ,
    \rx_a_reg[0] ,
    \rx_b_reg[19] ,
    \rx_b_reg[18] ,
    \rx_b_reg[17] ,
    \rx_b_reg[16] ,
    \rx_b_reg[15]_0 ,
    \rx_b_reg[14] ,
    \rx_b_reg[13] ,
    \rx_b_reg[12] ,
    \rx_b_reg[11] ,
    \rx_b_reg[10] ,
    \rx_b_reg[9] ,
    \rx_b_reg[8] ,
    \rx_b_reg[7] ,
    \rx_b_reg[6] ,
    \rx_b_reg[5] ,
    \rx_b_reg[4] ,
    \rx_b_reg[3] ,
    \rx_b_reg[2] ,
    \rx_b_reg[1] ,
    \rx_b_reg[0] ,
    \rx_c_reg[19] ,
    \rx_c_reg[18] ,
    \rx_c_reg[17] ,
    \rx_c_reg[16] ,
    \rx_c_reg[15] ,
    \rx_c_reg[14] ,
    \rx_c_reg[13] ,
    \rx_c_reg[12] ,
    \rx_c_reg[11]_0 ,
    \rx_c_reg[10] ,
    \rx_c_reg[9] ,
    \rx_c_reg[8] ,
    \rx_c_reg[7] ,
    \rx_c_reg[6] ,
    \rx_c_reg[5] ,
    \rx_c_reg[4] ,
    \rx_c_reg[3] ,
    \rx_c_reg[2] ,
    \rx_c_reg[1] ,
    \rx_c_reg[0] ,
    \rx_d_reg[19] ,
    \rx_d_reg[18] ,
    \rx_d_reg[17] ,
    \rx_d_reg[16] ,
    \rx_d_reg[15] ,
    \rx_d_reg[14] ,
    \rx_d_reg[13] ,
    \rx_d_reg[12] ,
    \rx_d_reg[11] ,
    \rx_d_reg[10] ,
    \rx_d_reg[9] ,
    \rx_d_reg[8] ,
    \rx_d_reg[7] ,
    \rx_d_reg[6] ,
    \rx_d_reg[5] ,
    \rx_d_reg[4] ,
    \rx_d_reg[3] ,
    \rx_d_reg[2] ,
    \rx_d_reg[1] ,
    \rx_d_reg[0] ,
    \rx_e_reg[19] ,
    \rx_e_reg[18] ,
    \rx_e_reg[17] ,
    \rx_e_reg[16] ,
    \rx_e_reg[15]_0 ,
    \rx_e_reg[14] ,
    \rx_e_reg[13] ,
    \rx_e_reg[12] ,
    \rx_e_reg[11] ,
    \rx_e_reg[10] ,
    \rx_e_reg[9] ,
    \rx_e_reg[8] ,
    \rx_e_reg[7]_0 ,
    \rx_e_reg[6] ,
    \rx_e_reg[5] ,
    \rx_e_reg[4] ,
    \rx_e_reg[3] ,
    \rx_e_reg[2] ,
    \rx_e_reg[1] ,
    \rx_e_reg[0] ,
    \transferDataReg_reg[31] ,
    SR,
    valid_0_reg_0,
    clk,
    \xmit_reg[0] ,
    rx_e,
    rx_d,
    rx_c,
    rx_b,
    rx_a,
    ioX_cq_3_io_deq_valid,
    xmit,
    txBusy_reg,
    txBusy,
    Q,
    first,
    _readys_unready_T_8,
    \rx_e_reg[4]_0 ,
    \rx_a_reg[3]_0 ,
    \rx_a_reg[7]_0 ,
    \rx_a_reg[11]_0 ,
    sync_0_reg,
    \rx_a_reg[19]_0 ,
    \rx_b_reg[3]_0 ,
    \rx_b_reg[7]_0 ,
    \rx_b_reg[11]_0 ,
    sync_0_reg_0,
    \rx_b_reg[19]_0 ,
    \rx_c_reg[3]_0 ,
    \rx_c_reg[7]_0 ,
    \rx_c_reg[11]_1 ,
    \rx_c_reg[15]_0 ,
    \rx_c_reg[19]_0 ,
    \rx_d_reg[3]_0 ,
    \rx_d_reg[7]_0 ,
    \rx_d_reg[11]_0 ,
    \rx_d_reg[15]_0 ,
    \rx_d_reg[19]_0 ,
    S,
    \rx_e_reg[7]_1 ,
    \rx_e_reg[11]_0 ,
    \rx_e_reg[14]_0 ,
    \rx_e_reg[19]_0 ,
    sync_0_reg_1,
    \cdc_reg_reg[97] ,
    valid_0_reg_1);
  output rxQ_io_deq_valid;
  output valid_1;
  output \elts_1_data_reg[31]_0 ;
  output [0:0]E;
  output elts_1_last_reg;
  output \readys_mask_reg[3] ;
  output [3:0]\rx_c_reg[11] ;
  output \elts_1_data_reg[20]_0 ;
  output \elts_1_data_reg[20]_1 ;
  output \elts_1_data_reg[20]_2 ;
  output [3:0]D;
  output [1:0]\rx_e_reg[7] ;
  output [1:0]DI;
  output [3:0]\rx_b_reg[15] ;
  output [2:0]\rx_a_reg[15] ;
  output \elts_1_data_reg[27]_0 ;
  output \elts_1_data_reg[30]_0 ;
  output \elts_1_data_reg[27]_1 ;
  output \elts_1_data_reg[27]_2 ;
  output \elts_1_data_reg[29]_0 ;
  output \elts_1_data_reg[27]_3 ;
  output \elts_1_data_reg[30]_1 ;
  output \elts_1_data_reg[27]_4 ;
  output \elts_1_data_reg[30]_2 ;
  output \elts_1_data_reg[22]_0 ;
  output \elts_1_data_reg[23]_0 ;
  output \elts_1_data_reg[22]_1 ;
  output \elts_1_data_reg[24]_0 ;
  output \elts_1_data_reg[22]_2 ;
  output \elts_1_data_reg[24]_1 ;
  output \elts_1_data_reg[25]_0 ;
  output \elts_1_data_reg[25]_1 ;
  output \elts_1_data_reg[22]_3 ;
  output \elts_1_data_reg[20]_3 ;
  output \elts_1_data_reg[18]_0 ;
  output \elts_1_data_reg[19]_0 ;
  output \elts_1_data_reg[17]_0 ;
  output \elts_1_data_reg[12]_0 ;
  output \elts_1_data_reg[13]_0 ;
  output \elts_1_data_reg[13]_1 ;
  output \elts_1_data_reg[14]_0 ;
  output \elts_1_data_reg[15]_0 ;
  output \elts_1_data_reg[13]_2 ;
  output \elts_1_data_reg[15]_1 ;
  output \elts_1_data_reg[15]_2 ;
  output \elts_1_data_reg[12]_1 ;
  output \elts_1_data_reg[15]_3 ;
  output \elts_1_data_reg[10]_0 ;
  output \elts_1_data_reg[8]_0 ;
  output \elts_1_data_reg[9]_0 ;
  output \elts_1_data_reg[7]_0 ;
  output \elts_1_data_reg[9]_1 ;
  output \elts_1_data_reg[7]_1 ;
  output \elts_1_data_reg[10]_1 ;
  output \elts_1_data_reg[7]_2 ;
  output msb_hi_1;
  output \elts_1_data_reg[31]_1 ;
  output \elts_1_data_reg[19]_1 ;
  output \elts_1_data_reg[20]_4 ;
  output \elts_1_data_reg[8]_1 ;
  output \elts_1_data_reg[10]_2 ;
  output \elts_1_data_reg[7]_3 ;
  output \elts_1_data_reg[25]_2 ;
  output \elts_1_data_reg[25]_3 ;
  output \elts_1_data_reg[23]_1 ;
  output \elts_1_data_reg[29]_1 ;
  output \rx_e_reg[15] ;
  output \readys_mask_reg[5] ;
  output \readys_mask_reg[3]_0 ;
  output \rx_a_reg[19] ;
  output \rx_a_reg[18] ;
  output \rx_a_reg[17] ;
  output \rx_a_reg[16] ;
  output \rx_a_reg[15]_0 ;
  output \rx_a_reg[14] ;
  output \rx_a_reg[13] ;
  output \rx_a_reg[12] ;
  output \rx_a_reg[11] ;
  output \rx_a_reg[10] ;
  output \rx_a_reg[9] ;
  output \rx_a_reg[8] ;
  output \rx_a_reg[7] ;
  output \rx_a_reg[6] ;
  output \rx_a_reg[5] ;
  output \rx_a_reg[4] ;
  output \rx_a_reg[3] ;
  output \rx_a_reg[2] ;
  output \rx_a_reg[1] ;
  output \rx_a_reg[0] ;
  output \rx_b_reg[19] ;
  output \rx_b_reg[18] ;
  output \rx_b_reg[17] ;
  output \rx_b_reg[16] ;
  output \rx_b_reg[15]_0 ;
  output \rx_b_reg[14] ;
  output \rx_b_reg[13] ;
  output \rx_b_reg[12] ;
  output \rx_b_reg[11] ;
  output \rx_b_reg[10] ;
  output \rx_b_reg[9] ;
  output \rx_b_reg[8] ;
  output \rx_b_reg[7] ;
  output \rx_b_reg[6] ;
  output \rx_b_reg[5] ;
  output \rx_b_reg[4] ;
  output \rx_b_reg[3] ;
  output \rx_b_reg[2] ;
  output \rx_b_reg[1] ;
  output \rx_b_reg[0] ;
  output \rx_c_reg[19] ;
  output \rx_c_reg[18] ;
  output \rx_c_reg[17] ;
  output \rx_c_reg[16] ;
  output \rx_c_reg[15] ;
  output \rx_c_reg[14] ;
  output \rx_c_reg[13] ;
  output \rx_c_reg[12] ;
  output \rx_c_reg[11]_0 ;
  output \rx_c_reg[10] ;
  output \rx_c_reg[9] ;
  output \rx_c_reg[8] ;
  output \rx_c_reg[7] ;
  output \rx_c_reg[6] ;
  output \rx_c_reg[5] ;
  output \rx_c_reg[4] ;
  output \rx_c_reg[3] ;
  output \rx_c_reg[2] ;
  output \rx_c_reg[1] ;
  output \rx_c_reg[0] ;
  output \rx_d_reg[19] ;
  output \rx_d_reg[18] ;
  output \rx_d_reg[17] ;
  output \rx_d_reg[16] ;
  output \rx_d_reg[15] ;
  output \rx_d_reg[14] ;
  output \rx_d_reg[13] ;
  output \rx_d_reg[12] ;
  output \rx_d_reg[11] ;
  output \rx_d_reg[10] ;
  output \rx_d_reg[9] ;
  output \rx_d_reg[8] ;
  output \rx_d_reg[7] ;
  output \rx_d_reg[6] ;
  output \rx_d_reg[5] ;
  output \rx_d_reg[4] ;
  output \rx_d_reg[3] ;
  output \rx_d_reg[2] ;
  output \rx_d_reg[1] ;
  output \rx_d_reg[0] ;
  output \rx_e_reg[19] ;
  output \rx_e_reg[18] ;
  output \rx_e_reg[17] ;
  output \rx_e_reg[16] ;
  output \rx_e_reg[15]_0 ;
  output \rx_e_reg[14] ;
  output \rx_e_reg[13] ;
  output \rx_e_reg[12] ;
  output \rx_e_reg[11] ;
  output \rx_e_reg[10] ;
  output \rx_e_reg[9] ;
  output \rx_e_reg[8] ;
  output \rx_e_reg[7]_0 ;
  output \rx_e_reg[6] ;
  output \rx_e_reg[5] ;
  output \rx_e_reg[4] ;
  output \rx_e_reg[3] ;
  output \rx_e_reg[2] ;
  output \rx_e_reg[1] ;
  output \rx_e_reg[0] ;
  output [24:0]\transferDataReg_reg[31] ;
  input [0:0]SR;
  input valid_0_reg_0;
  input clk;
  input \xmit_reg[0] ;
  input [19:0]rx_e;
  input [19:0]rx_d;
  input [19:0]rx_c;
  input [19:0]rx_b;
  input [19:0]rx_a;
  input ioX_cq_3_io_deq_valid;
  input [1:0]xmit;
  input txBusy_reg;
  input txBusy;
  input [0:0]Q;
  input first;
  input [1:0]_readys_unready_T_8;
  input \rx_e_reg[4]_0 ;
  input [2:0]\rx_a_reg[3]_0 ;
  input [3:0]\rx_a_reg[7]_0 ;
  input [3:0]\rx_a_reg[11]_0 ;
  input [2:0]sync_0_reg;
  input [2:0]\rx_a_reg[19]_0 ;
  input [3:0]\rx_b_reg[3]_0 ;
  input [2:0]\rx_b_reg[7]_0 ;
  input [3:0]\rx_b_reg[11]_0 ;
  input [3:0]sync_0_reg_0;
  input [1:0]\rx_b_reg[19]_0 ;
  input [2:0]\rx_c_reg[3]_0 ;
  input [3:0]\rx_c_reg[7]_0 ;
  input [3:0]\rx_c_reg[11]_1 ;
  input [2:0]\rx_c_reg[15]_0 ;
  input [1:0]\rx_c_reg[19]_0 ;
  input [3:0]\rx_d_reg[3]_0 ;
  input [3:0]\rx_d_reg[7]_0 ;
  input [3:0]\rx_d_reg[11]_0 ;
  input [2:0]\rx_d_reg[15]_0 ;
  input [1:0]\rx_d_reg[19]_0 ;
  input [3:0]S;
  input [3:0]\rx_e_reg[7]_1 ;
  input [3:0]\rx_e_reg[11]_0 ;
  input [1:0]\rx_e_reg[14]_0 ;
  input [2:0]\rx_e_reg[19]_0 ;
  input sync_0_reg_1;
  input [15:0]\cdc_reg_reg[97] ;
  input [0:0]valid_0_reg_1;

  wire [3:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]_readys_unready_T_8;
  wire [18:1]_rx_T_1_a;
  wire [18:0]_rx_T_1_b;
  wire [18:2]_rx_T_1_c;
  wire [18:0]_rx_T_1_d;
  wire [18:0]_rx_T_1_e;
  wire [15:0]\cdc_reg_reg[97] ;
  wire clk;
  wire \elts_0_data[16]_i_2__0_n_0 ;
  wire [31:7]elts_1_data;
  wire \elts_1_data[10]_i_11_n_0 ;
  wire \elts_1_data[10]_i_2__0_n_0 ;
  wire \elts_1_data[10]_i_3_n_0 ;
  wire \elts_1_data[10]_i_4_n_0 ;
  wire \elts_1_data[10]_i_8_n_0 ;
  wire \elts_1_data[10]_i_9_n_0 ;
  wire \elts_1_data[12]_i_3_n_0 ;
  wire \elts_1_data[13]_i_2__0_n_0 ;
  wire \elts_1_data[13]_i_3_n_0 ;
  wire \elts_1_data[13]_i_5_n_0 ;
  wire \elts_1_data[14]_i_2__0_n_0 ;
  wire \elts_1_data[14]_i_4_n_0 ;
  wire \elts_1_data[14]_i_5_n_0 ;
  wire \elts_1_data[14]_i_6_n_0 ;
  wire \elts_1_data[14]_i_7_n_0 ;
  wire \elts_1_data[14]_i_9_n_0 ;
  wire \elts_1_data[15]_i_2__0_n_0 ;
  wire \elts_1_data[15]_i_3_n_0 ;
  wire \elts_1_data[15]_i_8_n_0 ;
  wire \elts_1_data[17]_i_2__0_n_0 ;
  wire \elts_1_data[17]_i_3__0_n_0 ;
  wire \elts_1_data[18]_i_10_n_0 ;
  wire \elts_1_data[18]_i_2__0_n_0 ;
  wire \elts_1_data[18]_i_3__0_n_0 ;
  wire \elts_1_data[18]_i_4_n_0 ;
  wire \elts_1_data[18]_i_5_n_0 ;
  wire \elts_1_data[18]_i_6__0_n_0 ;
  wire \elts_1_data[18]_i_7__0_n_0 ;
  wire \elts_1_data[18]_i_8__0_n_0 ;
  wire \elts_1_data[19]_i_2__0_n_0 ;
  wire \elts_1_data[19]_i_4_n_0 ;
  wire \elts_1_data[20]_i_10_n_0 ;
  wire \elts_1_data[20]_i_2__0_n_0 ;
  wire \elts_1_data[20]_i_3__0_n_0 ;
  wire \elts_1_data[20]_i_5_n_0 ;
  wire \elts_1_data[20]_i_6__0_n_0 ;
  wire \elts_1_data[22]_i_2__0_n_0 ;
  wire \elts_1_data[22]_i_3__0_n_0 ;
  wire \elts_1_data[23]_i_3__0_n_0 ;
  wire \elts_1_data[23]_i_4_n_0 ;
  wire \elts_1_data[23]_i_6__0_n_0 ;
  wire \elts_1_data[23]_i_8__0_n_0 ;
  wire \elts_1_data[24]_i_2__0_n_0 ;
  wire \elts_1_data[24]_i_4_n_0 ;
  wire \elts_1_data[24]_i_5_n_0 ;
  wire \elts_1_data[24]_i_6__0_n_0 ;
  wire \elts_1_data[25]_i_2__0_n_0 ;
  wire \elts_1_data[25]_i_4_n_0 ;
  wire \elts_1_data[25]_i_9__0_n_0 ;
  wire \elts_1_data[27]_i_3__0_n_0 ;
  wire \elts_1_data[27]_i_5_n_0 ;
  wire \elts_1_data[28]_i_2__0_n_0 ;
  wire \elts_1_data[28]_i_3__0_n_0 ;
  wire \elts_1_data[28]_i_4_n_0 ;
  wire \elts_1_data[28]_i_5_n_0 ;
  wire \elts_1_data[28]_i_7__0_n_0 ;
  wire \elts_1_data[28]_i_8__0_n_0 ;
  wire \elts_1_data[29]_i_2__0_n_0 ;
  wire \elts_1_data[29]_i_3__0_n_0 ;
  wire \elts_1_data[29]_i_4_n_0 ;
  wire \elts_1_data[29]_i_5_n_0 ;
  wire \elts_1_data[29]_i_6__0_n_0 ;
  wire \elts_1_data[29]_i_8__0_n_0 ;
  wire \elts_1_data[30]_i_2__0_n_0 ;
  wire \elts_1_data[30]_i_3__0_n_0 ;
  wire \elts_1_data[30]_i_8__0_n_0 ;
  wire \elts_1_data[30]_i_9__0_n_0 ;
  wire \elts_1_data[7]_i_2__0_n_0 ;
  wire \elts_1_data[7]_i_3_n_0 ;
  wire \elts_1_data[7]_i_4_n_0 ;
  wire \elts_1_data[7]_i_6_n_0 ;
  wire \elts_1_data[8]_i_3_n_0 ;
  wire \elts_1_data[8]_i_4_n_0 ;
  wire \elts_1_data[8]_i_6_n_0 ;
  wire \elts_1_data[8]_i_7_n_0 ;
  wire \elts_1_data[9]_i_2__0_n_0 ;
  wire \elts_1_data[9]_i_4_n_0 ;
  wire \elts_1_data[9]_i_7_n_0 ;
  wire \elts_1_data_reg[10]_0 ;
  wire \elts_1_data_reg[10]_1 ;
  wire \elts_1_data_reg[10]_2 ;
  wire \elts_1_data_reg[12]_0 ;
  wire \elts_1_data_reg[12]_1 ;
  wire \elts_1_data_reg[13]_0 ;
  wire \elts_1_data_reg[13]_1 ;
  wire \elts_1_data_reg[13]_2 ;
  wire \elts_1_data_reg[14]_0 ;
  wire \elts_1_data_reg[15]_0 ;
  wire \elts_1_data_reg[15]_1 ;
  wire \elts_1_data_reg[15]_2 ;
  wire \elts_1_data_reg[15]_3 ;
  wire \elts_1_data_reg[17]_0 ;
  wire \elts_1_data_reg[18]_0 ;
  wire \elts_1_data_reg[19]_0 ;
  wire \elts_1_data_reg[19]_1 ;
  wire \elts_1_data_reg[20]_0 ;
  wire \elts_1_data_reg[20]_1 ;
  wire \elts_1_data_reg[20]_2 ;
  wire \elts_1_data_reg[20]_3 ;
  wire \elts_1_data_reg[20]_4 ;
  wire \elts_1_data_reg[22]_0 ;
  wire \elts_1_data_reg[22]_1 ;
  wire \elts_1_data_reg[22]_2 ;
  wire \elts_1_data_reg[22]_3 ;
  wire \elts_1_data_reg[23]_0 ;
  wire \elts_1_data_reg[23]_1 ;
  wire \elts_1_data_reg[24]_0 ;
  wire \elts_1_data_reg[24]_1 ;
  wire \elts_1_data_reg[25]_0 ;
  wire \elts_1_data_reg[25]_1 ;
  wire \elts_1_data_reg[25]_2 ;
  wire \elts_1_data_reg[25]_3 ;
  wire \elts_1_data_reg[27]_0 ;
  wire \elts_1_data_reg[27]_1 ;
  wire \elts_1_data_reg[27]_2 ;
  wire \elts_1_data_reg[27]_3 ;
  wire \elts_1_data_reg[27]_4 ;
  wire \elts_1_data_reg[29]_0 ;
  wire \elts_1_data_reg[29]_1 ;
  wire \elts_1_data_reg[30]_0 ;
  wire \elts_1_data_reg[30]_1 ;
  wire \elts_1_data_reg[30]_2 ;
  wire \elts_1_data_reg[31]_0 ;
  wire \elts_1_data_reg[31]_1 ;
  wire \elts_1_data_reg[7]_0 ;
  wire \elts_1_data_reg[7]_1 ;
  wire \elts_1_data_reg[7]_2 ;
  wire \elts_1_data_reg[7]_3 ;
  wire \elts_1_data_reg[8]_0 ;
  wire \elts_1_data_reg[8]_1 ;
  wire \elts_1_data_reg[9]_0 ;
  wire \elts_1_data_reg[9]_1 ;
  wire elts_1_last_reg;
  wire first;
  wire ioX_cq_3_io_deq_valid;
  wire msb_hi_1;
  wire msb_hi_11;
  wire msb_hi_13;
  wire msb_hi_15;
  wire msb_hi_19;
  wire msb_hi_21;
  wire msb_hi_23;
  wire msb_hi_27;
  wire msb_hi_29;
  wire msb_hi_3;
  wire msb_hi_31;
  wire msb_hi_35;
  wire msb_hi_37;
  wire msb_hi_39;
  wire msb_hi_5;
  wire msb_hi_7;
  wire msb_lo_12;
  wire msb_lo_20;
  wire msb_lo_28;
  wire msb_lo_36;
  wire msb_lo_4;
  wire [31:7]p_0_in;
  wire \readys_mask_reg[3] ;
  wire \readys_mask_reg[3]_0 ;
  wire \readys_mask_reg[5] ;
  wire rxQ_io_deq_valid;
  wire [19:0]rx_a;
  wire \rx_a[15]_i_9_n_0 ;
  wire \rx_a[19]_i_10_n_0 ;
  wire \rx_a[19]_i_4_n_0 ;
  wire \rx_a[3]_i_8_n_0 ;
  wire \rx_a_reg[0] ;
  wire \rx_a_reg[10] ;
  wire \rx_a_reg[11] ;
  wire [3:0]\rx_a_reg[11]_0 ;
  wire \rx_a_reg[11]_i_2__0_n_0 ;
  wire \rx_a_reg[11]_i_2__0_n_1 ;
  wire \rx_a_reg[11]_i_2__0_n_2 ;
  wire \rx_a_reg[11]_i_2__0_n_3 ;
  wire \rx_a_reg[11]_i_2__0_n_4 ;
  wire \rx_a_reg[11]_i_2__0_n_5 ;
  wire \rx_a_reg[11]_i_2__0_n_6 ;
  wire \rx_a_reg[11]_i_2__0_n_7 ;
  wire \rx_a_reg[12] ;
  wire \rx_a_reg[13] ;
  wire \rx_a_reg[14] ;
  wire [2:0]\rx_a_reg[15] ;
  wire \rx_a_reg[15]_0 ;
  wire \rx_a_reg[15]_i_2__0_n_0 ;
  wire \rx_a_reg[15]_i_2__0_n_1 ;
  wire \rx_a_reg[15]_i_2__0_n_2 ;
  wire \rx_a_reg[15]_i_2__0_n_3 ;
  wire \rx_a_reg[15]_i_2__0_n_4 ;
  wire \rx_a_reg[15]_i_2__0_n_5 ;
  wire \rx_a_reg[15]_i_2__0_n_6 ;
  wire \rx_a_reg[15]_i_2__0_n_7 ;
  wire \rx_a_reg[16] ;
  wire \rx_a_reg[17] ;
  wire \rx_a_reg[18] ;
  wire \rx_a_reg[19] ;
  wire [2:0]\rx_a_reg[19]_0 ;
  wire \rx_a_reg[19]_i_2_n_0 ;
  wire \rx_a_reg[19]_i_2_n_1 ;
  wire \rx_a_reg[19]_i_2_n_2 ;
  wire \rx_a_reg[19]_i_2_n_3 ;
  wire \rx_a_reg[19]_i_2_n_4 ;
  wire \rx_a_reg[19]_i_2_n_5 ;
  wire \rx_a_reg[19]_i_2_n_6 ;
  wire \rx_a_reg[19]_i_2_n_7 ;
  wire \rx_a_reg[1] ;
  wire \rx_a_reg[2] ;
  wire \rx_a_reg[3] ;
  wire [2:0]\rx_a_reg[3]_0 ;
  wire \rx_a_reg[3]_i_2_n_0 ;
  wire \rx_a_reg[3]_i_2_n_1 ;
  wire \rx_a_reg[3]_i_2_n_2 ;
  wire \rx_a_reg[3]_i_2_n_3 ;
  wire \rx_a_reg[3]_i_2_n_4 ;
  wire \rx_a_reg[3]_i_2_n_5 ;
  wire \rx_a_reg[3]_i_2_n_6 ;
  wire \rx_a_reg[3]_i_2_n_7 ;
  wire \rx_a_reg[4] ;
  wire \rx_a_reg[5] ;
  wire \rx_a_reg[6] ;
  wire \rx_a_reg[7] ;
  wire [3:0]\rx_a_reg[7]_0 ;
  wire \rx_a_reg[7]_i_2__0_n_0 ;
  wire \rx_a_reg[7]_i_2__0_n_1 ;
  wire \rx_a_reg[7]_i_2__0_n_2 ;
  wire \rx_a_reg[7]_i_2__0_n_3 ;
  wire \rx_a_reg[7]_i_2__0_n_4 ;
  wire \rx_a_reg[7]_i_2__0_n_5 ;
  wire \rx_a_reg[7]_i_2__0_n_6 ;
  wire \rx_a_reg[7]_i_2__0_n_7 ;
  wire \rx_a_reg[8] ;
  wire \rx_a_reg[9] ;
  wire [19:0]rx_b;
  wire \rx_b[19]_i_10_n_0 ;
  wire \rx_b[19]_i_11_n_0 ;
  wire \rx_b[19]_i_4_n_0 ;
  wire \rx_b[7]_i_10_n_0 ;
  wire \rx_b_reg[0] ;
  wire \rx_b_reg[10] ;
  wire \rx_b_reg[11] ;
  wire [3:0]\rx_b_reg[11]_0 ;
  wire \rx_b_reg[11]_i_2__0_n_0 ;
  wire \rx_b_reg[11]_i_2__0_n_1 ;
  wire \rx_b_reg[11]_i_2__0_n_2 ;
  wire \rx_b_reg[11]_i_2__0_n_3 ;
  wire \rx_b_reg[11]_i_2__0_n_4 ;
  wire \rx_b_reg[11]_i_2__0_n_5 ;
  wire \rx_b_reg[11]_i_2__0_n_6 ;
  wire \rx_b_reg[11]_i_2__0_n_7 ;
  wire \rx_b_reg[12] ;
  wire \rx_b_reg[13] ;
  wire \rx_b_reg[14] ;
  wire [3:0]\rx_b_reg[15] ;
  wire \rx_b_reg[15]_0 ;
  wire \rx_b_reg[15]_i_2__0_n_0 ;
  wire \rx_b_reg[15]_i_2__0_n_1 ;
  wire \rx_b_reg[15]_i_2__0_n_2 ;
  wire \rx_b_reg[15]_i_2__0_n_3 ;
  wire \rx_b_reg[15]_i_2__0_n_4 ;
  wire \rx_b_reg[15]_i_2__0_n_5 ;
  wire \rx_b_reg[15]_i_2__0_n_6 ;
  wire \rx_b_reg[15]_i_2__0_n_7 ;
  wire \rx_b_reg[16] ;
  wire \rx_b_reg[17] ;
  wire \rx_b_reg[18] ;
  wire \rx_b_reg[19] ;
  wire [1:0]\rx_b_reg[19]_0 ;
  wire \rx_b_reg[19]_i_2__0_n_0 ;
  wire \rx_b_reg[19]_i_2__0_n_1 ;
  wire \rx_b_reg[19]_i_2__0_n_2 ;
  wire \rx_b_reg[19]_i_2__0_n_3 ;
  wire \rx_b_reg[19]_i_2__0_n_4 ;
  wire \rx_b_reg[19]_i_2__0_n_5 ;
  wire \rx_b_reg[19]_i_2__0_n_6 ;
  wire \rx_b_reg[19]_i_2__0_n_7 ;
  wire \rx_b_reg[1] ;
  wire \rx_b_reg[2] ;
  wire \rx_b_reg[3] ;
  wire [3:0]\rx_b_reg[3]_0 ;
  wire \rx_b_reg[3]_i_2_n_0 ;
  wire \rx_b_reg[3]_i_2_n_1 ;
  wire \rx_b_reg[3]_i_2_n_2 ;
  wire \rx_b_reg[3]_i_2_n_3 ;
  wire \rx_b_reg[3]_i_2_n_4 ;
  wire \rx_b_reg[3]_i_2_n_5 ;
  wire \rx_b_reg[3]_i_2_n_6 ;
  wire \rx_b_reg[3]_i_2_n_7 ;
  wire \rx_b_reg[4] ;
  wire \rx_b_reg[5] ;
  wire \rx_b_reg[6] ;
  wire \rx_b_reg[7] ;
  wire [2:0]\rx_b_reg[7]_0 ;
  wire \rx_b_reg[7]_i_2__0_n_0 ;
  wire \rx_b_reg[7]_i_2__0_n_1 ;
  wire \rx_b_reg[7]_i_2__0_n_2 ;
  wire \rx_b_reg[7]_i_2__0_n_3 ;
  wire \rx_b_reg[7]_i_2__0_n_4 ;
  wire \rx_b_reg[7]_i_2__0_n_5 ;
  wire \rx_b_reg[7]_i_2__0_n_6 ;
  wire \rx_b_reg[7]_i_2__0_n_7 ;
  wire \rx_b_reg[8] ;
  wire \rx_b_reg[9] ;
  wire [19:0]rx_c;
  wire \rx_c[15]_i_9_n_0 ;
  wire \rx_c[19]_i_10_n_0 ;
  wire \rx_c[19]_i_11_n_0 ;
  wire \rx_c[19]_i_4_n_0 ;
  wire \rx_c[3]_i_8_n_0 ;
  wire \rx_c_reg[0] ;
  wire \rx_c_reg[10] ;
  wire [3:0]\rx_c_reg[11] ;
  wire \rx_c_reg[11]_0 ;
  wire [3:0]\rx_c_reg[11]_1 ;
  wire \rx_c_reg[11]_i_2__0_n_0 ;
  wire \rx_c_reg[11]_i_2__0_n_1 ;
  wire \rx_c_reg[11]_i_2__0_n_2 ;
  wire \rx_c_reg[11]_i_2__0_n_3 ;
  wire \rx_c_reg[11]_i_2__0_n_4 ;
  wire \rx_c_reg[11]_i_2__0_n_5 ;
  wire \rx_c_reg[11]_i_2__0_n_6 ;
  wire \rx_c_reg[11]_i_2__0_n_7 ;
  wire \rx_c_reg[12] ;
  wire \rx_c_reg[13] ;
  wire \rx_c_reg[14] ;
  wire \rx_c_reg[15] ;
  wire [2:0]\rx_c_reg[15]_0 ;
  wire \rx_c_reg[15]_i_2__0_n_0 ;
  wire \rx_c_reg[15]_i_2__0_n_1 ;
  wire \rx_c_reg[15]_i_2__0_n_2 ;
  wire \rx_c_reg[15]_i_2__0_n_3 ;
  wire \rx_c_reg[15]_i_2__0_n_4 ;
  wire \rx_c_reg[15]_i_2__0_n_5 ;
  wire \rx_c_reg[15]_i_2__0_n_6 ;
  wire \rx_c_reg[15]_i_2__0_n_7 ;
  wire \rx_c_reg[16] ;
  wire \rx_c_reg[17] ;
  wire \rx_c_reg[18] ;
  wire \rx_c_reg[19] ;
  wire [1:0]\rx_c_reg[19]_0 ;
  wire \rx_c_reg[19]_i_2__0_n_0 ;
  wire \rx_c_reg[19]_i_2__0_n_1 ;
  wire \rx_c_reg[19]_i_2__0_n_2 ;
  wire \rx_c_reg[19]_i_2__0_n_3 ;
  wire \rx_c_reg[19]_i_2__0_n_4 ;
  wire \rx_c_reg[19]_i_2__0_n_5 ;
  wire \rx_c_reg[19]_i_2__0_n_6 ;
  wire \rx_c_reg[19]_i_2__0_n_7 ;
  wire \rx_c_reg[1] ;
  wire \rx_c_reg[2] ;
  wire \rx_c_reg[3] ;
  wire [2:0]\rx_c_reg[3]_0 ;
  wire \rx_c_reg[3]_i_2_n_0 ;
  wire \rx_c_reg[3]_i_2_n_1 ;
  wire \rx_c_reg[3]_i_2_n_2 ;
  wire \rx_c_reg[3]_i_2_n_3 ;
  wire \rx_c_reg[3]_i_2_n_4 ;
  wire \rx_c_reg[3]_i_2_n_5 ;
  wire \rx_c_reg[3]_i_2_n_6 ;
  wire \rx_c_reg[3]_i_2_n_7 ;
  wire \rx_c_reg[4] ;
  wire \rx_c_reg[5] ;
  wire \rx_c_reg[6] ;
  wire \rx_c_reg[7] ;
  wire [3:0]\rx_c_reg[7]_0 ;
  wire \rx_c_reg[7]_i_2__0_n_0 ;
  wire \rx_c_reg[7]_i_2__0_n_1 ;
  wire \rx_c_reg[7]_i_2__0_n_2 ;
  wire \rx_c_reg[7]_i_2__0_n_3 ;
  wire \rx_c_reg[7]_i_2__0_n_4 ;
  wire \rx_c_reg[7]_i_2__0_n_5 ;
  wire \rx_c_reg[7]_i_2__0_n_6 ;
  wire \rx_c_reg[7]_i_2__0_n_7 ;
  wire \rx_c_reg[8] ;
  wire \rx_c_reg[9] ;
  wire [19:0]rx_d;
  wire \rx_d[15]_i_9_n_0 ;
  wire \rx_d[19]_i_10_n_0 ;
  wire \rx_d[19]_i_11_n_0 ;
  wire \rx_d[19]_i_4_n_0 ;
  wire \rx_d_reg[0] ;
  wire \rx_d_reg[10] ;
  wire \rx_d_reg[11] ;
  wire [3:0]\rx_d_reg[11]_0 ;
  wire \rx_d_reg[11]_i_2__0_n_0 ;
  wire \rx_d_reg[11]_i_2__0_n_1 ;
  wire \rx_d_reg[11]_i_2__0_n_2 ;
  wire \rx_d_reg[11]_i_2__0_n_3 ;
  wire \rx_d_reg[11]_i_2__0_n_4 ;
  wire \rx_d_reg[11]_i_2__0_n_5 ;
  wire \rx_d_reg[11]_i_2__0_n_6 ;
  wire \rx_d_reg[11]_i_2__0_n_7 ;
  wire \rx_d_reg[12] ;
  wire \rx_d_reg[13] ;
  wire \rx_d_reg[14] ;
  wire \rx_d_reg[15] ;
  wire [2:0]\rx_d_reg[15]_0 ;
  wire \rx_d_reg[15]_i_2__0_n_0 ;
  wire \rx_d_reg[15]_i_2__0_n_1 ;
  wire \rx_d_reg[15]_i_2__0_n_2 ;
  wire \rx_d_reg[15]_i_2__0_n_3 ;
  wire \rx_d_reg[15]_i_2__0_n_4 ;
  wire \rx_d_reg[15]_i_2__0_n_5 ;
  wire \rx_d_reg[15]_i_2__0_n_6 ;
  wire \rx_d_reg[15]_i_2__0_n_7 ;
  wire \rx_d_reg[16] ;
  wire \rx_d_reg[17] ;
  wire \rx_d_reg[18] ;
  wire \rx_d_reg[19] ;
  wire [1:0]\rx_d_reg[19]_0 ;
  wire \rx_d_reg[19]_i_2__0_n_0 ;
  wire \rx_d_reg[19]_i_2__0_n_1 ;
  wire \rx_d_reg[19]_i_2__0_n_2 ;
  wire \rx_d_reg[19]_i_2__0_n_3 ;
  wire \rx_d_reg[19]_i_2__0_n_4 ;
  wire \rx_d_reg[19]_i_2__0_n_5 ;
  wire \rx_d_reg[19]_i_2__0_n_6 ;
  wire \rx_d_reg[19]_i_2__0_n_7 ;
  wire \rx_d_reg[1] ;
  wire \rx_d_reg[2] ;
  wire \rx_d_reg[3] ;
  wire [3:0]\rx_d_reg[3]_0 ;
  wire \rx_d_reg[3]_i_2_n_0 ;
  wire \rx_d_reg[3]_i_2_n_1 ;
  wire \rx_d_reg[3]_i_2_n_2 ;
  wire \rx_d_reg[3]_i_2_n_3 ;
  wire \rx_d_reg[3]_i_2_n_4 ;
  wire \rx_d_reg[3]_i_2_n_5 ;
  wire \rx_d_reg[3]_i_2_n_6 ;
  wire \rx_d_reg[3]_i_2_n_7 ;
  wire \rx_d_reg[4] ;
  wire \rx_d_reg[5] ;
  wire \rx_d_reg[6] ;
  wire \rx_d_reg[7] ;
  wire [3:0]\rx_d_reg[7]_0 ;
  wire \rx_d_reg[7]_i_2__0_n_0 ;
  wire \rx_d_reg[7]_i_2__0_n_1 ;
  wire \rx_d_reg[7]_i_2__0_n_2 ;
  wire \rx_d_reg[7]_i_2__0_n_3 ;
  wire \rx_d_reg[7]_i_2__0_n_4 ;
  wire \rx_d_reg[7]_i_2__0_n_5 ;
  wire \rx_d_reg[7]_i_2__0_n_6 ;
  wire \rx_d_reg[7]_i_2__0_n_7 ;
  wire \rx_d_reg[8] ;
  wire \rx_d_reg[9] ;
  wire [19:0]rx_e;
  wire \rx_e[15]_i_7_n_0 ;
  wire \rx_e[15]_i_9_n_0 ;
  wire \rx_e[19]_i_10_n_0 ;
  wire \rx_e[19]_i_4_n_0 ;
  wire \rx_e_reg[0] ;
  wire \rx_e_reg[10] ;
  wire \rx_e_reg[11] ;
  wire [3:0]\rx_e_reg[11]_0 ;
  wire \rx_e_reg[11]_i_2__0_n_0 ;
  wire \rx_e_reg[11]_i_2__0_n_1 ;
  wire \rx_e_reg[11]_i_2__0_n_2 ;
  wire \rx_e_reg[11]_i_2__0_n_3 ;
  wire \rx_e_reg[11]_i_2__0_n_4 ;
  wire \rx_e_reg[11]_i_2__0_n_5 ;
  wire \rx_e_reg[11]_i_2__0_n_6 ;
  wire \rx_e_reg[11]_i_2__0_n_7 ;
  wire \rx_e_reg[12] ;
  wire \rx_e_reg[13] ;
  wire \rx_e_reg[14] ;
  wire [1:0]\rx_e_reg[14]_0 ;
  wire \rx_e_reg[15] ;
  wire \rx_e_reg[15]_0 ;
  wire \rx_e_reg[15]_i_2__0_n_0 ;
  wire \rx_e_reg[15]_i_2__0_n_1 ;
  wire \rx_e_reg[15]_i_2__0_n_2 ;
  wire \rx_e_reg[15]_i_2__0_n_3 ;
  wire \rx_e_reg[15]_i_2__0_n_4 ;
  wire \rx_e_reg[15]_i_2__0_n_5 ;
  wire \rx_e_reg[15]_i_2__0_n_6 ;
  wire \rx_e_reg[15]_i_2__0_n_7 ;
  wire \rx_e_reg[16] ;
  wire \rx_e_reg[17] ;
  wire \rx_e_reg[18] ;
  wire \rx_e_reg[19] ;
  wire [2:0]\rx_e_reg[19]_0 ;
  wire \rx_e_reg[19]_i_2__0_n_0 ;
  wire \rx_e_reg[19]_i_2__0_n_1 ;
  wire \rx_e_reg[19]_i_2__0_n_2 ;
  wire \rx_e_reg[19]_i_2__0_n_3 ;
  wire \rx_e_reg[19]_i_2__0_n_4 ;
  wire \rx_e_reg[19]_i_2__0_n_5 ;
  wire \rx_e_reg[19]_i_2__0_n_6 ;
  wire \rx_e_reg[19]_i_2__0_n_7 ;
  wire \rx_e_reg[1] ;
  wire \rx_e_reg[2] ;
  wire \rx_e_reg[3] ;
  wire \rx_e_reg[3]_i_2_n_0 ;
  wire \rx_e_reg[3]_i_2_n_1 ;
  wire \rx_e_reg[3]_i_2_n_2 ;
  wire \rx_e_reg[3]_i_2_n_3 ;
  wire \rx_e_reg[3]_i_2_n_4 ;
  wire \rx_e_reg[3]_i_2_n_5 ;
  wire \rx_e_reg[3]_i_2_n_6 ;
  wire \rx_e_reg[3]_i_2_n_7 ;
  wire \rx_e_reg[4] ;
  wire \rx_e_reg[4]_0 ;
  wire \rx_e_reg[5] ;
  wire \rx_e_reg[6] ;
  wire [1:0]\rx_e_reg[7] ;
  wire \rx_e_reg[7]_0 ;
  wire [3:0]\rx_e_reg[7]_1 ;
  wire \rx_e_reg[7]_i_2__0_n_0 ;
  wire \rx_e_reg[7]_i_2__0_n_1 ;
  wire \rx_e_reg[7]_i_2__0_n_2 ;
  wire \rx_e_reg[7]_i_2__0_n_3 ;
  wire \rx_e_reg[7]_i_2__0_n_4 ;
  wire \rx_e_reg[7]_i_2__0_n_5 ;
  wire \rx_e_reg[7]_i_2__0_n_6 ;
  wire \rx_e_reg[7]_i_2__0_n_7 ;
  wire \rx_e_reg[8] ;
  wire \rx_e_reg[9] ;
  wire rx_out_2_a0;
  wire rx_out_2_b0;
  wire rx_out_2_c0;
  wire rx_out_2_d0;
  wire rx_out_2_e0;
  wire [2:0]sync_0_reg;
  wire [3:0]sync_0_reg_0;
  wire sync_0_reg_1;
  wire [24:0]\transferDataReg_reg[31] ;
  wire txBusy;
  wire txBusy_reg;
  wire valid_0_i_5_n_0;
  wire valid_0_i_6_n_0;
  wire valid_0_i_7_n_0;
  wire valid_0_i_8_n_0;
  wire valid_0_reg_0;
  wire [0:0]valid_0_reg_1;
  wire valid_1;
  wire [1:0]xmit;
  wire \xmit_reg[0] ;
  wire [3:1]\NLW_rx_a_reg[19]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_a_reg[19]_i_3__0_O_UNCONNECTED ;
  wire [3:1]\NLW_rx_b_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_b_reg[19]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_rx_c_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_c_reg[19]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_rx_d_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_d_reg[19]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_rx_e_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_rx_e_reg[19]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[10]_i_1__0 
       (.I0(elts_1_data[10]),
        .I1(valid_1),
        .I2(msb_hi_3),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[11]_i_1__0 
       (.I0(elts_1_data[11]),
        .I1(valid_1),
        .I2(msb_hi_1),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[12]_i_1__0 
       (.I0(elts_1_data[12]),
        .I1(valid_1),
        .I2(msb_lo_12),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[13]_i_1__0 
       (.I0(elts_1_data[13]),
        .I1(valid_1),
        .I2(msb_hi_15),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[14]_i_1__0 
       (.I0(elts_1_data[14]),
        .I1(valid_1),
        .I2(msb_hi_13),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[15]_i_1__0 
       (.I0(elts_1_data[15]),
        .I1(valid_1),
        .I2(msb_hi_11),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \elts_0_data[16]_i_1__0 
       (.I0(elts_1_data[16]),
        .I1(valid_1),
        .I2(rx_b[15]),
        .I3(rx_b[16]),
        .I4(rx_b[17]),
        .I5(\elts_0_data[16]_i_2__0_n_0 ),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \elts_0_data[16]_i_2__0 
       (.I0(rx_b[18]),
        .I1(rx_b[19]),
        .O(\elts_0_data[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[17]_i_1__0 
       (.I0(elts_1_data[17]),
        .I1(valid_1),
        .I2(msb_lo_20),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[18]_i_1__0 
       (.I0(elts_1_data[18]),
        .I1(valid_1),
        .I2(msb_hi_23),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[19]_i_1__0 
       (.I0(elts_1_data[19]),
        .I1(valid_1),
        .I2(msb_hi_21),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[20]_i_1__0 
       (.I0(elts_1_data[20]),
        .I1(valid_1),
        .I2(msb_hi_19),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[21]_i_1__0 
       (.I0(elts_1_data[21]),
        .I1(valid_1),
        .I2(D[1]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[22]_i_1__0 
       (.I0(elts_1_data[22]),
        .I1(valid_1),
        .I2(msb_lo_28),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[23]_i_1__0 
       (.I0(elts_1_data[23]),
        .I1(valid_1),
        .I2(msb_hi_31),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[24]_i_1__0 
       (.I0(elts_1_data[24]),
        .I1(valid_1),
        .I2(msb_hi_29),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[25]_i_1__0 
       (.I0(elts_1_data[25]),
        .I1(valid_1),
        .I2(msb_hi_27),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[26]_i_1__0 
       (.I0(elts_1_data[26]),
        .I1(valid_1),
        .I2(D[2]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[27]_i_1__0 
       (.I0(elts_1_data[27]),
        .I1(valid_1),
        .I2(msb_lo_36),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[28]_i_1__0 
       (.I0(elts_1_data[28]),
        .I1(valid_1),
        .I2(msb_hi_39),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[29]_i_1__0 
       (.I0(elts_1_data[29]),
        .I1(valid_1),
        .I2(msb_hi_37),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[30]_i_1__0 
       (.I0(elts_1_data[30]),
        .I1(valid_1),
        .I2(msb_hi_35),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[31]_i_2__0 
       (.I0(elts_1_data[31]),
        .I1(valid_1),
        .I2(D[3]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[7]_i_1__0 
       (.I0(elts_1_data[7]),
        .I1(valid_1),
        .I2(msb_lo_4),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[8]_i_1__0 
       (.I0(elts_1_data[8]),
        .I1(valid_1),
        .I2(msb_hi_7),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \elts_0_data[9]_i_1__0 
       (.I0(elts_1_data[9]),
        .I1(valid_1),
        .I2(msb_hi_5),
        .O(p_0_in[9]));
  FDRE \elts_0_data_reg[10] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[10]),
        .Q(\transferDataReg_reg[31] [3]),
        .R(1'b0));
  FDRE \elts_0_data_reg[11] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[11]),
        .Q(\transferDataReg_reg[31] [4]),
        .R(1'b0));
  FDRE \elts_0_data_reg[12] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[12]),
        .Q(\transferDataReg_reg[31] [5]),
        .R(1'b0));
  FDRE \elts_0_data_reg[13] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[13]),
        .Q(\transferDataReg_reg[31] [6]),
        .R(1'b0));
  FDRE \elts_0_data_reg[14] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[14]),
        .Q(\transferDataReg_reg[31] [7]),
        .R(1'b0));
  FDRE \elts_0_data_reg[15] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[15]),
        .Q(\transferDataReg_reg[31] [8]),
        .R(1'b0));
  FDRE \elts_0_data_reg[16] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[16]),
        .Q(\transferDataReg_reg[31] [9]),
        .R(1'b0));
  FDRE \elts_0_data_reg[17] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[17]),
        .Q(\transferDataReg_reg[31] [10]),
        .R(1'b0));
  FDRE \elts_0_data_reg[18] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[18]),
        .Q(\transferDataReg_reg[31] [11]),
        .R(1'b0));
  FDRE \elts_0_data_reg[19] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[19]),
        .Q(\transferDataReg_reg[31] [12]),
        .R(1'b0));
  FDRE \elts_0_data_reg[20] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[20]),
        .Q(\transferDataReg_reg[31] [13]),
        .R(1'b0));
  FDRE \elts_0_data_reg[21] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[21]),
        .Q(\transferDataReg_reg[31] [14]),
        .R(1'b0));
  FDRE \elts_0_data_reg[22] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[22]),
        .Q(\transferDataReg_reg[31] [15]),
        .R(1'b0));
  FDRE \elts_0_data_reg[23] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[23]),
        .Q(\transferDataReg_reg[31] [16]),
        .R(1'b0));
  FDRE \elts_0_data_reg[24] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[24]),
        .Q(\transferDataReg_reg[31] [17]),
        .R(1'b0));
  FDRE \elts_0_data_reg[25] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[25]),
        .Q(\transferDataReg_reg[31] [18]),
        .R(1'b0));
  FDRE \elts_0_data_reg[26] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[26]),
        .Q(\transferDataReg_reg[31] [19]),
        .R(1'b0));
  FDRE \elts_0_data_reg[27] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[27]),
        .Q(\transferDataReg_reg[31] [20]),
        .R(1'b0));
  FDRE \elts_0_data_reg[28] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[28]),
        .Q(\transferDataReg_reg[31] [21]),
        .R(1'b0));
  FDRE \elts_0_data_reg[29] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[29]),
        .Q(\transferDataReg_reg[31] [22]),
        .R(1'b0));
  FDRE \elts_0_data_reg[30] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[30]),
        .Q(\transferDataReg_reg[31] [23]),
        .R(1'b0));
  FDRE \elts_0_data_reg[31] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[31]),
        .Q(\transferDataReg_reg[31] [24]),
        .R(1'b0));
  FDRE \elts_0_data_reg[7] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[7]),
        .Q(\transferDataReg_reg[31] [0]),
        .R(1'b0));
  FDRE \elts_0_data_reg[8] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[8]),
        .Q(\transferDataReg_reg[31] [1]),
        .R(1'b0));
  FDRE \elts_0_data_reg[9] 
       (.C(clk),
        .CE(valid_0_reg_1),
        .D(p_0_in[9]),
        .Q(\transferDataReg_reg[31] [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[10]_i_10 
       (.I0(\elts_1_data_reg[7]_2 ),
        .I1(rx_a[9]),
        .I2(rx_a[10]),
        .I3(rx_a[11]),
        .I4(rx_a[12]),
        .O(\elts_1_data_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[10]_i_11 
       (.I0(rx_a[19]),
        .I1(rx_a[18]),
        .I2(rx_a[17]),
        .I3(rx_a[16]),
        .O(\elts_1_data[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBA)) 
    \elts_1_data[10]_i_1__0 
       (.I0(\elts_1_data[10]_i_2__0_n_0 ),
        .I1(msb_hi_1),
        .I2(rx_a[13]),
        .I3(rx_a[14]),
        .I4(\elts_1_data[10]_i_3_n_0 ),
        .I5(\elts_1_data[10]_i_4_n_0 ),
        .O(msb_hi_3));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \elts_1_data[10]_i_2__0 
       (.I0(rx_a[12]),
        .I1(rx_a[14]),
        .I2(rx_a[13]),
        .I3(rx_a[16]),
        .I4(rx_a[15]),
        .I5(\elts_1_data_reg[10]_2 ),
        .O(\elts_1_data[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \elts_1_data[10]_i_3 
       (.I0(rx_a[11]),
        .I1(\elts_1_data_reg[10]_1 ),
        .O(\elts_1_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \elts_1_data[10]_i_4 
       (.I0(rx_a[7]),
        .I1(\elts_1_data_reg[9]_1 ),
        .I2(\elts_1_data[10]_i_8_n_0 ),
        .I3(\elts_1_data[10]_i_9_n_0 ),
        .I4(rx_a[8]),
        .I5(\elts_1_data_reg[10]_0 ),
        .O(\elts_1_data[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[10]_i_5 
       (.I0(rx_a[17]),
        .I1(rx_a[19]),
        .I2(rx_a[18]),
        .O(\elts_1_data_reg[10]_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[10]_i_6 
       (.I0(\elts_1_data[10]_i_11_n_0 ),
        .I1(rx_a[12]),
        .I2(rx_a[15]),
        .I3(rx_a[13]),
        .I4(rx_a[14]),
        .O(\elts_1_data_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[10]_i_7 
       (.I0(rx_a[10]),
        .I1(rx_a[11]),
        .I2(rx_a[8]),
        .I3(rx_a[9]),
        .I4(\elts_1_data_reg[10]_1 ),
        .O(\elts_1_data_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \elts_1_data[10]_i_8 
       (.I0(rx_a[10]),
        .I1(\elts_1_data_reg[7]_2 ),
        .I2(rx_a[11]),
        .I3(rx_a[12]),
        .O(\elts_1_data[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \elts_1_data[10]_i_9 
       (.I0(rx_a[9]),
        .I1(\elts_1_data_reg[10]_1 ),
        .I2(rx_a[10]),
        .I3(rx_a[11]),
        .O(\elts_1_data[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[11]_i_1__0 
       (.I0(rx_a[18]),
        .I1(rx_a[19]),
        .I2(rx_a[17]),
        .I3(rx_a[16]),
        .I4(rx_a[15]),
        .O(msb_hi_1));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[12]_i_1__0 
       (.I0(\elts_1_data[13]_i_2__0_n_0 ),
        .I1(\elts_1_data_reg[12]_0 ),
        .I2(rx_b[0]),
        .I3(\elts_1_data[12]_i_3_n_0 ),
        .I4(\elts_1_data[14]_i_2__0_n_0 ),
        .O(msb_lo_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[12]_i_2 
       (.I0(\elts_1_data_reg[15]_0 ),
        .I1(rx_b[1]),
        .I2(rx_b[3]),
        .I3(rx_b[4]),
        .I4(rx_b[2]),
        .I5(\elts_1_data[14]_i_7_n_0 ),
        .O(\elts_1_data_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \elts_1_data[12]_i_3 
       (.I0(rx_b[17]),
        .I1(rx_b[19]),
        .I2(rx_b[18]),
        .I3(rx_b[16]),
        .I4(\elts_1_data_reg[15]_0 ),
        .I5(rx_b[8]),
        .O(\elts_1_data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    \elts_1_data[13]_i_1__0 
       (.I0(\elts_1_data[13]_i_2__0_n_0 ),
        .I1(\elts_1_data[13]_i_3_n_0 ),
        .I2(\elts_1_data_reg[13]_0 ),
        .I3(rx_b[1]),
        .I4(\elts_1_data[14]_i_5_n_0 ),
        .O(msb_hi_15));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \elts_1_data[13]_i_2__0 
       (.I0(\elts_1_data[14]_i_6_n_0 ),
        .I1(rx_b[19]),
        .I2(rx_b[18]),
        .I3(\elts_1_data[13]_i_5_n_0 ),
        .I4(rx_b[2]),
        .I5(\elts_1_data_reg[13]_1 ),
        .O(\elts_1_data[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \elts_1_data[13]_i_3 
       (.I0(\elts_0_data[16]_i_2__0_n_0 ),
        .I1(rx_b[17]),
        .I2(rx_b[11]),
        .I3(rx_b[10]),
        .I4(\elts_1_data_reg[15]_2 ),
        .I5(rx_b[9]),
        .O(\elts_1_data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[13]_i_4 
       (.I0(\elts_1_data_reg[13]_2 ),
        .I1(rx_b[2]),
        .I2(rx_b[4]),
        .I3(rx_b[3]),
        .I4(rx_b[5]),
        .O(\elts_1_data_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \elts_1_data[13]_i_5 
       (.I0(rx_b[10]),
        .I1(\elts_1_data_reg[12]_1 ),
        .I2(rx_b[11]),
        .I3(rx_b[12]),
        .O(\elts_1_data[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[13]_i_6 
       (.I0(\elts_1_data_reg[15]_0 ),
        .I1(\elts_1_data[14]_i_7_n_0 ),
        .I2(rx_b[3]),
        .I3(rx_b[4]),
        .O(\elts_1_data_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \elts_1_data[14]_i_1__0 
       (.I0(\elts_1_data[14]_i_2__0_n_0 ),
        .I1(\elts_1_data_reg[14]_0 ),
        .I2(rx_b[3]),
        .I3(\elts_1_data[14]_i_4_n_0 ),
        .I4(\elts_1_data[14]_i_5_n_0 ),
        .I5(\elts_1_data[14]_i_6_n_0 ),
        .O(msb_hi_13));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \elts_1_data[14]_i_2__0 
       (.I0(\elts_1_data_reg[12]_1 ),
        .I1(rx_b[12]),
        .I2(\elts_1_data_reg[15]_0 ),
        .I3(\elts_1_data[14]_i_7_n_0 ),
        .I4(rx_b[4]),
        .O(\elts_1_data[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \elts_1_data[14]_i_3 
       (.I0(\elts_1_data_reg[15]_1 ),
        .I1(rx_b[4]),
        .I2(rx_b[5]),
        .I3(rx_b[6]),
        .I4(rx_b[7]),
        .O(\elts_1_data_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \elts_1_data[14]_i_4 
       (.I0(rx_b[19]),
        .I1(\elts_1_data_reg[15]_3 ),
        .I2(rx_b[13]),
        .I3(rx_b[12]),
        .I4(rx_b[11]),
        .O(\elts_1_data[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[14]_i_5 
       (.I0(\elts_1_data_reg[15]_3 ),
        .I1(rx_b[13]),
        .I2(\elts_1_data_reg[13]_2 ),
        .I3(rx_b[5]),
        .O(\elts_1_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \elts_1_data[14]_i_6 
       (.I0(D[0]),
        .I1(rx_b[14]),
        .I2(rx_b[8]),
        .I3(rx_b[7]),
        .I4(\elts_1_data_reg[15]_0 ),
        .I5(rx_b[6]),
        .O(\elts_1_data[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[14]_i_7 
       (.I0(rx_b[8]),
        .I1(rx_b[7]),
        .I2(rx_b[6]),
        .I3(rx_b[5]),
        .O(\elts_1_data[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[14]_i_8 
       (.I0(\elts_1_data_reg[15]_3 ),
        .I1(\elts_1_data[14]_i_9_n_0 ),
        .I2(rx_b[11]),
        .I3(rx_b[10]),
        .I4(rx_b[13]),
        .I5(rx_b[12]),
        .O(\elts_1_data_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[14]_i_9 
       (.I0(rx_b[7]),
        .I1(rx_b[6]),
        .I2(rx_b[9]),
        .I3(rx_b[8]),
        .O(\elts_1_data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \elts_1_data[15]_i_1__0 
       (.I0(\elts_1_data[15]_i_2__0_n_0 ),
        .I1(\elts_1_data[15]_i_3_n_0 ),
        .I2(\elts_1_data_reg[15]_0 ),
        .I3(rx_b[8]),
        .I4(\elts_1_data_reg[15]_1 ),
        .I5(rx_b[7]),
        .O(msb_hi_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222FF72)) 
    \elts_1_data[15]_i_2__0 
       (.I0(rx_b[12]),
        .I1(\elts_1_data_reg[12]_1 ),
        .I2(rx_b[11]),
        .I3(rx_b[13]),
        .I4(\elts_1_data_reg[15]_3 ),
        .I5(\elts_1_data[15]_i_8_n_0 ),
        .O(\elts_1_data[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100010F01000100)) 
    \elts_1_data[15]_i_3 
       (.I0(rx_b[12]),
        .I1(\elts_1_data_reg[12]_1 ),
        .I2(rx_b[11]),
        .I3(rx_b[10]),
        .I4(\elts_1_data_reg[15]_2 ),
        .I5(rx_b[9]),
        .O(\elts_1_data[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[15]_i_4 
       (.I0(rx_b[11]),
        .I1(rx_b[12]),
        .I2(rx_b[9]),
        .I3(rx_b[10]),
        .I4(\elts_1_data_reg[12]_1 ),
        .O(\elts_1_data_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \elts_1_data[15]_i_5 
       (.I0(\elts_1_data_reg[15]_2 ),
        .I1(rx_b[8]),
        .I2(rx_b[9]),
        .I3(rx_b[10]),
        .I4(rx_b[11]),
        .O(\elts_1_data_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[15]_i_6 
       (.I0(\elts_0_data[16]_i_2__0_n_0 ),
        .I1(rx_b[17]),
        .I2(rx_b[13]),
        .I3(rx_b[16]),
        .I4(rx_b[14]),
        .I5(rx_b[15]),
        .O(\elts_1_data_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[15]_i_7 
       (.I0(rx_b[19]),
        .I1(rx_b[18]),
        .I2(rx_b[14]),
        .I3(rx_b[15]),
        .I4(rx_b[16]),
        .I5(rx_b[17]),
        .O(\elts_1_data_reg[15]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \elts_1_data[15]_i_8 
       (.I0(rx_b[14]),
        .I1(rx_b[19]),
        .I2(rx_b[18]),
        .I3(rx_b[17]),
        .I4(rx_b[16]),
        .I5(rx_b[15]),
        .O(\elts_1_data[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[15]_i_9 
       (.I0(\elts_1_data_reg[15]_3 ),
        .I1(rx_b[13]),
        .I2(rx_b[12]),
        .O(\elts_1_data_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[16]_i_1__0 
       (.I0(rx_b[15]),
        .I1(rx_b[16]),
        .I2(rx_b[17]),
        .I3(rx_b[18]),
        .I4(rx_b[19]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[17]_i_1__0 
       (.I0(\elts_1_data[18]_i_2__0_n_0 ),
        .I1(\elts_1_data[17]_i_2__0_n_0 ),
        .I2(rx_c[0]),
        .I3(\elts_1_data[17]_i_3__0_n_0 ),
        .I4(\elts_1_data[19]_i_2__0_n_0 ),
        .O(msb_lo_20));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[17]_i_2__0 
       (.I0(\elts_1_data_reg[20]_3 ),
        .I1(rx_c[1]),
        .I2(rx_c[2]),
        .I3(\elts_1_data[18]_i_8__0_n_0 ),
        .O(\elts_1_data[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \elts_1_data[17]_i_3__0 
       (.I0(rx_c[17]),
        .I1(rx_c[19]),
        .I2(rx_c[18]),
        .I3(rx_c[16]),
        .I4(\elts_1_data_reg[20]_3 ),
        .I5(rx_c[8]),
        .O(\elts_1_data[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[18]_i_10 
       (.I0(rx_c[14]),
        .I1(rx_c[19]),
        .I2(rx_c[18]),
        .I3(rx_c[17]),
        .I4(rx_c[16]),
        .I5(rx_c[15]),
        .O(\elts_1_data[18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[18]_i_1__0 
       (.I0(\elts_1_data[18]_i_2__0_n_0 ),
        .I1(\elts_1_data[18]_i_3__0_n_0 ),
        .I2(rx_c[1]),
        .I3(\elts_1_data[18]_i_4_n_0 ),
        .I4(\elts_1_data[18]_i_5_n_0 ),
        .O(msb_hi_23));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \elts_1_data[18]_i_2__0 
       (.I0(\elts_1_data[18]_i_6__0_n_0 ),
        .I1(rx_c[19]),
        .I2(rx_c[18]),
        .I3(\elts_1_data[20]_i_3__0_n_0 ),
        .I4(rx_c[2]),
        .I5(\elts_1_data[18]_i_7__0_n_0 ),
        .O(\elts_1_data[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \elts_1_data[18]_i_3__0 
       (.I0(\elts_1_data_reg[20]_0 ),
        .I1(rx_c[10]),
        .I2(rx_c[11]),
        .I3(rx_c[2]),
        .I4(rx_c[9]),
        .I5(\elts_1_data[18]_i_8__0_n_0 ),
        .O(\elts_1_data[18]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \elts_1_data[18]_i_4 
       (.I0(rx_c[18]),
        .I1(rx_c[19]),
        .I2(rx_c[17]),
        .I3(\elts_1_data_reg[18]_0 ),
        .I4(rx_c[9]),
        .O(\elts_1_data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \elts_1_data[18]_i_5 
       (.I0(\elts_1_data[18]_i_10_n_0 ),
        .I1(rx_c[13]),
        .I2(\elts_1_data_reg[20]_1 ),
        .I3(rx_c[7]),
        .I4(rx_c[6]),
        .I5(rx_c[5]),
        .O(\elts_1_data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \elts_1_data[18]_i_6__0 
       (.I0(D[1]),
        .I1(rx_c[14]),
        .I2(rx_c[8]),
        .I3(rx_c[7]),
        .I4(\elts_1_data_reg[20]_3 ),
        .I5(rx_c[6]),
        .O(\elts_1_data[18]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \elts_1_data[18]_i_7__0 
       (.I0(\elts_1_data_reg[20]_3 ),
        .I1(\elts_1_data[18]_i_8__0_n_0 ),
        .O(\elts_1_data[18]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[18]_i_8__0 
       (.I0(rx_c[5]),
        .I1(rx_c[6]),
        .I2(rx_c[7]),
        .I3(rx_c[8]),
        .I4(rx_c[4]),
        .I5(rx_c[3]),
        .O(\elts_1_data[18]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \elts_1_data[18]_i_9__0 
       (.I0(rx_c[11]),
        .I1(rx_c[10]),
        .I2(\elts_1_data_reg[20]_0 ),
        .O(\elts_1_data_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \elts_1_data[19]_i_1__0 
       (.I0(\elts_1_data[19]_i_2__0_n_0 ),
        .I1(D[1]),
        .I2(rx_c[14]),
        .I3(\elts_1_data_reg[19]_1 ),
        .I4(rx_c[6]),
        .I5(\elts_1_data[19]_i_4_n_0 ),
        .O(msb_hi_21));
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[19]_i_2__0 
       (.I0(\elts_1_data_reg[20]_2 ),
        .I1(rx_c[12]),
        .I2(\elts_1_data_reg[17]_0 ),
        .I3(rx_c[4]),
        .O(\elts_1_data[19]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[19]_i_3__0 
       (.I0(rx_c[8]),
        .I1(rx_c[7]),
        .I2(\elts_1_data_reg[20]_3 ),
        .O(\elts_1_data_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \elts_1_data[19]_i_4 
       (.I0(\elts_1_data[18]_i_5_n_0 ),
        .I1(rx_c[19]),
        .I2(\elts_1_data_reg[19]_0 ),
        .I3(rx_c[3]),
        .I4(rx_c[11]),
        .I5(\elts_1_data_reg[20]_0 ),
        .O(\elts_1_data[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[19]_i_5 
       (.I0(\elts_1_data_reg[20]_3 ),
        .I1(rx_c[5]),
        .I2(rx_c[6]),
        .I3(rx_c[7]),
        .I4(rx_c[8]),
        .O(\elts_1_data_reg[17]_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \elts_1_data[19]_i_6__0 
       (.I0(\elts_1_data_reg[20]_1 ),
        .I1(rx_c[4]),
        .I2(rx_c[5]),
        .I3(rx_c[6]),
        .I4(rx_c[7]),
        .O(\elts_1_data_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \elts_1_data[20]_i_10 
       (.I0(rx_c[18]),
        .I1(rx_c[19]),
        .O(\elts_1_data[20]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[20]_i_11 
       (.I0(rx_c[19]),
        .I1(rx_c[18]),
        .I2(rx_c[17]),
        .I3(rx_c[16]),
        .O(\elts_1_data_reg[20]_4 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \elts_1_data[20]_i_1__0 
       (.I0(\elts_1_data[20]_i_2__0_n_0 ),
        .I1(\elts_1_data[20]_i_3__0_n_0 ),
        .I2(\elts_1_data_reg[20]_1 ),
        .I3(rx_c[7]),
        .I4(\elts_1_data[20]_i_5_n_0 ),
        .O(msb_hi_19));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    \elts_1_data[20]_i_2__0 
       (.I0(rx_c[14]),
        .I1(D[1]),
        .I2(rx_c[13]),
        .I3(\elts_1_data[20]_i_6__0_n_0 ),
        .I4(rx_c[8]),
        .I5(\elts_1_data_reg[20]_3 ),
        .O(\elts_1_data[20]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \elts_1_data[20]_i_3__0 
       (.I0(rx_c[10]),
        .I1(rx_c[11]),
        .I2(rx_c[12]),
        .I3(\elts_1_data_reg[20]_2 ),
        .O(\elts_1_data[20]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \elts_1_data[20]_i_4 
       (.I0(\elts_1_data_reg[20]_0 ),
        .I1(rx_c[8]),
        .I2(rx_c[9]),
        .I3(rx_c[10]),
        .I4(rx_c[11]),
        .O(\elts_1_data_reg[20]_1 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \elts_1_data[20]_i_5 
       (.I0(\elts_1_data_reg[20]_0 ),
        .I1(rx_c[11]),
        .I2(rx_c[12]),
        .I3(\elts_1_data_reg[20]_2 ),
        .I4(rx_c[14]),
        .I5(D[1]),
        .O(\elts_1_data[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \elts_1_data[20]_i_6__0 
       (.I0(rx_c[9]),
        .I1(\elts_1_data_reg[20]_0 ),
        .I2(rx_c[10]),
        .I3(rx_c[11]),
        .O(\elts_1_data[20]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[20]_i_7__0 
       (.I0(\elts_1_data_reg[20]_2 ),
        .I1(rx_c[9]),
        .I2(rx_c[10]),
        .I3(rx_c[11]),
        .I4(rx_c[12]),
        .O(\elts_1_data_reg[20]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[20]_i_8__0 
       (.I0(\elts_1_data[20]_i_10_n_0 ),
        .I1(rx_c[17]),
        .I2(rx_c[13]),
        .I3(rx_c[16]),
        .I4(rx_c[14]),
        .I5(rx_c[15]),
        .O(\elts_1_data_reg[20]_2 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \elts_1_data[20]_i_9__0 
       (.I0(\elts_1_data_reg[20]_4 ),
        .I1(rx_c[12]),
        .I2(rx_c[13]),
        .I3(rx_c[14]),
        .I4(rx_c[15]),
        .O(\elts_1_data_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[21]_i_1__0 
       (.I0(rx_c[15]),
        .I1(rx_c[16]),
        .I2(rx_c[17]),
        .I3(rx_c[18]),
        .I4(rx_c[19]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \elts_1_data[22]_i_1__0 
       (.I0(\elts_1_data[22]_i_2__0_n_0 ),
        .I1(\elts_1_data[24]_i_5_n_0 ),
        .I2(\elts_1_data[22]_i_3__0_n_0 ),
        .I3(\elts_1_data_reg[22]_0 ),
        .I4(rx_d[0]),
        .I5(\elts_1_data[23]_i_4_n_0 ),
        .O(msb_lo_28));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \elts_1_data[22]_i_2__0 
       (.I0(rx_d[17]),
        .I1(rx_d[19]),
        .I2(rx_d[18]),
        .I3(rx_d[16]),
        .I4(\elts_1_data_reg[25]_0 ),
        .I5(rx_d[8]),
        .O(\elts_1_data[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \elts_1_data[22]_i_3__0 
       (.I0(D[2]),
        .I1(rx_d[14]),
        .I2(rx_d[8]),
        .I3(rx_d[7]),
        .I4(\elts_1_data_reg[25]_0 ),
        .I5(rx_d[6]),
        .O(\elts_1_data[22]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[22]_i_4 
       (.I0(\elts_1_data_reg[22]_2 ),
        .I1(rx_d[1]),
        .I2(rx_d[2]),
        .I3(rx_d[3]),
        .I4(rx_d[4]),
        .O(\elts_1_data_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[23]_i_1__0 
       (.I0(\elts_1_data[24]_i_2__0_n_0 ),
        .I1(\elts_1_data_reg[23]_0 ),
        .I2(rx_d[1]),
        .I3(\elts_1_data[23]_i_3__0_n_0 ),
        .I4(\elts_1_data[23]_i_4_n_0 ),
        .O(msb_hi_31));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[23]_i_2__0 
       (.I0(\elts_1_data_reg[23]_1 ),
        .I1(rx_d[4]),
        .I2(rx_d[3]),
        .I3(rx_d[9]),
        .I4(rx_d[2]),
        .I5(\elts_1_data[23]_i_6__0_n_0 ),
        .O(\elts_1_data_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \elts_1_data[23]_i_3__0 
       (.I0(rx_d[18]),
        .I1(rx_d[19]),
        .I2(rx_d[17]),
        .I3(\elts_1_data_reg[23]_1 ),
        .I4(rx_d[9]),
        .O(\elts_1_data[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \elts_1_data[23]_i_4 
       (.I0(\elts_1_data_reg[22]_1 ),
        .I1(rx_d[2]),
        .I2(rx_d[10]),
        .I3(\elts_1_data_reg[25]_2 ),
        .I4(rx_d[18]),
        .I5(rx_d[19]),
        .O(\elts_1_data[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[23]_i_5 
       (.I0(\elts_1_data_reg[25]_1 ),
        .I1(rx_d[11]),
        .I2(rx_d[10]),
        .O(\elts_1_data_reg[23]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[23]_i_6__0 
       (.I0(rx_d[8]),
        .I1(rx_d[7]),
        .I2(rx_d[6]),
        .I3(rx_d[5]),
        .O(\elts_1_data[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[23]_i_7__0 
       (.I0(\elts_1_data_reg[25]_2 ),
        .I1(\elts_1_data[23]_i_8__0_n_0 ),
        .I2(rx_d[8]),
        .I3(rx_d[7]),
        .I4(rx_d[10]),
        .I5(rx_d[9]),
        .O(\elts_1_data_reg[22]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[23]_i_8__0 
       (.I0(rx_d[6]),
        .I1(rx_d[5]),
        .I2(rx_d[4]),
        .I3(rx_d[3]),
        .O(\elts_1_data[23]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \elts_1_data[24]_i_1__0 
       (.I0(\elts_1_data[24]_i_2__0_n_0 ),
        .I1(\elts_1_data_reg[24]_0 ),
        .I2(rx_d[3]),
        .I3(\elts_1_data[24]_i_4_n_0 ),
        .I4(rx_d[19]),
        .I5(\elts_1_data[24]_i_5_n_0 ),
        .O(msb_hi_29));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEFFAE)) 
    \elts_1_data[24]_i_2__0 
       (.I0(\elts_1_data[22]_i_3__0_n_0 ),
        .I1(rx_d[5]),
        .I2(\elts_1_data[24]_i_6__0_n_0 ),
        .I3(rx_d[13]),
        .I4(D[2]),
        .I5(rx_d[14]),
        .O(\elts_1_data[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[24]_i_3__0 
       (.I0(\elts_1_data_reg[24]_1 ),
        .I1(rx_d[4]),
        .I2(rx_d[5]),
        .I3(rx_d[6]),
        .I4(rx_d[7]),
        .O(\elts_1_data_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \elts_1_data[24]_i_4 
       (.I0(rx_d[11]),
        .I1(rx_d[14]),
        .I2(rx_d[13]),
        .I3(rx_d[15]),
        .I4(rx_d[12]),
        .I5(\elts_1_data_reg[25]_3 ),
        .O(\elts_1_data[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[24]_i_5 
       (.I0(\elts_1_data_reg[22]_3 ),
        .I1(rx_d[12]),
        .I2(\elts_1_data_reg[22]_2 ),
        .I3(rx_d[4]),
        .O(\elts_1_data[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[24]_i_6__0 
       (.I0(rx_d[7]),
        .I1(rx_d[6]),
        .I2(\elts_1_data_reg[24]_1 ),
        .O(\elts_1_data[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[24]_i_7__0 
       (.I0(\elts_1_data_reg[25]_1 ),
        .I1(rx_d[8]),
        .I2(rx_d[9]),
        .I3(rx_d[10]),
        .I4(rx_d[11]),
        .O(\elts_1_data_reg[24]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[24]_i_8__0 
       (.I0(\elts_1_data_reg[25]_0 ),
        .I1(rx_d[5]),
        .I2(rx_d[6]),
        .I3(rx_d[7]),
        .I4(rx_d[8]),
        .O(\elts_1_data_reg[22]_2 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \elts_1_data[25]_i_1__0 
       (.I0(\elts_1_data[25]_i_2__0_n_0 ),
        .I1(rx_d[8]),
        .I2(\elts_1_data_reg[25]_0 ),
        .I3(\elts_1_data[25]_i_4_n_0 ),
        .I4(rx_d[10]),
        .I5(\elts_1_data_reg[25]_2 ),
        .O(msb_hi_27));
  LUT6 #(
    .INIT(64'h0303030303030302)) 
    \elts_1_data[25]_i_2__0 
       (.I0(rx_d[11]),
        .I1(rx_d[15]),
        .I2(\elts_1_data_reg[25]_3 ),
        .I3(rx_d[12]),
        .I4(rx_d[14]),
        .I5(rx_d[13]),
        .O(\elts_1_data[25]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[25]_i_3__0 
       (.I0(rx_d[9]),
        .I1(rx_d[10]),
        .I2(rx_d[11]),
        .I3(rx_d[12]),
        .I4(\elts_1_data_reg[22]_3 ),
        .O(\elts_1_data_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h0000005100000050)) 
    \elts_1_data[25]_i_4 
       (.I0(\elts_1_data_reg[25]_1 ),
        .I1(rx_d[8]),
        .I2(rx_d[9]),
        .I3(rx_d[10]),
        .I4(rx_d[11]),
        .I5(rx_d[7]),
        .O(\elts_1_data[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[25]_i_5 
       (.I0(rx_d[12]),
        .I1(rx_d[11]),
        .I2(\elts_1_data_reg[22]_3 ),
        .O(\elts_1_data_reg[25]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[25]_i_6__0 
       (.I0(rx_d[19]),
        .I1(rx_d[18]),
        .I2(rx_d[17]),
        .I3(rx_d[16]),
        .O(\elts_1_data_reg[25]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[25]_i_7__0 
       (.I0(\elts_1_data[25]_i_9__0_n_0 ),
        .I1(rx_d[17]),
        .I2(rx_d[13]),
        .I3(rx_d[14]),
        .I4(rx_d[15]),
        .I5(rx_d[16]),
        .O(\elts_1_data_reg[22]_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[25]_i_8__0 
       (.I0(\elts_1_data_reg[25]_3 ),
        .I1(rx_d[12]),
        .I2(rx_d[15]),
        .I3(rx_d[13]),
        .I4(rx_d[14]),
        .O(\elts_1_data_reg[25]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \elts_1_data[25]_i_9__0 
       (.I0(rx_d[18]),
        .I1(rx_d[19]),
        .O(\elts_1_data[25]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[26]_i_1__0 
       (.I0(rx_d[15]),
        .I1(rx_d[16]),
        .I2(rx_d[17]),
        .I3(rx_d[18]),
        .I4(rx_d[19]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[27]_i_1__0 
       (.I0(\elts_1_data[28]_i_2__0_n_0 ),
        .I1(\elts_1_data_reg[27]_0 ),
        .I2(rx_e[0]),
        .I3(\elts_1_data[27]_i_3__0_n_0 ),
        .I4(\elts_1_data[29]_i_6__0_n_0 ),
        .O(msb_lo_36));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[27]_i_2__0 
       (.I0(\elts_1_data_reg[27]_3 ),
        .I1(rx_e[3]),
        .I2(rx_e[2]),
        .I3(rx_e[4]),
        .I4(rx_e[1]),
        .I5(\elts_1_data[27]_i_5_n_0 ),
        .O(\elts_1_data_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \elts_1_data[27]_i_3__0 
       (.I0(rx_e[17]),
        .I1(rx_e[19]),
        .I2(rx_e[18]),
        .I3(rx_e[16]),
        .I4(\elts_1_data_reg[27]_3 ),
        .I5(rx_e[8]),
        .O(\elts_1_data[27]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[27]_i_4 
       (.I0(\elts_1_data_reg[27]_4 ),
        .I1(rx_e[9]),
        .I2(rx_e[10]),
        .I3(rx_e[11]),
        .I4(rx_e[12]),
        .O(\elts_1_data_reg[27]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[27]_i_5 
       (.I0(rx_e[8]),
        .I1(rx_e[7]),
        .I2(rx_e[6]),
        .I3(rx_e[5]),
        .O(\elts_1_data[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[28]_i_1__0 
       (.I0(\elts_1_data[28]_i_2__0_n_0 ),
        .I1(\elts_1_data[28]_i_3__0_n_0 ),
        .I2(rx_e[1]),
        .I3(\elts_1_data[28]_i_4_n_0 ),
        .I4(\elts_1_data[29]_i_3__0_n_0 ),
        .O(msb_hi_39));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \elts_1_data[28]_i_2__0 
       (.I0(\elts_1_data[29]_i_2__0_n_0 ),
        .I1(rx_e[19]),
        .I2(rx_e[18]),
        .I3(\elts_1_data[28]_i_5_n_0 ),
        .I4(rx_e[2]),
        .I5(\elts_1_data_reg[27]_1 ),
        .O(\elts_1_data[28]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[28]_i_3__0 
       (.I0(\elts_1_data_reg[30]_0 ),
        .I1(rx_e[2]),
        .I2(rx_e[3]),
        .I3(\elts_1_data[28]_i_7__0_n_0 ),
        .O(\elts_1_data[28]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \elts_1_data[28]_i_4 
       (.I0(rx_e[18]),
        .I1(rx_e[19]),
        .I2(rx_e[17]),
        .I3(\elts_1_data_reg[30]_1 ),
        .I4(rx_e[9]),
        .O(\elts_1_data[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \elts_1_data[28]_i_5 
       (.I0(rx_e[10]),
        .I1(\elts_1_data_reg[27]_4 ),
        .I2(rx_e[11]),
        .I3(rx_e[12]),
        .O(\elts_1_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[28]_i_6__0 
       (.I0(\elts_1_data_reg[29]_1 ),
        .I1(rx_e[6]),
        .I2(rx_e[5]),
        .I3(rx_e[4]),
        .I4(rx_e[3]),
        .I5(\elts_1_data[28]_i_8__0_n_0 ),
        .O(\elts_1_data_reg[27]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[28]_i_7__0 
       (.I0(rx_e[7]),
        .I1(rx_e[6]),
        .I2(rx_e[5]),
        .I3(rx_e[4]),
        .O(\elts_1_data[28]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[28]_i_8__0 
       (.I0(rx_e[10]),
        .I1(rx_e[9]),
        .I2(rx_e[8]),
        .I3(rx_e[7]),
        .O(\elts_1_data[28]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[29]_i_10 
       (.I0(rx_e[12]),
        .I1(rx_e[11]),
        .I2(\elts_1_data_reg[27]_4 ),
        .O(\elts_1_data_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[29]_i_1__0 
       (.I0(\elts_1_data[29]_i_2__0_n_0 ),
        .I1(\elts_1_data[29]_i_3__0_n_0 ),
        .I2(\elts_1_data[29]_i_4_n_0 ),
        .I3(\elts_1_data[29]_i_5_n_0 ),
        .I4(rx_e[19]),
        .I5(\elts_1_data[29]_i_6__0_n_0 ),
        .O(msb_hi_37));
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[29]_i_2__0 
       (.I0(\elts_1_data_reg[29]_0 ),
        .I1(rx_e[6]),
        .I2(D[3]),
        .I3(rx_e[14]),
        .O(\elts_1_data[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \elts_1_data[29]_i_3__0 
       (.I0(rx_e[7]),
        .I1(rx_e[6]),
        .I2(\elts_1_data_reg[30]_0 ),
        .I3(rx_e[5]),
        .I4(\elts_1_data[29]_i_8__0_n_0 ),
        .I5(rx_e[13]),
        .O(\elts_1_data[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \elts_1_data[29]_i_4 
       (.I0(rx_e[3]),
        .I1(rx_e[7]),
        .I2(rx_e[6]),
        .I3(rx_e[5]),
        .I4(rx_e[4]),
        .I5(\elts_1_data_reg[30]_0 ),
        .O(\elts_1_data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \elts_1_data[29]_i_5 
       (.I0(rx_e[11]),
        .I1(rx_e[13]),
        .I2(rx_e[12]),
        .I3(rx_e[15]),
        .I4(rx_e[14]),
        .I5(\elts_1_data[30]_i_9__0_n_0 ),
        .O(\elts_1_data[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[29]_i_6__0 
       (.I0(\elts_1_data_reg[27]_4 ),
        .I1(rx_e[12]),
        .I2(\elts_1_data_reg[27]_2 ),
        .I3(rx_e[4]),
        .O(\elts_1_data[29]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[29]_i_7__0 
       (.I0(rx_e[7]),
        .I1(rx_e[8]),
        .I2(rx_e[9]),
        .I3(rx_e[10]),
        .I4(\elts_1_data_reg[29]_1 ),
        .O(\elts_1_data_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[29]_i_8__0 
       (.I0(rx_e[14]),
        .I1(rx_e[15]),
        .I2(rx_e[16]),
        .I3(rx_e[17]),
        .I4(rx_e[19]),
        .I5(rx_e[18]),
        .O(\elts_1_data[29]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[29]_i_9__0 
       (.I0(\elts_1_data_reg[27]_3 ),
        .I1(rx_e[5]),
        .I2(rx_e[6]),
        .I3(rx_e[7]),
        .I4(rx_e[8]),
        .O(\elts_1_data_reg[27]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[30]_i_10 
       (.I0(rx_e[17]),
        .I1(rx_e[19]),
        .I2(rx_e[18]),
        .O(\rx_e_reg[15] ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \elts_1_data[30]_i_1__0 
       (.I0(\elts_1_data[30]_i_2__0_n_0 ),
        .I1(\elts_1_data[30]_i_3__0_n_0 ),
        .I2(rx_e[9]),
        .I3(\elts_1_data_reg[30]_1 ),
        .I4(rx_e[7]),
        .I5(\elts_1_data_reg[30]_0 ),
        .O(msb_hi_35));
  LUT6 #(
    .INIT(64'h0000000F00000004)) 
    \elts_1_data[30]_i_2__0 
       (.I0(rx_e[9]),
        .I1(rx_e[8]),
        .I2(rx_e[12]),
        .I3(rx_e[11]),
        .I4(\elts_1_data_reg[27]_4 ),
        .I5(rx_e[10]),
        .O(\elts_1_data[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    \elts_1_data[30]_i_3__0 
       (.I0(\elts_1_data_reg[30]_2 ),
        .I1(rx_e[11]),
        .I2(D[3]),
        .I3(rx_e[12]),
        .I4(rx_e[14]),
        .I5(rx_e[13]),
        .O(\elts_1_data[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[30]_i_4 
       (.I0(rx_e[12]),
        .I1(rx_e[13]),
        .I2(rx_e[10]),
        .I3(rx_e[11]),
        .I4(D[3]),
        .I5(rx_e[14]),
        .O(\elts_1_data_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \elts_1_data[30]_i_5 
       (.I0(rx_e[9]),
        .I1(rx_e[8]),
        .I2(rx_e[11]),
        .I3(rx_e[10]),
        .I4(\elts_1_data[30]_i_8__0_n_0 ),
        .I5(\elts_1_data[30]_i_9__0_n_0 ),
        .O(\elts_1_data_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[30]_i_6__0 
       (.I0(\rx_e_reg[15] ),
        .I1(rx_e[13]),
        .I2(rx_e[14]),
        .I3(rx_e[15]),
        .I4(rx_e[16]),
        .O(\elts_1_data_reg[27]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \elts_1_data[30]_i_7__0 
       (.I0(\rx_e_reg[15] ),
        .I1(rx_e[16]),
        .I2(rx_e[14]),
        .I3(rx_e[15]),
        .I4(rx_e[12]),
        .I5(rx_e[13]),
        .O(\elts_1_data_reg[30]_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[30]_i_8__0 
       (.I0(rx_e[13]),
        .I1(rx_e[12]),
        .I2(rx_e[15]),
        .I3(rx_e[14]),
        .O(\elts_1_data[30]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \elts_1_data[30]_i_9__0 
       (.I0(rx_e[16]),
        .I1(rx_e[18]),
        .I2(rx_e[19]),
        .I3(rx_e[17]),
        .O(\elts_1_data[30]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000008880AAAA)) 
    \elts_1_data[31]_i_1__1 
       (.I0(rxQ_io_deq_valid),
        .I1(ioX_cq_3_io_deq_valid),
        .I2(xmit[1]),
        .I3(xmit[0]),
        .I4(txBusy_reg),
        .I5(\elts_1_data_reg[31]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[31]_i_2__0 
       (.I0(rx_e[18]),
        .I1(rx_e[19]),
        .I2(rx_e[17]),
        .I3(rx_e[16]),
        .I4(rx_e[15]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \elts_1_data[31]_i_3__0 
       (.I0(valid_1),
        .I1(\elts_1_data_reg[31]_1 ),
        .O(\elts_1_data_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \elts_1_data[7]_i_1__0 
       (.I0(\elts_1_data[8]_i_4_n_0 ),
        .I1(\elts_1_data[7]_i_2__0_n_0 ),
        .I2(\elts_1_data[7]_i_3_n_0 ),
        .I3(rx_a[0]),
        .I4(\elts_1_data[7]_i_4_n_0 ),
        .I5(\elts_1_data[9]_i_2__0_n_0 ),
        .O(msb_lo_4));
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[7]_i_2__0 
       (.I0(msb_hi_1),
        .I1(rx_a[14]),
        .I2(\elts_1_data_reg[7]_1 ),
        .I3(rx_a[6]),
        .O(\elts_1_data[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[7]_i_3 
       (.I0(\elts_1_data_reg[10]_0 ),
        .I1(rx_a[1]),
        .I2(rx_a[2]),
        .I3(\elts_1_data[7]_i_6_n_0 ),
        .O(\elts_1_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \elts_1_data[7]_i_4 
       (.I0(rx_a[17]),
        .I1(rx_a[19]),
        .I2(rx_a[18]),
        .I3(rx_a[16]),
        .I4(\elts_1_data_reg[10]_0 ),
        .I5(rx_a[8]),
        .O(\elts_1_data[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[7]_i_5 
       (.I0(\elts_1_data_reg[7]_3 ),
        .I1(rx_a[7]),
        .I2(rx_a[8]),
        .I3(rx_a[9]),
        .I4(rx_a[10]),
        .O(\elts_1_data_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[7]_i_6 
       (.I0(rx_a[5]),
        .I1(rx_a[6]),
        .I2(rx_a[7]),
        .I3(rx_a[8]),
        .I4(rx_a[4]),
        .I5(rx_a[3]),
        .O(\elts_1_data[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \elts_1_data[8]_i_1__0 
       (.I0(\elts_1_data[9]_i_4_n_0 ),
        .I1(\elts_1_data_reg[8]_0 ),
        .I2(rx_a[1]),
        .I3(\elts_1_data[8]_i_3_n_0 ),
        .I4(\elts_1_data[8]_i_4_n_0 ),
        .O(msb_hi_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \elts_1_data[8]_i_2 
       (.I0(\elts_1_data_reg[8]_1 ),
        .I1(rx_a[9]),
        .I2(rx_a[8]),
        .I3(rx_a[3]),
        .I4(rx_a[2]),
        .I5(\elts_1_data[8]_i_6_n_0 ),
        .O(\elts_1_data_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \elts_1_data[8]_i_3 
       (.I0(rx_a[18]),
        .I1(rx_a[19]),
        .I2(rx_a[17]),
        .I3(\elts_1_data_reg[8]_1 ),
        .I4(rx_a[9]),
        .O(\elts_1_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \elts_1_data[8]_i_4 
       (.I0(\elts_1_data[8]_i_7_n_0 ),
        .I1(rx_a[2]),
        .I2(rx_a[10]),
        .I3(\elts_1_data_reg[7]_3 ),
        .I4(rx_a[18]),
        .I5(rx_a[19]),
        .O(\elts_1_data[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[8]_i_5 
       (.I0(rx_a[11]),
        .I1(rx_a[10]),
        .I2(\elts_1_data_reg[10]_1 ),
        .O(\elts_1_data_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \elts_1_data[8]_i_6 
       (.I0(rx_a[7]),
        .I1(rx_a[6]),
        .I2(rx_a[5]),
        .I3(rx_a[4]),
        .O(\elts_1_data[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \elts_1_data[8]_i_7 
       (.I0(\elts_1_data_reg[10]_0 ),
        .I1(\elts_1_data[7]_i_6_n_0 ),
        .O(\elts_1_data[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[8]_i_8 
       (.I0(rx_a[12]),
        .I1(rx_a[11]),
        .I2(\elts_1_data_reg[7]_2 ),
        .O(\elts_1_data_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \elts_1_data[9]_i_1__0 
       (.I0(\elts_1_data[9]_i_2__0_n_0 ),
        .I1(\elts_1_data_reg[9]_0 ),
        .I2(rx_a[3]),
        .I3(\elts_1_data[10]_i_3_n_0 ),
        .I4(rx_a[19]),
        .I5(\elts_1_data[9]_i_4_n_0 ),
        .O(msb_hi_5));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \elts_1_data[9]_i_2__0 
       (.I0(\elts_1_data_reg[7]_2 ),
        .I1(rx_a[12]),
        .I2(\elts_1_data_reg[7]_0 ),
        .I3(rx_a[4]),
        .O(\elts_1_data[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[9]_i_3 
       (.I0(\elts_1_data_reg[9]_1 ),
        .I1(rx_a[4]),
        .I2(rx_a[5]),
        .I3(rx_a[6]),
        .I4(rx_a[7]),
        .O(\elts_1_data_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEFFAE)) 
    \elts_1_data[9]_i_4 
       (.I0(\elts_1_data[7]_i_2__0_n_0 ),
        .I1(rx_a[5]),
        .I2(\elts_1_data[9]_i_7_n_0 ),
        .I3(rx_a[13]),
        .I4(msb_hi_1),
        .I5(rx_a[14]),
        .O(\elts_1_data[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[9]_i_5 
       (.I0(\elts_1_data_reg[10]_2 ),
        .I1(rx_a[15]),
        .I2(rx_a[16]),
        .I3(rx_a[13]),
        .I4(rx_a[14]),
        .O(\elts_1_data_reg[7]_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \elts_1_data[9]_i_6 
       (.I0(\elts_1_data_reg[10]_0 ),
        .I1(rx_a[5]),
        .I2(rx_a[6]),
        .I3(rx_a[7]),
        .I4(rx_a[8]),
        .O(\elts_1_data_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \elts_1_data[9]_i_7 
       (.I0(\elts_1_data_reg[9]_1 ),
        .I1(rx_a[7]),
        .I2(rx_a[6]),
        .O(\elts_1_data[9]_i_7_n_0 ));
  FDRE \elts_1_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_3),
        .Q(elts_1_data[10]),
        .R(1'b0));
  FDRE \elts_1_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_1),
        .Q(elts_1_data[11]),
        .R(1'b0));
  FDRE \elts_1_data_reg[12] 
       (.C(clk),
        .CE(E),
        .D(msb_lo_12),
        .Q(elts_1_data[12]),
        .R(1'b0));
  FDRE \elts_1_data_reg[13] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_15),
        .Q(elts_1_data[13]),
        .R(1'b0));
  FDRE \elts_1_data_reg[14] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_13),
        .Q(elts_1_data[14]),
        .R(1'b0));
  FDRE \elts_1_data_reg[15] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_11),
        .Q(elts_1_data[15]),
        .R(1'b0));
  FDRE \elts_1_data_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(elts_1_data[16]),
        .R(1'b0));
  FDRE \elts_1_data_reg[17] 
       (.C(clk),
        .CE(E),
        .D(msb_lo_20),
        .Q(elts_1_data[17]),
        .R(1'b0));
  FDRE \elts_1_data_reg[18] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_23),
        .Q(elts_1_data[18]),
        .R(1'b0));
  FDRE \elts_1_data_reg[19] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_21),
        .Q(elts_1_data[19]),
        .R(1'b0));
  FDRE \elts_1_data_reg[20] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_19),
        .Q(elts_1_data[20]),
        .R(1'b0));
  FDRE \elts_1_data_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(elts_1_data[21]),
        .R(1'b0));
  FDRE \elts_1_data_reg[22] 
       (.C(clk),
        .CE(E),
        .D(msb_lo_28),
        .Q(elts_1_data[22]),
        .R(1'b0));
  FDRE \elts_1_data_reg[23] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_31),
        .Q(elts_1_data[23]),
        .R(1'b0));
  FDRE \elts_1_data_reg[24] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_29),
        .Q(elts_1_data[24]),
        .R(1'b0));
  FDRE \elts_1_data_reg[25] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_27),
        .Q(elts_1_data[25]),
        .R(1'b0));
  FDRE \elts_1_data_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(elts_1_data[26]),
        .R(1'b0));
  FDRE \elts_1_data_reg[27] 
       (.C(clk),
        .CE(E),
        .D(msb_lo_36),
        .Q(elts_1_data[27]),
        .R(1'b0));
  FDRE \elts_1_data_reg[28] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_39),
        .Q(elts_1_data[28]),
        .R(1'b0));
  FDRE \elts_1_data_reg[29] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_37),
        .Q(elts_1_data[29]),
        .R(1'b0));
  FDRE \elts_1_data_reg[30] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_35),
        .Q(elts_1_data[30]),
        .R(1'b0));
  FDRE \elts_1_data_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(elts_1_data[31]),
        .R(1'b0));
  FDRE \elts_1_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(msb_lo_4),
        .Q(elts_1_data[7]),
        .R(1'b0));
  FDRE \elts_1_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_7),
        .Q(elts_1_data[8]),
        .R(1'b0));
  FDRE \elts_1_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(msb_hi_5),
        .Q(elts_1_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3F3F0FFFB0B00000)) 
    \readys_mask[3]_i_1 
       (.I0(_readys_unready_T_8[1]),
        .I1(\readys_mask_reg[3] ),
        .I2(first),
        .I3(rxQ_io_deq_valid),
        .I4(ioX_cq_3_io_deq_valid),
        .I5(_readys_unready_T_8[0]),
        .O(\readys_mask_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h02AA)) 
    \readys_mask[3]_i_2 
       (.I0(rxQ_io_deq_valid),
        .I1(xmit[0]),
        .I2(xmit[1]),
        .I3(ioX_cq_3_io_deq_valid),
        .O(\readys_mask_reg[3] ));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \readys_mask[5]_i_1 
       (.I0(first),
        .I1(rxQ_io_deq_valid),
        .I2(ioX_cq_3_io_deq_valid),
        .I3(_readys_unready_T_8[1]),
        .O(\readys_mask_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[0]_i_1__0 
       (.I0(\rx_a_reg[3]_i_2_n_7 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[10]_i_1 
       (.I0(\rx_a_reg[11]_i_2__0_n_5 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[11]_i_1 
       (.I0(\rx_a_reg[11]_i_2__0_n_4 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[11] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[11]_i_3 
       (.I0(rx_a[11]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[10]_1 ),
        .O(_rx_T_1_a[11]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_a[11]_i_4 
       (.I0(rx_a[10]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[12]),
        .I3(rx_a[11]),
        .I4(\elts_1_data_reg[7]_2 ),
        .O(_rx_T_1_a[10]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_a[11]_i_5 
       (.I0(rx_a[9]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[11]),
        .I3(rx_a[10]),
        .I4(\elts_1_data_reg[10]_1 ),
        .O(_rx_T_1_a[9]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[11]_i_6 
       (.I0(rx_a[8]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[10]_0 ),
        .O(_rx_T_1_a[8]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[12]_i_1 
       (.I0(\rx_a_reg[15]_i_2__0_n_7 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[13]_i_1 
       (.I0(\rx_a_reg[15]_i_2__0_n_6 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[14]_i_1 
       (.I0(\rx_a_reg[15]_i_2__0_n_5 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[15]_i_1 
       (.I0(\rx_a_reg[15]_i_2__0_n_4 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_a[15]_i_3 
       (.I0(rx_a[15]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[19]),
        .I3(rx_a[18]),
        .I4(rx_a[17]),
        .I5(rx_a[16]),
        .O(\rx_a_reg[15] [2]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[15]_i_4 
       (.I0(rx_a[14]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(msb_hi_1),
        .O(_rx_T_1_a[14]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_a[15]_i_5 
       (.I0(rx_a[13]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[14]),
        .I3(msb_hi_1),
        .O(_rx_T_1_a[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[15]_i_6 
       (.I0(rx_a[12]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[7]_2 ),
        .O(_rx_T_1_a[12]));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_a[15]_i_9 
       (.I0(msb_hi_1),
        .I1(rx_a[14]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_a[13]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [14]),
        .O(\rx_a[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[16]_i_1 
       (.I0(\rx_a_reg[19]_i_2_n_7 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[17]_i_1 
       (.I0(\rx_a_reg[19]_i_2_n_6 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[18]_i_1 
       (.I0(\rx_a_reg[19]_i_2_n_5 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[18] ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_a[19]_i_10 
       (.I0(rx_a[19]),
        .I1(rx_a[18]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_a[17]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [15]),
        .O(\rx_a[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[19]_i_1__0 
       (.I0(\rx_a_reg[19]_i_2_n_4 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[19] ));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_a[19]_i_4 
       (.I0(\elts_1_data_reg[31]_0 ),
        .I1(rx_a[19]),
        .O(\rx_a[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[19]_i_5 
       (.I0(rx_a[18]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[19]),
        .O(_rx_T_1_a[18]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_a[19]_i_6 
       (.I0(rx_a[17]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[18]),
        .I3(rx_a[19]),
        .O(_rx_T_1_a[17]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_a[19]_i_7 
       (.I0(rx_a[16]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_a[17]),
        .I3(rx_a[19]),
        .I4(rx_a[18]),
        .O(_rx_T_1_a[16]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[1]_i_1 
       (.I0(\rx_a_reg[3]_i_2_n_6 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[2]_i_1 
       (.I0(\rx_a_reg[3]_i_2_n_5 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[3]_i_1 
       (.I0(\rx_a_reg[3]_i_2_n_4 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[3] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[3]_i_3 
       (.I0(rx_a[3]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[9]_0 ),
        .O(_rx_T_1_a[3]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_a[3]_i_4 
       (.I0(rx_a[2]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[10]_0 ),
        .I3(\elts_1_data[7]_i_6_n_0 ),
        .O(_rx_T_1_a[2]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[3]_i_5 
       (.I0(rx_a[1]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[8]_0 ),
        .O(_rx_T_1_a[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_a[3]_i_6 
       (.I0(rx_a[0]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[10]_0 ),
        .I3(rx_a[1]),
        .I4(rx_a[2]),
        .I5(\elts_1_data[7]_i_6_n_0 ),
        .O(\rx_a_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_a[3]_i_8 
       (.I0(\elts_1_data[7]_i_6_n_0 ),
        .I1(\elts_1_data_reg[10]_0 ),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_a[2]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [13]),
        .O(\rx_a[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[4]_i_1 
       (.I0(\rx_a_reg[7]_i_2__0_n_7 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[5]_i_1__0 
       (.I0(\rx_a_reg[7]_i_2__0_n_6 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[6]_i_1 
       (.I0(\rx_a_reg[7]_i_2__0_n_5 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[7]_i_1 
       (.I0(\rx_a_reg[7]_i_2__0_n_4 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[7] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[7]_i_3 
       (.I0(rx_a[7]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[9]_1 ),
        .O(_rx_T_1_a[7]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[7]_i_4 
       (.I0(rx_a[6]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[7]_1 ),
        .O(_rx_T_1_a[6]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_a[7]_i_5 
       (.I0(rx_a[5]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[9]_1 ),
        .I3(rx_a[7]),
        .I4(rx_a[6]),
        .O(\rx_a_reg[15] [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_a[7]_i_6 
       (.I0(rx_a[4]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[7]_0 ),
        .O(_rx_T_1_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[8]_i_1 
       (.I0(\rx_a_reg[11]_i_2__0_n_7 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_a[9]_i_1 
       (.I0(\rx_a_reg[11]_i_2__0_n_6 ),
        .I1(rx_out_2_a0),
        .O(\rx_a_reg[9] ));
  CARRY4 \rx_a_reg[11]_i_2__0 
       (.CI(\rx_a_reg[7]_i_2__0_n_0 ),
        .CO({\rx_a_reg[11]_i_2__0_n_0 ,\rx_a_reg[11]_i_2__0_n_1 ,\rx_a_reg[11]_i_2__0_n_2 ,\rx_a_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_a[11:8]),
        .O({\rx_a_reg[11]_i_2__0_n_4 ,\rx_a_reg[11]_i_2__0_n_5 ,\rx_a_reg[11]_i_2__0_n_6 ,\rx_a_reg[11]_i_2__0_n_7 }),
        .S(\rx_a_reg[11]_0 ));
  CARRY4 \rx_a_reg[15]_i_2__0 
       (.CI(\rx_a_reg[11]_i_2__0_n_0 ),
        .CO({\rx_a_reg[15]_i_2__0_n_0 ,\rx_a_reg[15]_i_2__0_n_1 ,\rx_a_reg[15]_i_2__0_n_2 ,\rx_a_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_a_reg[15] [2],_rx_T_1_a[14:12]}),
        .O({\rx_a_reg[15]_i_2__0_n_4 ,\rx_a_reg[15]_i_2__0_n_5 ,\rx_a_reg[15]_i_2__0_n_6 ,\rx_a_reg[15]_i_2__0_n_7 }),
        .S({sync_0_reg[2:1],\rx_a[15]_i_9_n_0 ,sync_0_reg[0]}));
  CARRY4 \rx_a_reg[19]_i_2 
       (.CI(\rx_a_reg[15]_i_2__0_n_0 ),
        .CO({\rx_a_reg[19]_i_2_n_0 ,\rx_a_reg[19]_i_2_n_1 ,\rx_a_reg[19]_i_2_n_2 ,\rx_a_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_a[19]_i_4_n_0 ,_rx_T_1_a[18:16]}),
        .O({\rx_a_reg[19]_i_2_n_4 ,\rx_a_reg[19]_i_2_n_5 ,\rx_a_reg[19]_i_2_n_6 ,\rx_a_reg[19]_i_2_n_7 }),
        .S({\rx_a_reg[19]_0 [2:1],\rx_a[19]_i_10_n_0 ,\rx_a_reg[19]_0 [0]}));
  CARRY4 \rx_a_reg[19]_i_3__0 
       (.CI(\rx_a_reg[19]_i_2_n_0 ),
        .CO({\NLW_rx_a_reg[19]_i_3__0_CO_UNCONNECTED [3:1],rx_out_2_a0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_a_reg[19]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_a_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rx_a_reg[3]_i_2_n_0 ,\rx_a_reg[3]_i_2_n_1 ,\rx_a_reg[3]_i_2_n_2 ,\rx_a_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_a[3:1],\rx_a_reg[15] [0]}),
        .O({\rx_a_reg[3]_i_2_n_4 ,\rx_a_reg[3]_i_2_n_5 ,\rx_a_reg[3]_i_2_n_6 ,\rx_a_reg[3]_i_2_n_7 }),
        .S({\rx_a_reg[3]_0 [2],\rx_a[3]_i_8_n_0 ,\rx_a_reg[3]_0 [1:0]}));
  CARRY4 \rx_a_reg[7]_i_2__0 
       (.CI(\rx_a_reg[3]_i_2_n_0 ),
        .CO({\rx_a_reg[7]_i_2__0_n_0 ,\rx_a_reg[7]_i_2__0_n_1 ,\rx_a_reg[7]_i_2__0_n_2 ,\rx_a_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_a[7:6],\rx_a_reg[15] [1],_rx_T_1_a[4]}),
        .O({\rx_a_reg[7]_i_2__0_n_4 ,\rx_a_reg[7]_i_2__0_n_5 ,\rx_a_reg[7]_i_2__0_n_6 ,\rx_a_reg[7]_i_2__0_n_7 }),
        .S(\rx_a_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[0]_i_1__0 
       (.I0(\rx_b_reg[3]_i_2_n_7 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[10]_i_1 
       (.I0(\rx_b_reg[11]_i_2__0_n_5 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[11]_i_1 
       (.I0(\rx_b_reg[11]_i_2__0_n_4 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[11] ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_b[11]_i_3 
       (.I0(rx_b[11]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[15]_3 ),
        .I3(rx_b[13]),
        .I4(rx_b[12]),
        .O(_rx_T_1_b[11]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_b[11]_i_4 
       (.I0(rx_b[10]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[12]),
        .I3(rx_b[11]),
        .I4(\elts_1_data_reg[12]_1 ),
        .O(\rx_b_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_b[11]_i_5 
       (.I0(rx_b[9]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[11]),
        .I3(rx_b[10]),
        .I4(\elts_1_data_reg[15]_2 ),
        .O(\rx_b_reg[15] [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[11]_i_6 
       (.I0(rx_b[8]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[15]_0 ),
        .O(_rx_T_1_b[8]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[12]_i_1 
       (.I0(\rx_b_reg[15]_i_2__0_n_7 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[13]_i_1 
       (.I0(\rx_b_reg[15]_i_2__0_n_6 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[14]_i_1 
       (.I0(\rx_b_reg[15]_i_2__0_n_5 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[15]_i_1 
       (.I0(\rx_b_reg[15]_i_2__0_n_4 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_b[15]_i_3 
       (.I0(rx_b[15]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[19]),
        .I3(rx_b[18]),
        .I4(rx_b[17]),
        .I5(rx_b[16]),
        .O(\rx_b_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_b[15]_i_4 
       (.I0(rx_b[14]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[15]),
        .I3(rx_b[16]),
        .I4(rx_b[17]),
        .I5(\elts_0_data[16]_i_2__0_n_0 ),
        .O(_rx_T_1_b[14]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[15]_i_5 
       (.I0(rx_b[13]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[15]_3 ),
        .O(_rx_T_1_b[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[15]_i_6 
       (.I0(rx_b[12]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[12]_1 ),
        .O(_rx_T_1_b[12]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[16]_i_1 
       (.I0(\rx_b_reg[19]_i_2__0_n_7 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[17]_i_1 
       (.I0(\rx_b_reg[19]_i_2__0_n_6 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[18]_i_1 
       (.I0(\rx_b_reg[19]_i_2__0_n_5 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[19]_i_1 
       (.I0(\rx_b_reg[19]_i_2__0_n_4 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[19] ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_b[19]_i_10 
       (.I0(rx_b[19]),
        .I1(rx_b[18]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_b[17]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [12]),
        .O(\rx_b[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_b[19]_i_11 
       (.I0(\elts_0_data[16]_i_2__0_n_0 ),
        .I1(rx_b[17]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_b[16]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [11]),
        .O(\rx_b[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_b[19]_i_4 
       (.I0(\elts_1_data_reg[31]_0 ),
        .I1(rx_b[19]),
        .O(\rx_b[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[19]_i_5 
       (.I0(rx_b[18]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[19]),
        .O(_rx_T_1_b[18]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_b[19]_i_6 
       (.I0(rx_b[17]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[18]),
        .I3(rx_b[19]),
        .O(_rx_T_1_b[17]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_b[19]_i_7 
       (.I0(rx_b[16]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[17]),
        .I3(rx_b[19]),
        .I4(rx_b[18]),
        .O(_rx_T_1_b[16]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[1]_i_1 
       (.I0(\rx_b_reg[3]_i_2_n_6 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[2]_i_1 
       (.I0(\rx_b_reg[3]_i_2_n_5 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[3]_i_1 
       (.I0(\rx_b_reg[3]_i_2_n_4 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[3] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_b[3]_i_3 
       (.I0(rx_b[3]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[14]_0 ),
        .O(_rx_T_1_b[3]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[3]_i_4 
       (.I0(rx_b[2]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[13]_1 ),
        .O(_rx_T_1_b[2]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[3]_i_5 
       (.I0(rx_b[1]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[13]_0 ),
        .O(_rx_T_1_b[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[3]_i_6 
       (.I0(rx_b[0]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[12]_0 ),
        .O(_rx_T_1_b[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[4]_i_1 
       (.I0(\rx_b_reg[7]_i_2__0_n_7 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[5]_i_1__0 
       (.I0(\rx_b_reg[7]_i_2__0_n_6 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[6]_i_1 
       (.I0(\rx_b_reg[7]_i_2__0_n_5 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[7]_i_1 
       (.I0(\rx_b_reg[7]_i_2__0_n_4 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[7] ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_b[7]_i_10 
       (.I0(\elts_1_data[14]_i_7_n_0 ),
        .I1(\elts_1_data_reg[15]_0 ),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_b[4]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [10]),
        .O(\rx_b[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_b[7]_i_3 
       (.I0(rx_b[7]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[15]_1 ),
        .O(_rx_T_1_b[7]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_b[7]_i_4 
       (.I0(rx_b[6]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_b[8]),
        .I3(rx_b[7]),
        .I4(\elts_1_data_reg[15]_0 ),
        .O(\rx_b_reg[15] [0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_b[7]_i_5 
       (.I0(rx_b[5]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[13]_2 ),
        .O(_rx_T_1_b[5]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_b[7]_i_6 
       (.I0(rx_b[4]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[15]_0 ),
        .I3(\elts_1_data[14]_i_7_n_0 ),
        .O(_rx_T_1_b[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[8]_i_1 
       (.I0(\rx_b_reg[11]_i_2__0_n_7 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_b[9]_i_1 
       (.I0(\rx_b_reg[11]_i_2__0_n_6 ),
        .I1(rx_out_2_b0),
        .O(\rx_b_reg[9] ));
  CARRY4 \rx_b_reg[11]_i_2__0 
       (.CI(\rx_b_reg[7]_i_2__0_n_0 ),
        .CO({\rx_b_reg[11]_i_2__0_n_0 ,\rx_b_reg[11]_i_2__0_n_1 ,\rx_b_reg[11]_i_2__0_n_2 ,\rx_b_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_b[11],\rx_b_reg[15] [2:1],_rx_T_1_b[8]}),
        .O({\rx_b_reg[11]_i_2__0_n_4 ,\rx_b_reg[11]_i_2__0_n_5 ,\rx_b_reg[11]_i_2__0_n_6 ,\rx_b_reg[11]_i_2__0_n_7 }),
        .S(\rx_b_reg[11]_0 ));
  CARRY4 \rx_b_reg[15]_i_2__0 
       (.CI(\rx_b_reg[11]_i_2__0_n_0 ),
        .CO({\rx_b_reg[15]_i_2__0_n_0 ,\rx_b_reg[15]_i_2__0_n_1 ,\rx_b_reg[15]_i_2__0_n_2 ,\rx_b_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_b_reg[15] [3],_rx_T_1_b[14:12]}),
        .O({\rx_b_reg[15]_i_2__0_n_4 ,\rx_b_reg[15]_i_2__0_n_5 ,\rx_b_reg[15]_i_2__0_n_6 ,\rx_b_reg[15]_i_2__0_n_7 }),
        .S(sync_0_reg_0));
  CARRY4 \rx_b_reg[19]_i_2__0 
       (.CI(\rx_b_reg[15]_i_2__0_n_0 ),
        .CO({\rx_b_reg[19]_i_2__0_n_0 ,\rx_b_reg[19]_i_2__0_n_1 ,\rx_b_reg[19]_i_2__0_n_2 ,\rx_b_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_b[19]_i_4_n_0 ,_rx_T_1_b[18:16]}),
        .O({\rx_b_reg[19]_i_2__0_n_4 ,\rx_b_reg[19]_i_2__0_n_5 ,\rx_b_reg[19]_i_2__0_n_6 ,\rx_b_reg[19]_i_2__0_n_7 }),
        .S({\rx_b_reg[19]_0 ,\rx_b[19]_i_10_n_0 ,\rx_b[19]_i_11_n_0 }));
  CARRY4 \rx_b_reg[19]_i_3 
       (.CI(\rx_b_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_rx_b_reg[19]_i_3_CO_UNCONNECTED [3:1],rx_out_2_b0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_b_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_b_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rx_b_reg[3]_i_2_n_0 ,\rx_b_reg[3]_i_2_n_1 ,\rx_b_reg[3]_i_2_n_2 ,\rx_b_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_b[3:0]),
        .O({\rx_b_reg[3]_i_2_n_4 ,\rx_b_reg[3]_i_2_n_5 ,\rx_b_reg[3]_i_2_n_6 ,\rx_b_reg[3]_i_2_n_7 }),
        .S(\rx_b_reg[3]_0 ));
  CARRY4 \rx_b_reg[7]_i_2__0 
       (.CI(\rx_b_reg[3]_i_2_n_0 ),
        .CO({\rx_b_reg[7]_i_2__0_n_0 ,\rx_b_reg[7]_i_2__0_n_1 ,\rx_b_reg[7]_i_2__0_n_2 ,\rx_b_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_b[7],\rx_b_reg[15] [0],_rx_T_1_b[5:4]}),
        .O({\rx_b_reg[7]_i_2__0_n_4 ,\rx_b_reg[7]_i_2__0_n_5 ,\rx_b_reg[7]_i_2__0_n_6 ,\rx_b_reg[7]_i_2__0_n_7 }),
        .S({\rx_b_reg[7]_0 ,\rx_b[7]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[0]_i_1__0 
       (.I0(\rx_c_reg[3]_i_2_n_7 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[10]_i_1 
       (.I0(\rx_c_reg[11]_i_2__0_n_5 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[11]_i_1 
       (.I0(\rx_c_reg[11]_i_2__0_n_4 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[11]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_c[11]_i_3 
       (.I0(rx_c[11]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_0 ),
        .O(_rx_T_1_c[11]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_c[11]_i_4 
       (.I0(rx_c[10]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_2 ),
        .I3(rx_c[12]),
        .I4(rx_c[11]),
        .O(\rx_c_reg[11] [3]));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \rx_c[11]_i_5 
       (.I0(rx_c[9]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[11]),
        .I3(rx_c[10]),
        .I4(\elts_1_data_reg[20]_0 ),
        .O(_rx_T_1_c[9]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_c[11]_i_6 
       (.I0(rx_c[8]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_3 ),
        .O(_rx_T_1_c[8]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[12]_i_1 
       (.I0(\rx_c_reg[15]_i_2__0_n_7 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[13]_i_1 
       (.I0(\rx_c_reg[15]_i_2__0_n_6 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[14]_i_1 
       (.I0(\rx_c_reg[15]_i_2__0_n_5 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[15]_i_1 
       (.I0(\rx_c_reg[15]_i_2__0_n_4 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[15] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_c[15]_i_3 
       (.I0(rx_c[15]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[19]),
        .I3(rx_c[18]),
        .I4(rx_c[17]),
        .I5(rx_c[16]),
        .O(_rx_T_1_c[15]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_c[15]_i_4 
       (.I0(rx_c[14]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(D[1]),
        .O(_rx_T_1_c[14]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_c[15]_i_5 
       (.I0(rx_c[13]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[14]),
        .I3(D[1]),
        .O(_rx_T_1_c[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_c[15]_i_6 
       (.I0(rx_c[12]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_2 ),
        .O(_rx_T_1_c[12]));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_c[15]_i_9 
       (.I0(D[1]),
        .I1(rx_c[14]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_c[13]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [7]),
        .O(\rx_c[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[16]_i_1 
       (.I0(\rx_c_reg[19]_i_2__0_n_7 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[17]_i_1 
       (.I0(\rx_c_reg[19]_i_2__0_n_6 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[18]_i_1 
       (.I0(\rx_c_reg[19]_i_2__0_n_5 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[19]_i_1 
       (.I0(\rx_c_reg[19]_i_2__0_n_4 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[19] ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_c[19]_i_10 
       (.I0(rx_c[19]),
        .I1(rx_c[18]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_c[17]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [9]),
        .O(\rx_c[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_c[19]_i_11 
       (.I0(\elts_1_data[20]_i_10_n_0 ),
        .I1(rx_c[17]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_c[16]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [8]),
        .O(\rx_c[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_c[19]_i_4 
       (.I0(\elts_1_data_reg[31]_0 ),
        .I1(rx_c[19]),
        .O(\rx_c[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_c[19]_i_5 
       (.I0(rx_c[18]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[19]),
        .O(_rx_T_1_c[18]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_c[19]_i_6 
       (.I0(rx_c[17]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[18]),
        .I3(rx_c[19]),
        .O(_rx_T_1_c[17]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_c[19]_i_7 
       (.I0(rx_c[16]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[17]),
        .I3(rx_c[19]),
        .I4(rx_c[18]),
        .O(_rx_T_1_c[16]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[1]_i_1 
       (.I0(\rx_c_reg[3]_i_2_n_6 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[2]_i_1 
       (.I0(\rx_c_reg[3]_i_2_n_5 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[3]_i_1 
       (.I0(\rx_c_reg[3]_i_2_n_4 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[3] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_c[3]_i_3 
       (.I0(rx_c[3]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[19]_0 ),
        .O(_rx_T_1_c[3]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_c[3]_i_4 
       (.I0(rx_c[2]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_3 ),
        .I3(\elts_1_data[18]_i_8__0_n_0 ),
        .O(_rx_T_1_c[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_c[3]_i_5 
       (.I0(rx_c[1]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[18]_0 ),
        .I3(rx_c[2]),
        .I4(rx_c[9]),
        .I5(\elts_1_data[18]_i_8__0_n_0 ),
        .O(\rx_c_reg[11] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_c[3]_i_6 
       (.I0(rx_c[0]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_3 ),
        .I3(rx_c[1]),
        .I4(rx_c[2]),
        .I5(\elts_1_data[18]_i_8__0_n_0 ),
        .O(\rx_c_reg[11] [0]));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_c[3]_i_8 
       (.I0(\elts_1_data[18]_i_8__0_n_0 ),
        .I1(\elts_1_data_reg[20]_3 ),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_c[2]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [6]),
        .O(\rx_c[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[4]_i_1 
       (.I0(\rx_c_reg[7]_i_2__0_n_7 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[5]_i_1__0 
       (.I0(\rx_c_reg[7]_i_2__0_n_6 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[6]_i_1 
       (.I0(\rx_c_reg[7]_i_2__0_n_5 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[7]_i_1 
       (.I0(\rx_c_reg[7]_i_2__0_n_4 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[7] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_c[7]_i_3 
       (.I0(rx_c[7]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_1 ),
        .O(_rx_T_1_c[7]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_c[7]_i_4 
       (.I0(rx_c[6]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_c[8]),
        .I3(rx_c[7]),
        .I4(\elts_1_data_reg[20]_3 ),
        .O(_rx_T_1_c[6]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \rx_c[7]_i_5 
       (.I0(rx_c[5]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[20]_1 ),
        .I3(rx_c[7]),
        .I4(rx_c[6]),
        .O(\rx_c_reg[11] [2]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_c[7]_i_6 
       (.I0(rx_c[4]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[17]_0 ),
        .O(_rx_T_1_c[4]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[8]_i_1 
       (.I0(\rx_c_reg[11]_i_2__0_n_7 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_c[9]_i_1 
       (.I0(\rx_c_reg[11]_i_2__0_n_6 ),
        .I1(rx_out_2_c0),
        .O(\rx_c_reg[9] ));
  CARRY4 \rx_c_reg[11]_i_2__0 
       (.CI(\rx_c_reg[7]_i_2__0_n_0 ),
        .CO({\rx_c_reg[11]_i_2__0_n_0 ,\rx_c_reg[11]_i_2__0_n_1 ,\rx_c_reg[11]_i_2__0_n_2 ,\rx_c_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_c[11],\rx_c_reg[11] [3],_rx_T_1_c[9:8]}),
        .O({\rx_c_reg[11]_i_2__0_n_4 ,\rx_c_reg[11]_i_2__0_n_5 ,\rx_c_reg[11]_i_2__0_n_6 ,\rx_c_reg[11]_i_2__0_n_7 }),
        .S(\rx_c_reg[11]_1 ));
  CARRY4 \rx_c_reg[15]_i_2__0 
       (.CI(\rx_c_reg[11]_i_2__0_n_0 ),
        .CO({\rx_c_reg[15]_i_2__0_n_0 ,\rx_c_reg[15]_i_2__0_n_1 ,\rx_c_reg[15]_i_2__0_n_2 ,\rx_c_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_c[15:12]),
        .O({\rx_c_reg[15]_i_2__0_n_4 ,\rx_c_reg[15]_i_2__0_n_5 ,\rx_c_reg[15]_i_2__0_n_6 ,\rx_c_reg[15]_i_2__0_n_7 }),
        .S({\rx_c_reg[15]_0 [2:1],\rx_c[15]_i_9_n_0 ,\rx_c_reg[15]_0 [0]}));
  CARRY4 \rx_c_reg[19]_i_2__0 
       (.CI(\rx_c_reg[15]_i_2__0_n_0 ),
        .CO({\rx_c_reg[19]_i_2__0_n_0 ,\rx_c_reg[19]_i_2__0_n_1 ,\rx_c_reg[19]_i_2__0_n_2 ,\rx_c_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_c[19]_i_4_n_0 ,_rx_T_1_c[18:16]}),
        .O({\rx_c_reg[19]_i_2__0_n_4 ,\rx_c_reg[19]_i_2__0_n_5 ,\rx_c_reg[19]_i_2__0_n_6 ,\rx_c_reg[19]_i_2__0_n_7 }),
        .S({\rx_c_reg[19]_0 ,\rx_c[19]_i_10_n_0 ,\rx_c[19]_i_11_n_0 }));
  CARRY4 \rx_c_reg[19]_i_3 
       (.CI(\rx_c_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_rx_c_reg[19]_i_3_CO_UNCONNECTED [3:1],rx_out_2_c0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_c_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_c_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rx_c_reg[3]_i_2_n_0 ,\rx_c_reg[3]_i_2_n_1 ,\rx_c_reg[3]_i_2_n_2 ,\rx_c_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_c[3:2],\rx_c_reg[11] [1:0]}),
        .O({\rx_c_reg[3]_i_2_n_4 ,\rx_c_reg[3]_i_2_n_5 ,\rx_c_reg[3]_i_2_n_6 ,\rx_c_reg[3]_i_2_n_7 }),
        .S({\rx_c_reg[3]_0 [2],\rx_c[3]_i_8_n_0 ,\rx_c_reg[3]_0 [1:0]}));
  CARRY4 \rx_c_reg[7]_i_2__0 
       (.CI(\rx_c_reg[3]_i_2_n_0 ),
        .CO({\rx_c_reg[7]_i_2__0_n_0 ,\rx_c_reg[7]_i_2__0_n_1 ,\rx_c_reg[7]_i_2__0_n_2 ,\rx_c_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_c[7:6],\rx_c_reg[11] [2],_rx_T_1_c[4]}),
        .O({\rx_c_reg[7]_i_2__0_n_4 ,\rx_c_reg[7]_i_2__0_n_5 ,\rx_c_reg[7]_i_2__0_n_6 ,\rx_c_reg[7]_i_2__0_n_7 }),
        .S(\rx_c_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[0]_i_1__0 
       (.I0(\rx_d_reg[3]_i_2_n_7 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[10]_i_1 
       (.I0(\rx_d_reg[11]_i_2__0_n_5 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[11]_i_1 
       (.I0(\rx_d_reg[11]_i_2__0_n_4 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[11] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[11]_i_3 
       (.I0(rx_d[11]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[25]_1 ),
        .O(_rx_T_1_d[11]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_d[11]_i_4 
       (.I0(rx_d[10]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[12]),
        .I3(rx_d[11]),
        .I4(\elts_1_data_reg[22]_3 ),
        .O(_rx_T_1_d[10]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_d[11]_i_5 
       (.I0(rx_d[9]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[25]_1 ),
        .I3(rx_d[11]),
        .I4(rx_d[10]),
        .O(_rx_T_1_d[9]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[11]_i_6 
       (.I0(rx_d[8]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[25]_0 ),
        .O(_rx_T_1_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[12]_i_1 
       (.I0(\rx_d_reg[15]_i_2__0_n_7 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[13]_i_1 
       (.I0(\rx_d_reg[15]_i_2__0_n_6 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[14]_i_1 
       (.I0(\rx_d_reg[15]_i_2__0_n_5 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[15]_i_1 
       (.I0(\rx_d_reg[15]_i_2__0_n_4 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[15] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_d[15]_i_3 
       (.I0(rx_d[15]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[19]),
        .I3(rx_d[18]),
        .I4(rx_d[17]),
        .I5(rx_d[16]),
        .O(_rx_T_1_d[15]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[15]_i_4 
       (.I0(rx_d[14]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(D[2]),
        .O(_rx_T_1_d[14]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_d[15]_i_5 
       (.I0(rx_d[13]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[14]),
        .I3(D[2]),
        .O(_rx_T_1_d[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[15]_i_6 
       (.I0(rx_d[12]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[22]_3 ),
        .O(_rx_T_1_d[12]));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_d[15]_i_9 
       (.I0(D[2]),
        .I1(rx_d[14]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_d[13]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [3]),
        .O(\rx_d[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[16]_i_1 
       (.I0(\rx_d_reg[19]_i_2__0_n_7 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[17]_i_1 
       (.I0(\rx_d_reg[19]_i_2__0_n_6 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[18]_i_1 
       (.I0(\rx_d_reg[19]_i_2__0_n_5 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[19]_i_1 
       (.I0(\rx_d_reg[19]_i_2__0_n_4 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[19] ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_d[19]_i_10 
       (.I0(rx_d[19]),
        .I1(rx_d[18]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_d[17]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [5]),
        .O(\rx_d[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_d[19]_i_11 
       (.I0(\elts_1_data[25]_i_9__0_n_0 ),
        .I1(rx_d[17]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_d[16]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [4]),
        .O(\rx_d[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_d[19]_i_4 
       (.I0(\elts_1_data_reg[31]_0 ),
        .I1(rx_d[19]),
        .O(\rx_d[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[19]_i_5 
       (.I0(rx_d[18]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[19]),
        .O(_rx_T_1_d[18]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_d[19]_i_6 
       (.I0(rx_d[17]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[18]),
        .I3(rx_d[19]),
        .O(_rx_T_1_d[17]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_d[19]_i_7 
       (.I0(rx_d[16]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[17]),
        .I3(rx_d[19]),
        .I4(rx_d[18]),
        .O(_rx_T_1_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[1]_i_1 
       (.I0(\rx_d_reg[3]_i_2_n_6 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[2]_i_1 
       (.I0(\rx_d_reg[3]_i_2_n_5 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[3]_i_1 
       (.I0(\rx_d_reg[3]_i_2_n_4 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[3] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[3]_i_3 
       (.I0(rx_d[3]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[24]_0 ),
        .O(_rx_T_1_d[3]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[3]_i_4 
       (.I0(rx_d[2]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[22]_1 ),
        .O(_rx_T_1_d[2]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[3]_i_5 
       (.I0(rx_d[1]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[23]_0 ),
        .O(_rx_T_1_d[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[3]_i_6 
       (.I0(rx_d[0]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[22]_0 ),
        .O(_rx_T_1_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[4]_i_1 
       (.I0(\rx_d_reg[7]_i_2__0_n_7 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[5]_i_1__0 
       (.I0(\rx_d_reg[7]_i_2__0_n_6 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[6]_i_1 
       (.I0(\rx_d_reg[7]_i_2__0_n_5 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[7]_i_1 
       (.I0(\rx_d_reg[7]_i_2__0_n_4 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[7] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[7]_i_3 
       (.I0(rx_d[7]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[24]_1 ),
        .O(_rx_T_1_d[7]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_d[7]_i_4 
       (.I0(rx_d[6]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[8]),
        .I3(rx_d[7]),
        .I4(\elts_1_data_reg[25]_0 ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_d[7]_i_5 
       (.I0(rx_d[5]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_d[7]),
        .I3(rx_d[6]),
        .I4(\elts_1_data_reg[24]_1 ),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_d[7]_i_6 
       (.I0(rx_d[4]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[22]_2 ),
        .O(_rx_T_1_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[8]_i_1 
       (.I0(\rx_d_reg[11]_i_2__0_n_7 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_d[9]_i_1 
       (.I0(\rx_d_reg[11]_i_2__0_n_6 ),
        .I1(rx_out_2_d0),
        .O(\rx_d_reg[9] ));
  CARRY4 \rx_d_reg[11]_i_2__0 
       (.CI(\rx_d_reg[7]_i_2__0_n_0 ),
        .CO({\rx_d_reg[11]_i_2__0_n_0 ,\rx_d_reg[11]_i_2__0_n_1 ,\rx_d_reg[11]_i_2__0_n_2 ,\rx_d_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_d[11:8]),
        .O({\rx_d_reg[11]_i_2__0_n_4 ,\rx_d_reg[11]_i_2__0_n_5 ,\rx_d_reg[11]_i_2__0_n_6 ,\rx_d_reg[11]_i_2__0_n_7 }),
        .S(\rx_d_reg[11]_0 ));
  CARRY4 \rx_d_reg[15]_i_2__0 
       (.CI(\rx_d_reg[11]_i_2__0_n_0 ),
        .CO({\rx_d_reg[15]_i_2__0_n_0 ,\rx_d_reg[15]_i_2__0_n_1 ,\rx_d_reg[15]_i_2__0_n_2 ,\rx_d_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_d[15:12]),
        .O({\rx_d_reg[15]_i_2__0_n_4 ,\rx_d_reg[15]_i_2__0_n_5 ,\rx_d_reg[15]_i_2__0_n_6 ,\rx_d_reg[15]_i_2__0_n_7 }),
        .S({\rx_d_reg[15]_0 [2:1],\rx_d[15]_i_9_n_0 ,\rx_d_reg[15]_0 [0]}));
  CARRY4 \rx_d_reg[19]_i_2__0 
       (.CI(\rx_d_reg[15]_i_2__0_n_0 ),
        .CO({\rx_d_reg[19]_i_2__0_n_0 ,\rx_d_reg[19]_i_2__0_n_1 ,\rx_d_reg[19]_i_2__0_n_2 ,\rx_d_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_d[19]_i_4_n_0 ,_rx_T_1_d[18:16]}),
        .O({\rx_d_reg[19]_i_2__0_n_4 ,\rx_d_reg[19]_i_2__0_n_5 ,\rx_d_reg[19]_i_2__0_n_6 ,\rx_d_reg[19]_i_2__0_n_7 }),
        .S({\rx_d_reg[19]_0 ,\rx_d[19]_i_10_n_0 ,\rx_d[19]_i_11_n_0 }));
  CARRY4 \rx_d_reg[19]_i_3 
       (.CI(\rx_d_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_rx_d_reg[19]_i_3_CO_UNCONNECTED [3:1],rx_out_2_d0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_d_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_d_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rx_d_reg[3]_i_2_n_0 ,\rx_d_reg[3]_i_2_n_1 ,\rx_d_reg[3]_i_2_n_2 ,\rx_d_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_d[3:0]),
        .O({\rx_d_reg[3]_i_2_n_4 ,\rx_d_reg[3]_i_2_n_5 ,\rx_d_reg[3]_i_2_n_6 ,\rx_d_reg[3]_i_2_n_7 }),
        .S(\rx_d_reg[3]_0 ));
  CARRY4 \rx_d_reg[7]_i_2__0 
       (.CI(\rx_d_reg[3]_i_2_n_0 ),
        .CO({\rx_d_reg[7]_i_2__0_n_0 ,\rx_d_reg[7]_i_2__0_n_1 ,\rx_d_reg[7]_i_2__0_n_2 ,\rx_d_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_d[7],DI,_rx_T_1_d[4]}),
        .O({\rx_d_reg[7]_i_2__0_n_4 ,\rx_d_reg[7]_i_2__0_n_5 ,\rx_d_reg[7]_i_2__0_n_6 ,\rx_d_reg[7]_i_2__0_n_7 }),
        .S(\rx_d_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[0]_i_1__0 
       (.I0(\rx_e_reg[3]_i_2_n_7 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[10]_i_1 
       (.I0(\rx_e_reg[11]_i_2__0_n_5 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[11]_i_1 
       (.I0(\rx_e_reg[11]_i_2__0_n_4 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[11] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_e[11]_i_3 
       (.I0(rx_e[11]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[30]_2 ),
        .O(_rx_T_1_e[11]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_e[11]_i_4 
       (.I0(rx_e[10]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[12]),
        .I3(rx_e[11]),
        .I4(\elts_1_data_reg[27]_4 ),
        .O(_rx_T_1_e[10]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[11]_i_5 
       (.I0(rx_e[9]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[30]_1 ),
        .O(_rx_T_1_e[9]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[11]_i_6 
       (.I0(rx_e[8]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[27]_3 ),
        .O(_rx_T_1_e[8]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[12]_i_1 
       (.I0(\rx_e_reg[15]_i_2__0_n_7 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[13]_i_1 
       (.I0(\rx_e_reg[15]_i_2__0_n_6 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[14]_i_1 
       (.I0(\rx_e_reg[15]_i_2__0_n_5 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[15]_i_1 
       (.I0(\rx_e_reg[15]_i_2__0_n_4 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_e[15]_i_3 
       (.I0(rx_e[15]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[16]),
        .I3(rx_e[18]),
        .I4(rx_e[19]),
        .I5(rx_e[17]),
        .O(_rx_T_1_e[15]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[15]_i_4 
       (.I0(rx_e[14]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(D[3]),
        .O(_rx_T_1_e[14]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_e[15]_i_5 
       (.I0(rx_e[13]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[14]),
        .I3(D[3]),
        .O(_rx_T_1_e[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[15]_i_6 
       (.I0(rx_e[12]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[27]_4 ),
        .O(_rx_T_1_e[12]));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_e[15]_i_7 
       (.I0(\rx_e_reg[15] ),
        .I1(rx_e[16]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_e[15]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [1]),
        .O(\rx_e[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_e[15]_i_9 
       (.I0(D[3]),
        .I1(rx_e[14]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_e[13]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [0]),
        .O(\rx_e[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[16]_i_1 
       (.I0(\rx_e_reg[19]_i_2__0_n_7 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[17]_i_1 
       (.I0(\rx_e_reg[19]_i_2__0_n_6 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[18]_i_1 
       (.I0(\rx_e_reg[19]_i_2__0_n_5 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[19]_i_1 
       (.I0(\rx_e_reg[19]_i_2__0_n_4 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[19] ));
  LUT6 #(
    .INIT(64'hFE0001FFFE00FE00)) 
    \rx_e[19]_i_10 
       (.I0(rx_e[19]),
        .I1(rx_e[18]),
        .I2(\elts_1_data_reg[31]_0 ),
        .I3(rx_e[17]),
        .I4(sync_0_reg_1),
        .I5(\cdc_reg_reg[97] [2]),
        .O(\rx_e[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_e[19]_i_4 
       (.I0(\elts_1_data_reg[31]_0 ),
        .I1(rx_e[19]),
        .O(\rx_e[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[19]_i_5 
       (.I0(rx_e[18]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[19]),
        .O(_rx_T_1_e[18]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rx_e[19]_i_6 
       (.I0(rx_e[17]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[18]),
        .I3(rx_e[19]),
        .O(_rx_T_1_e[17]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_e[19]_i_7 
       (.I0(rx_e[16]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[17]),
        .I3(rx_e[19]),
        .I4(rx_e[18]),
        .O(_rx_T_1_e[16]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[1]_i_1 
       (.I0(\rx_e_reg[3]_i_2_n_6 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[2]_i_1 
       (.I0(\rx_e_reg[3]_i_2_n_5 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[3]_i_1 
       (.I0(\rx_e_reg[3]_i_2_n_4 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[3] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_e[3]_i_3 
       (.I0(rx_e[3]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\rx_e_reg[4]_0 ),
        .O(_rx_T_1_e[3]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[3]_i_4 
       (.I0(rx_e[2]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[27]_1 ),
        .O(_rx_T_1_e[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_e[3]_i_5 
       (.I0(rx_e[1]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[30]_0 ),
        .I3(rx_e[2]),
        .I4(rx_e[3]),
        .I5(\elts_1_data[28]_i_7__0_n_0 ),
        .O(\rx_e_reg[7] [0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[3]_i_6 
       (.I0(rx_e[0]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[27]_0 ),
        .O(_rx_T_1_e[0]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[4]_i_1 
       (.I0(\rx_e_reg[7]_i_2__0_n_7 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[5]_i_1__0 
       (.I0(\rx_e_reg[7]_i_2__0_n_6 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[6]_i_1 
       (.I0(\rx_e_reg[7]_i_2__0_n_5 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[7]_i_1 
       (.I0(\rx_e_reg[7]_i_2__0_n_4 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[7]_i_3 
       (.I0(rx_e[7]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[30]_0 ),
        .O(_rx_T_1_e[7]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[7]_i_4 
       (.I0(rx_e[6]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[29]_0 ),
        .O(_rx_T_1_e[6]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rx_e[7]_i_5 
       (.I0(rx_e[5]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(rx_e[7]),
        .I3(rx_e[6]),
        .I4(\elts_1_data_reg[30]_0 ),
        .O(\rx_e_reg[7] [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rx_e[7]_i_6 
       (.I0(rx_e[4]),
        .I1(\elts_1_data_reg[31]_0 ),
        .I2(\elts_1_data_reg[27]_2 ),
        .O(_rx_T_1_e[4]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[8]_i_1 
       (.I0(\rx_e_reg[11]_i_2__0_n_7 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_e[9]_i_1 
       (.I0(\rx_e_reg[11]_i_2__0_n_6 ),
        .I1(rx_out_2_e0),
        .O(\rx_e_reg[9] ));
  CARRY4 \rx_e_reg[11]_i_2__0 
       (.CI(\rx_e_reg[7]_i_2__0_n_0 ),
        .CO({\rx_e_reg[11]_i_2__0_n_0 ,\rx_e_reg[11]_i_2__0_n_1 ,\rx_e_reg[11]_i_2__0_n_2 ,\rx_e_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_e[11:8]),
        .O({\rx_e_reg[11]_i_2__0_n_4 ,\rx_e_reg[11]_i_2__0_n_5 ,\rx_e_reg[11]_i_2__0_n_6 ,\rx_e_reg[11]_i_2__0_n_7 }),
        .S(\rx_e_reg[11]_0 ));
  CARRY4 \rx_e_reg[15]_i_2__0 
       (.CI(\rx_e_reg[11]_i_2__0_n_0 ),
        .CO({\rx_e_reg[15]_i_2__0_n_0 ,\rx_e_reg[15]_i_2__0_n_1 ,\rx_e_reg[15]_i_2__0_n_2 ,\rx_e_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(_rx_T_1_e[15:12]),
        .O({\rx_e_reg[15]_i_2__0_n_4 ,\rx_e_reg[15]_i_2__0_n_5 ,\rx_e_reg[15]_i_2__0_n_6 ,\rx_e_reg[15]_i_2__0_n_7 }),
        .S({\rx_e[15]_i_7_n_0 ,\rx_e_reg[14]_0 [1],\rx_e[15]_i_9_n_0 ,\rx_e_reg[14]_0 [0]}));
  CARRY4 \rx_e_reg[19]_i_2__0 
       (.CI(\rx_e_reg[15]_i_2__0_n_0 ),
        .CO({\rx_e_reg[19]_i_2__0_n_0 ,\rx_e_reg[19]_i_2__0_n_1 ,\rx_e_reg[19]_i_2__0_n_2 ,\rx_e_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_e[19]_i_4_n_0 ,_rx_T_1_e[18:16]}),
        .O({\rx_e_reg[19]_i_2__0_n_4 ,\rx_e_reg[19]_i_2__0_n_5 ,\rx_e_reg[19]_i_2__0_n_6 ,\rx_e_reg[19]_i_2__0_n_7 }),
        .S({\rx_e_reg[19]_0 [2:1],\rx_e[19]_i_10_n_0 ,\rx_e_reg[19]_0 [0]}));
  CARRY4 \rx_e_reg[19]_i_3 
       (.CI(\rx_e_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_rx_e_reg[19]_i_3_CO_UNCONNECTED [3:1],rx_out_2_e0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_e_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rx_e_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rx_e_reg[3]_i_2_n_0 ,\rx_e_reg[3]_i_2_n_1 ,\rx_e_reg[3]_i_2_n_2 ,\rx_e_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_e[3:2],\rx_e_reg[7] [0],_rx_T_1_e[0]}),
        .O({\rx_e_reg[3]_i_2_n_4 ,\rx_e_reg[3]_i_2_n_5 ,\rx_e_reg[3]_i_2_n_6 ,\rx_e_reg[3]_i_2_n_7 }),
        .S(S));
  CARRY4 \rx_e_reg[7]_i_2__0 
       (.CI(\rx_e_reg[3]_i_2_n_0 ),
        .CO({\rx_e_reg[7]_i_2__0_n_0 ,\rx_e_reg[7]_i_2__0_n_1 ,\rx_e_reg[7]_i_2__0_n_2 ,\rx_e_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({_rx_T_1_e[7:6],\rx_e_reg[7] [1],_rx_T_1_e[4]}),
        .O({\rx_e_reg[7]_i_2__0_n_4 ,\rx_e_reg[7]_i_2__0_n_5 ,\rx_e_reg[7]_i_2__0_n_6 ,\rx_e_reg[7]_i_2__0_n_7 }),
        .S(\rx_e_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFBFBABFBABABABAB)) 
    valid_0_i_2
       (.I0(txBusy),
        .I1(Q),
        .I2(first),
        .I3(_readys_unready_T_8[1]),
        .I4(_readys_unready_T_8[0]),
        .I5(\readys_mask_reg[3] ),
        .O(elts_1_last_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    valid_0_i_4
       (.I0(valid_0_i_5_n_0),
        .I1(\elts_1_data_reg[13]_1 ),
        .I2(msb_lo_20),
        .I3(msb_hi_23),
        .I4(msb_hi_21),
        .I5(valid_0_i_6_n_0),
        .O(\elts_1_data_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    valid_0_i_5
       (.I0(valid_0_i_7_n_0),
        .I1(msb_hi_39),
        .I2(D[2]),
        .I3(msb_lo_36),
        .I4(\elts_1_data_reg[27]_1 ),
        .O(valid_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    valid_0_i_6
       (.I0(valid_0_i_8_n_0),
        .I1(msb_hi_15),
        .I2(msb_hi_5),
        .I3(msb_hi_3),
        .I4(msb_lo_4),
        .I5(msb_hi_7),
        .O(valid_0_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    valid_0_i_7
       (.I0(msb_hi_29),
        .I1(msb_hi_31),
        .I2(msb_hi_27),
        .I3(msb_lo_28),
        .I4(\elts_1_data_reg[19]_1 ),
        .O(valid_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    valid_0_i_8
       (.I0(rx_a[15]),
        .I1(rx_a[16]),
        .I2(rx_a[17]),
        .I3(rx_a[19]),
        .I4(rx_a[18]),
        .I5(msb_lo_12),
        .O(valid_0_i_8_n_0));
  FDRE valid_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_0_reg_0),
        .Q(rxQ_io_deq_valid),
        .R(SR));
  FDRE valid_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(\xmit_reg[0] ),
        .Q(valid_1),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SinkD
   (ram_denied,
    \elts_1_data_reg[16] ,
    D,
    \elts_1_data_reg[31] ,
    \free_reg[3] ,
    sinkD_io_a_tlSource_bits,
    \free_reg[2] ,
    \free_reg[1] ,
    \elts_0_beats_reg[4] ,
    \counter_3_reg[0] ,
    xbar_auto_in_d_ready,
    p_231_in,
    \elts_0_data_reg[31] ,
    \free_reg[3]_0 ,
    \free_reg[0] ,
    \free_reg[4] ,
    \free_reg[0]_0 ,
    \free_reg[0]_1 ,
    \free_reg[0]_2 ,
    \free_reg[0]_3 ,
    \free_reg[0]_4 ,
    \free_reg[0]_5 ,
    \free_reg[0]_6 ,
    \free_reg[0]_7 ,
    \free_reg[0]_8 ,
    \free_reg[0]_9 ,
    \free_reg[0]_10 ,
    \free_reg[0]_11 ,
    \free_reg[0]_12 ,
    relack,
    \free_reg[7] ,
    \free_reg[6] ,
    \free_reg[5] ,
    \free_reg[4]_0 ,
    sinkD_io_q_bits_last,
    \free_reg[7]_0 ,
    \free_reg[1]_0 ,
    \free_reg[1]_1 ,
    \elts_1_beats_reg[0] ,
    chiplink_auto_mbypass_out_d_bits_denied,
    clk,
    SR,
    \saved_size_reg[2] ,
    valid_1,
    \cam_d_0_data_reg[31] ,
    Q,
    state_0_reg,
    full,
    bypass_reg_rep,
    valid_1_reg,
    resetn,
    d_drop,
    \elts_1_data_reg[31]_0 ,
    header,
    d_io_deq_bits_denied,
    \free_reg[0]_13 ,
    \free_reg[3]_1 ,
    a_first_reg,
    \free_reg[0]_14 ,
    \free_reg[4]_1 ,
    \cdc_reg_reg[15] ,
    a_first_reg_0,
    \r_4_reg[2] ,
    \free_reg[0]_15 ,
    a_first_reg_1,
    \free_reg[0]_16 ,
    a_first_reg_2,
    \free_reg[0]_17 ,
    a_first_reg_3,
    \free_reg[0]_18 ,
    a_first_reg_4,
    \free_reg[0]_19 ,
    a_first_reg_5,
    \free_reg[0]_20 ,
    full_reg,
    sinkD_io_q_valid,
    \saved_opcode_reg[2] ,
    repeat_bundleIn_0_d_bits_data_mux_0,
    atomics_auto_in_d_bits_data,
    repeat_index,
    chiplink_auto_mbypass_out_d_bits_size,
    \saved_source_reg[5] ,
    \saved_param_reg[1] ,
    p_0_in,
    \free_reg[1]_2 );
  output ram_denied;
  output \elts_1_data_reg[16] ;
  output [4:0]D;
  output [31:0]\elts_1_data_reg[31] ;
  output \free_reg[3] ;
  output [5:0]sinkD_io_a_tlSource_bits;
  output \free_reg[2] ;
  output \free_reg[1] ;
  output [1:0]\elts_0_beats_reg[4] ;
  output \counter_3_reg[0] ;
  output xbar_auto_in_d_ready;
  output p_231_in;
  output [31:0]\elts_0_data_reg[31] ;
  output [1:0]\free_reg[3]_0 ;
  output \free_reg[0] ;
  output [2:0]\free_reg[4] ;
  output \free_reg[0]_0 ;
  output [0:0]\free_reg[0]_1 ;
  output \free_reg[0]_2 ;
  output [0:0]\free_reg[0]_3 ;
  output \free_reg[0]_4 ;
  output [0:0]\free_reg[0]_5 ;
  output \free_reg[0]_6 ;
  output [0:0]\free_reg[0]_7 ;
  output \free_reg[0]_8 ;
  output [0:0]\free_reg[0]_9 ;
  output \free_reg[0]_10 ;
  output [0:0]\free_reg[0]_11 ;
  output \free_reg[0]_12 ;
  output relack;
  output \free_reg[7] ;
  output \free_reg[6] ;
  output \free_reg[5] ;
  output \free_reg[4]_0 ;
  output sinkD_io_q_bits_last;
  output \free_reg[7]_0 ;
  output [1:0]\free_reg[1]_0 ;
  output \free_reg[1]_1 ;
  output [0:0]\elts_1_beats_reg[0] ;
  input chiplink_auto_mbypass_out_d_bits_denied;
  input clk;
  input [0:0]SR;
  input [0:0]\saved_size_reg[2] ;
  input valid_1;
  input [31:0]\cam_d_0_data_reg[31] ;
  input [1:0]Q;
  input state_0_reg;
  input full;
  input bypass_reg_rep;
  input valid_1_reg;
  input resetn;
  input d_drop;
  input [31:0]\elts_1_data_reg[31]_0 ;
  input [15:0]header;
  input d_io_deq_bits_denied;
  input \free_reg[0]_13 ;
  input [1:0]\free_reg[3]_1 ;
  input a_first_reg;
  input \free_reg[0]_14 ;
  input [2:0]\free_reg[4]_1 ;
  input \cdc_reg_reg[15] ;
  input a_first_reg_0;
  input \r_4_reg[2] ;
  input [0:0]\free_reg[0]_15 ;
  input a_first_reg_1;
  input [0:0]\free_reg[0]_16 ;
  input a_first_reg_2;
  input [0:0]\free_reg[0]_17 ;
  input a_first_reg_3;
  input [0:0]\free_reg[0]_18 ;
  input a_first_reg_4;
  input [0:0]\free_reg[0]_19 ;
  input a_first_reg_5;
  input [0:0]\free_reg[0]_20 ;
  input full_reg;
  input sinkD_io_q_valid;
  input [2:0]\saved_opcode_reg[2] ;
  input [29:0]repeat_bundleIn_0_d_bits_data_mux_0;
  input [29:0]atomics_auto_in_d_bits_data;
  input repeat_index;
  input [2:0]chiplink_auto_mbypass_out_d_bits_size;
  input [5:0]\saved_source_reg[5] ;
  input [1:0]\saved_param_reg[1] ;
  input p_0_in;
  input [1:0]\free_reg[1]_2 ;

  wire [4:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire _d_last_T;
  wire a_first_reg;
  wire a_first_reg_0;
  wire a_first_reg_1;
  wire a_first_reg_2;
  wire a_first_reg_3;
  wire a_first_reg_4;
  wire a_first_reg_5;
  wire [29:0]atomics_auto_in_d_bits_data;
  wire bypass_reg_rep;
  wire [31:0]\cam_d_0_data_reg[31] ;
  wire \cdc_reg_reg[15] ;
  wire chiplink_auto_mbypass_out_d_bits_denied;
  wire [2:0]chiplink_auto_mbypass_out_d_bits_size;
  wire clk;
  wire \counter_3_reg[0] ;
  wire d_drop;
  wire d_io_deq_bits_denied;
  wire [3:0]d_last_counter_reg__0;
  wire d_n_48;
  wire d_n_49;
  wire [1:0]\elts_0_beats_reg[4] ;
  wire \elts_0_data[12]_i_2_n_0 ;
  wire [31:0]\elts_0_data_reg[31] ;
  wire [0:0]\elts_1_beats_reg[0] ;
  wire \elts_1_data_reg[16] ;
  wire [31:0]\elts_1_data_reg[31] ;
  wire [31:0]\elts_1_data_reg[31]_0 ;
  wire elts_1_last_i_3_n_0;
  wire \free[7]_i_6_n_0 ;
  wire \free_reg[0] ;
  wire \free_reg[0]_0 ;
  wire [0:0]\free_reg[0]_1 ;
  wire \free_reg[0]_10 ;
  wire [0:0]\free_reg[0]_11 ;
  wire \free_reg[0]_12 ;
  wire \free_reg[0]_13 ;
  wire \free_reg[0]_14 ;
  wire [0:0]\free_reg[0]_15 ;
  wire [0:0]\free_reg[0]_16 ;
  wire [0:0]\free_reg[0]_17 ;
  wire [0:0]\free_reg[0]_18 ;
  wire [0:0]\free_reg[0]_19 ;
  wire \free_reg[0]_2 ;
  wire [0:0]\free_reg[0]_20 ;
  wire [0:0]\free_reg[0]_3 ;
  wire \free_reg[0]_4 ;
  wire [0:0]\free_reg[0]_5 ;
  wire \free_reg[0]_6 ;
  wire [0:0]\free_reg[0]_7 ;
  wire \free_reg[0]_8 ;
  wire [0:0]\free_reg[0]_9 ;
  wire \free_reg[1] ;
  wire [1:0]\free_reg[1]_0 ;
  wire \free_reg[1]_1 ;
  wire [1:0]\free_reg[1]_2 ;
  wire \free_reg[2] ;
  wire \free_reg[3] ;
  wire [1:0]\free_reg[3]_0 ;
  wire [1:0]\free_reg[3]_1 ;
  wire [2:0]\free_reg[4] ;
  wire \free_reg[4]_0 ;
  wire [2:0]\free_reg[4]_1 ;
  wire \free_reg[5] ;
  wire \free_reg[6] ;
  wire \free_reg[7] ;
  wire \free_reg[7]_0 ;
  wire full;
  wire full_reg;
  wire [15:0]header;
  wire p_0_in;
  wire [3:0]p_0_in_0;
  wire p_231_in;
  wire \r_4_reg[2] ;
  wire ram_denied;
  wire relack;
  wire [29:0]repeat_bundleIn_0_d_bits_data_mux_0;
  wire repeat_index;
  wire resetn;
  wire [2:0]\saved_opcode_reg[2] ;
  wire [1:0]\saved_param_reg[1] ;
  wire [0:0]\saved_size_reg[2] ;
  wire [5:0]\saved_source_reg[5] ;
  wire [5:0]sinkD_io_a_tlSource_bits;
  wire sinkD_io_q_bits_last;
  wire sinkD_io_q_valid;
  wire state_0_reg;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire valid_1;
  wire valid_1_reg;
  wire xbar_auto_in_d_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_5 d
       (.D(D),
        .E(_d_last_T),
        .Q(Q),
        .SR(SR),
        .a_first_reg(a_first_reg),
        .a_first_reg_0(a_first_reg_0),
        .a_first_reg_1(a_first_reg_1),
        .a_first_reg_2(a_first_reg_2),
        .a_first_reg_3(a_first_reg_3),
        .a_first_reg_4(a_first_reg_4),
        .a_first_reg_5(a_first_reg_5),
        .atomics_auto_in_d_bits_data(atomics_auto_in_d_bits_data),
        .bypass_reg_rep(bypass_reg_rep),
        .\cam_d_0_data_reg[31] (\cam_d_0_data_reg[31] ),
        .\cdc_reg_reg[15] (\cdc_reg_reg[15] ),
        .chiplink_auto_mbypass_out_d_bits_denied(chiplink_auto_mbypass_out_d_bits_denied),
        .chiplink_auto_mbypass_out_d_bits_size(chiplink_auto_mbypass_out_d_bits_size),
        .clk(clk),
        .\counter_3_reg[0] (\counter_3_reg[0] ),
        .d_drop(d_drop),
        .d_io_deq_bits_denied(d_io_deq_bits_denied),
        .\d_last_counter_reg[3] (p_0_in_0),
        .\d_last_counter_reg[3]_0 (d_last_counter_reg__0),
        .\d_last_counter_reg[3]_1 (elts_1_last_i_3_n_0),
        .\elts_0_beats_reg[4] (\elts_0_beats_reg[4] ),
        .\elts_0_data_reg[31] (\elts_0_data_reg[31] ),
        .\elts_1_beats_reg[0] (\elts_1_beats_reg[0] ),
        .\elts_1_data_reg[13] (sinkD_io_a_tlSource_bits[3]),
        .\elts_1_data_reg[14] (sinkD_io_a_tlSource_bits[4]),
        .\elts_1_data_reg[15] (sinkD_io_a_tlSource_bits[5]),
        .\elts_1_data_reg[16] (\elts_1_data_reg[16] ),
        .\elts_1_data_reg[31] (\elts_1_data_reg[31] ),
        .\elts_1_data_reg[31]_0 (\elts_1_data_reg[31]_0 ),
        .\free_reg[0] (sinkD_io_a_tlSource_bits[1]),
        .\free_reg[0]_0 (\free_reg[0] ),
        .\free_reg[0]_1 (\free_reg[0]_0 ),
        .\free_reg[0]_10 (\free_reg[0]_9 ),
        .\free_reg[0]_11 (\free_reg[0]_10 ),
        .\free_reg[0]_12 (\free_reg[0]_11 ),
        .\free_reg[0]_13 (\free_reg[0]_12 ),
        .\free_reg[0]_14 (\free_reg[0]_13 ),
        .\free_reg[0]_15 (\free_reg[0]_14 ),
        .\free_reg[0]_16 (\free_reg[0]_15 ),
        .\free_reg[0]_17 (\free_reg[0]_16 ),
        .\free_reg[0]_18 (\free_reg[0]_17 ),
        .\free_reg[0]_19 (\free_reg[0]_18 ),
        .\free_reg[0]_2 (\free_reg[0]_1 ),
        .\free_reg[0]_20 (\free_reg[0]_19 ),
        .\free_reg[0]_21 (\free_reg[0]_20 ),
        .\free_reg[0]_3 (\free_reg[0]_2 ),
        .\free_reg[0]_4 (\free_reg[0]_3 ),
        .\free_reg[0]_5 (\free_reg[0]_4 ),
        .\free_reg[0]_6 (\free_reg[0]_5 ),
        .\free_reg[0]_7 (\free_reg[0]_6 ),
        .\free_reg[0]_8 (\free_reg[0]_7 ),
        .\free_reg[0]_9 (\free_reg[0]_8 ),
        .\free_reg[1] (sinkD_io_a_tlSource_bits[2]),
        .\free_reg[1]_0 (sinkD_io_a_tlSource_bits[0]),
        .\free_reg[1]_1 (\free_reg[1] ),
        .\free_reg[1]_2 (relack),
        .\free_reg[1]_3 (\free_reg[1]_0 ),
        .\free_reg[1]_4 (\free_reg[1]_1 ),
        .\free_reg[1]_5 (\free_reg[1]_2 ),
        .\free_reg[2] (\free_reg[2] ),
        .\free_reg[3] (\free_reg[3] ),
        .\free_reg[3]_0 (\free_reg[3]_0 ),
        .\free_reg[3]_1 (\free_reg[3]_1 ),
        .\free_reg[4] (\free_reg[4] ),
        .\free_reg[4]_0 (\free_reg[4]_0 ),
        .\free_reg[4]_1 (\free_reg[4]_1 ),
        .\free_reg[5] (\free_reg[5] ),
        .\free_reg[6] (\free_reg[6] ),
        .\free_reg[7] (\free_reg[7] ),
        .\free_reg[7]_0 (\free_reg[7]_0 ),
        .full(full),
        .full_reg(full_reg),
        .header(header),
        .p_0_in(p_0_in),
        .p_231_in(p_231_in),
        .\r_4_reg[2] (\r_4_reg[2] ),
        .ram_denied(ram_denied),
        .repeat_bundleIn_0_d_bits_data_mux_0(repeat_bundleIn_0_d_bits_data_mux_0),
        .repeat_index(repeat_index),
        .resetn(resetn),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2] ),
        .\saved_param_reg[1] (\saved_param_reg[1] ),
        .\saved_size_reg[2] (\saved_size_reg[2] ),
        .\saved_source_reg[5] (\saved_source_reg[5] ),
        .sinkD_io_q_bits_last(sinkD_io_q_bits_last),
        .sinkD_io_q_valid(sinkD_io_q_valid),
        .state_0_reg(state_0_reg),
        .\state_reg[0] (d_n_49),
        .\state_reg[0]_0 (\state_reg_n_0_[0] ),
        .\state_reg[1] (d_n_48),
        .\state_reg[1]_0 (\state_reg_n_0_[1] ),
        .\state_reg[1]_1 (\elts_0_data[12]_i_2_n_0 ),
        .\state_reg[1]_2 (\free[7]_i_6_n_0 ),
        .valid_1(valid_1),
        .valid_1_reg(valid_1_reg),
        .xbar_auto_in_d_ready(xbar_auto_in_d_ready));
  FDRE \d_last_counter_reg[0] 
       (.C(clk),
        .CE(_d_last_T),
        .D(p_0_in_0[0]),
        .Q(d_last_counter_reg__0[0]),
        .R(SR));
  FDRE \d_last_counter_reg[1] 
       (.C(clk),
        .CE(_d_last_T),
        .D(p_0_in_0[1]),
        .Q(d_last_counter_reg__0[1]),
        .R(SR));
  FDRE \d_last_counter_reg[2] 
       (.C(clk),
        .CE(_d_last_T),
        .D(p_0_in_0[2]),
        .Q(d_last_counter_reg__0[2]),
        .R(SR));
  FDRE \d_last_counter_reg[3] 
       (.C(clk),
        .CE(_d_last_T),
        .D(p_0_in_0[3]),
        .Q(d_last_counter_reg__0[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \elts_0_data[12]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .O(\elts_0_data[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    elts_1_last_i_3
       (.I0(d_last_counter_reg__0[3]),
        .I1(d_last_counter_reg__0[2]),
        .I2(d_last_counter_reg__0[0]),
        .I3(d_last_counter_reg__0[1]),
        .O(elts_1_last_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \free[7]_i_6 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .O(\free[7]_i_6_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d_n_49),
        .Q(\state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d_n_48),
        .Q(\state_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceA
   (\beatsLeft_reg[1] ,
    \cam_a_0_bits_source_reg[0] ,
    \cam_a_0_bits_mask_reg[2] ,
    \q_last_count_reg[4]_0 ,
    \free_reg[7] ,
    \free_reg[1] ,
    a_first_reg_0,
    a_first_reg_1,
    divertprobes_reg,
    D,
    \bundleOut_0_a_bits_data_rdata_0_reg[0] ,
    p_11_in,
    \saved_address_reg[0] ,
    \shift_reg[23] ,
    \cam_a_0_bits_data_reg[34] ,
    \bundleOut_0_a_bits_data_rdata_0_reg[21] ,
    \saved_size_reg[0] ,
    \saved_size_reg[1] ,
    \saved_opcode_reg[2] ,
    \cam_a_0_lut_reg[2] ,
    \r_2_reg[1]_0 ,
    fixer_1_auto_in_a_bits_param,
    \cam_a_0_bits_source_reg[2] ,
    repeat_sel_sel_sources_59_reg,
    \cam_a_0_bits_address_reg[31] ,
    \cam_a_0_bits_address_reg[28] ,
    repeat_sel_sel_sources_31_reg,
    _wide_T,
    _GEN_4,
    _GEN_6,
    \cam_a_0_bits_mask_reg[7] ,
    cam_a_0_fifoId,
    \saved_opcode_reg[1] ,
    a_isSupported,
    CO,
    hints_auto_in_a_bits_mask,
    chiplink_auto_mbypass_out_a_bits_mask,
    \cam_a_0_bits_mask_reg[6] ,
    \cam_a_0_bits_mask_reg[6]_0 ,
    \cam_a_0_bits_mask_reg[6]_1 ,
    repeat_sel_sel_sources_39_reg,
    repeat_sel_sel_sources_1_reg,
    repeat_sel_sel_sources_3_reg,
    repeat_sel_sel_sources_5_reg,
    repeat_sel_sel_sources_7_reg,
    repeat_sel_sel_sources_9_reg,
    repeat_sel_sel_sources_11_reg,
    repeat_sel_sel_sources_13_reg,
    repeat_sel_sel_sources_15_reg,
    repeat_sel_sel_sources_17_reg,
    repeat_sel_sel_sources_19_reg,
    repeat_sel_sel_sources_21_reg,
    repeat_sel_sel_sources_23_reg,
    repeat_sel_sel_sources_25_reg,
    repeat_sel_sel_sources_27_reg,
    repeat_sel_sel_sources_29_reg,
    repeat_sel_sel_sources_31_reg_0,
    repeat_sel_sel_sources_31_reg_1,
    repeat_sel_sel_sources_33_reg,
    repeat_sel_sel_sources_35_reg,
    repeat_sel_sel_sources_37_reg,
    repeat_sel_sel_sources_39_reg_0,
    repeat_sel_sel_sources_41_reg,
    repeat_sel_sel_sources_43_reg,
    repeat_sel_sel_sources_45_reg,
    repeat_sel_sel_sources_47_reg,
    repeat_sel_sel_sources_49_reg,
    repeat_sel_sel_sources_51_reg,
    repeat_sel_sel_sources_53_reg,
    repeat_sel_sel_sources_55_reg,
    repeat_sel_sel_sources_57_reg,
    repeat_sel_sel_sources_59_reg_0,
    repeat_sel_sel_sources_61_reg,
    repeat_sel_sel_sources_63_reg,
    count_reg,
    repeat_sel_sel_sources_62_reg,
    repeat_sel_sel_sources_60_reg,
    repeat_sel_sel_sources_58_reg,
    repeat_sel_sel_sources_56_reg,
    repeat_sel_sel_sources_54_reg,
    repeat_sel_sel_sources_52_reg,
    repeat_sel_sel_sources_50_reg,
    repeat_sel_sel_sources_48_reg,
    repeat_sel_sel_sources_46_reg,
    repeat_sel_sel_sources_44_reg,
    repeat_sel_sel_sources_42_reg,
    repeat_sel_sel_sources_40_reg,
    repeat_sel_sel_sources_38_reg,
    repeat_sel_sel_sources_36_reg,
    repeat_sel_sel_sources_34_reg,
    repeat_sel_sel_sources_32_reg,
    repeat_sel_sel_sources_30_reg,
    repeat_sel_sel_sources_28_reg,
    repeat_sel_sel_sources_26_reg,
    repeat_sel_sel_sources_24_reg,
    repeat_sel_sel_sources_22_reg,
    repeat_sel_sel_sources_20_reg,
    repeat_sel_sel_sources_18_reg,
    repeat_sel_sel_sources_16_reg,
    repeat_sel_sel_sources_14_reg,
    repeat_sel_sel_sources_12_reg,
    repeat_sel_sel_sources_10_reg,
    repeat_sel_sel_sources_8_reg,
    repeat_sel_sel_sources_6_reg,
    repeat_sel_sel_sources_4_reg,
    repeat_sel_sel_sources_2_reg,
    repeat_sel_sel_sources_0_reg,
    divertprobes_reg_0,
    \stall_counter_reg[2] ,
    \stall_counter_reg[3] ,
    \stall_counter_reg[0] ,
    chiplink_auto_mbypass_out_a_bits_param,
    mbypass_auto_in_1_a_bits_source,
    \cam_a_0_bits_address_reg[29] ,
    chiplink_auto_mbypass_out_a_bits_data,
    \stalls_id_3_reg[1] ,
    \stalls_id_5_reg[1] ,
    \stalls_id_5_reg[1]_0 ,
    \a_first_counter_reg[2] ,
    \stalls_id_5_reg[0] ,
    \saved_opcode_reg[2]_0 ,
    full_reg,
    flight_97_reg,
    flight_98_reg,
    flight_99_reg,
    flight_100_reg,
    \saved_opcode_reg[2]_1 ,
    fixer_1_auto_in_a_bits_source,
    \saved_opcode_reg[2]_2 ,
    \cam_a_0_bits_address_reg[30] ,
    \stalls_id_5_reg[0]_0 ,
    \stalls_id_5_reg[0]_1 ,
    \saved_opcode_reg[2]_3 ,
    \a_repeater_io_repeat_counter_reg[0] ,
    \cam_a_0_bits_size_reg[2] ,
    \a_repeater_io_repeat_counter_reg[1] ,
    fixer_1_auto_in_a_bits_opcode,
    fixer_1_auto_in_a_bits_address,
    \cam_a_0_bits_source_reg[0]_0 ,
    \cam_a_0_bits_source_reg[0]_1 ,
    \free_reg[3] ,
    \free_reg[3]_0 ,
    \free_reg[3]_1 ,
    \free_reg[5] ,
    \free_reg[4] ,
    \free_reg[2] ,
    \free_reg[7]_0 ,
    \free_reg[2]_0 ,
    \free_reg[7]_1 ,
    \free_reg[2]_1 ,
    \free_reg[7]_2 ,
    \free_reg[2]_2 ,
    \free_reg[7]_3 ,
    \free_reg[2]_3 ,
    \free_reg[7]_4 ,
    \free_reg[2]_4 ,
    \free_reg[7]_5 ,
    mbypass_auto_in_1_a_bits_address,
    \r_3_reg[1]_0 ,
    mbypass_auto_in_1_a_bits_data,
    \state_reg[3] ,
    \q_last_count_reg[1]_0 ,
    \q_last_count_reg[0]_0 ,
    header,
    \saved_size_reg[0]_0 ,
    \saved_size_reg[1]_0 ,
    \saved_size_reg[2] ,
    clk,
    \cam_s_0_state_reg[0] ,
    latch,
    resetn,
    valid_reg,
    source_valid_io_out,
    Q,
    fixer_1_auto_in_a_ready,
    full_reg_0,
    bypass_reg_rep,
    bypass_reg_rep_0,
    saved_address,
    \saved_address_reg[29] ,
    bundleOut_0_a_bits_data_rdata_written_once,
    bundleOut_0_a_bits_mask_rdata_written_once,
    \cam_s_0_state_reg[0]_0 ,
    p_0_in5_in,
    muxStateEarly_1,
    bundleOut_0_a_bits_mask_rdata_written_once_reg,
    \bundleOut_0_a_bits_mask_rdata_0_reg[3] ,
    count_reg_0,
    repeat_sel_sel_sources_1,
    repeat_sel_sel_sources_3,
    repeat_sel_sel_sources_5,
    repeat_sel_sel_sources_7,
    repeat_sel_sel_sources_9,
    repeat_sel_sel_sources_11,
    repeat_sel_sel_sources_13,
    repeat_sel_sel_sources_15,
    repeat_sel_sel_sources_17,
    repeat_sel_sel_sources_19,
    repeat_sel_sel_sources_21,
    repeat_sel_sel_sources_23,
    repeat_sel_sel_sources_25,
    repeat_sel_sel_sources_27,
    repeat_sel_sel_sources_29,
    repeat_sel_sel_sources_31,
    repeat_sel_sel_sources_33,
    repeat_sel_sel_sources_35,
    repeat_sel_sel_sources_37,
    repeat_sel_sel_sources_39,
    repeat_sel_sel_sources_41,
    repeat_sel_sel_sources_43,
    repeat_sel_sel_sources_45,
    repeat_sel_sel_sources_47,
    repeat_sel_sel_sources_49,
    repeat_sel_sel_sources_51,
    repeat_sel_sel_sources_53,
    repeat_sel_sel_sources_55,
    repeat_sel_sel_sources_57,
    repeat_sel_sel_sources_59,
    repeat_sel_sel_sources_61,
    repeat_sel_sel_sources_63,
    repeat_sel_sel_sources_62,
    repeat_sel_sel_sources_60,
    repeat_sel_sel_sources_58,
    repeat_sel_sel_sources_56,
    repeat_sel_sel_sources_54,
    repeat_sel_sel_sources_52,
    repeat_sel_sel_sources_50,
    repeat_sel_sel_sources_48,
    repeat_sel_sel_sources_46,
    repeat_sel_sel_sources_44,
    repeat_sel_sel_sources_42,
    repeat_sel_sel_sources_40,
    repeat_sel_sel_sources_38,
    repeat_sel_sel_sources_36,
    repeat_sel_sel_sources_34,
    repeat_sel_sel_sources_32,
    repeat_sel_sel_sources_30,
    repeat_sel_sel_sources_28,
    repeat_sel_sel_sources_26,
    repeat_sel_sel_sources_24,
    repeat_sel_sel_sources_22,
    repeat_sel_sel_sources_20,
    repeat_sel_sel_sources_18,
    repeat_sel_sel_sources_16,
    repeat_sel_sel_sources_14,
    repeat_sel_sel_sources_12,
    repeat_sel_sel_sources_10,
    repeat_sel_sel_sources_8,
    repeat_sel_sel_sources_6,
    repeat_sel_sel_sources_4,
    repeat_sel_sel_sources_2,
    repeat_sel_sel_sources_0,
    divertprobes,
    sync_0_reg,
    \stall_counter_reg[1] ,
    \state_reg[2] ,
    \cdc_reg_reg[7] ,
    \cdc_reg_reg[6] ,
    \cdc_reg_reg[5] ,
    \cdc_reg_reg[4] ,
    \cam_s_0_state_reg[0]_1 ,
    stalls_id_3,
    \saved_source_reg[4] ,
    \saved_source_reg[3] ,
    \cam_s_0_state_reg[0]_2 ,
    \stalls_id_6_reg[1] ,
    p_29_in,
    p_30_in,
    \stalls_id_5_reg[0]_2 ,
    saved_source,
    flight_37_reg,
    flight_69_reg,
    bypass_reg_rep_1,
    \stalls_id_3_reg[1]_0 ,
    S,
    \saved_address_reg[29]_0 ,
    \a_repeater_io_repeat_counter_reg[2] ,
    _a_repeater_io_repeat_T,
    a_repeater_io_repeat_counter,
    saved_size,
    \saved_size_reg[1]_1 ,
    bypass_reg_rep_2,
    sinkD_io_a_tlSource_bits,
    \free_reg[3]_2 ,
    \state_reg[1]_0 ,
    \ram_source_reg[2] ,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \free_reg[4]_0 ,
    \state_reg[1]_1 ,
    \free_reg[0] ,
    \state_reg[1]_2 ,
    \ram_source_reg[2]_4 ,
    \free_reg[0]_0 ,
    \ram_source_reg[3] ,
    \ram_source_reg[2]_5 ,
    \free_reg[0]_1 ,
    \ram_source_reg[3]_0 ,
    \free_reg[0]_2 ,
    \ram_source_reg[4] ,
    \free_reg[0]_3 ,
    \ram_source_reg[3]_1 ,
    \free_reg[0]_4 ,
    \ram_source_reg[5] ,
    state_1_reg,
    \state_reg[2]_0 ,
    \state_reg[2]_1 ,
    \state_reg[2]_2 ,
    \state_reg[2]_3 ,
    \state_reg[2]_4 ,
    \state_reg[2]_5 ,
    \state_reg[2]_6 ,
    \cdc_reg_reg[3] ,
    \cdc_reg_reg[2] ,
    \cdc_reg_reg[1] ,
    \cdc_reg_reg[0] ,
    \cdc_reg_reg[19] ,
    \cdc_reg_reg[20] ,
    \cdc_reg_reg[4]_0 ,
    \cdc_reg_reg[21] ,
    \cdc_reg_reg[5]_0 ,
    \cdc_reg_reg[23] ,
    \cdc_reg_reg[7]_0 ,
    \cdc_reg_reg[22] ,
    \cdc_reg_reg[6]_0 ,
    \cdc_reg_reg[15] ,
    \cdc_reg_reg[14] ,
    \cdc_reg_reg[13] ,
    \cdc_reg_reg[12] ,
    \cdc_reg_reg[31] ,
    \cdc_reg_reg[11] ,
    \cdc_reg_reg[30] ,
    \cdc_reg_reg[10] ,
    \cdc_reg_reg[29] ,
    \cdc_reg_reg[9] ,
    \cdc_reg_reg[28] ,
    \cdc_reg_reg[8] ,
    \state_reg[2]_7 ,
    \state_reg[2]_8 ,
    \state_reg[2]_9 ,
    \state_reg[2]_10 ,
    \cdc_reg_reg[10]_0 ,
    \cdc_reg_reg[12]_0 ,
    \cdc_reg_reg[5]_1 ,
    \cdc_reg_reg[11]_0 ,
    sinkD_io_c_clSource,
    relack,
    _GEN_00,
    SR,
    \q_last_count_reg[0]_1 );
  output \beatsLeft_reg[1] ;
  output \cam_a_0_bits_source_reg[0] ;
  output \cam_a_0_bits_mask_reg[2] ;
  output \q_last_count_reg[4]_0 ;
  output \free_reg[7] ;
  output \free_reg[1] ;
  output a_first_reg_0;
  output a_first_reg_1;
  output divertprobes_reg;
  output [2:0]D;
  output [0:0]\bundleOut_0_a_bits_data_rdata_0_reg[0] ;
  output p_11_in;
  output \saved_address_reg[0] ;
  output \shift_reg[23] ;
  output \cam_a_0_bits_data_reg[34] ;
  output \bundleOut_0_a_bits_data_rdata_0_reg[21] ;
  output \saved_size_reg[0] ;
  output \saved_size_reg[1] ;
  output \saved_opcode_reg[2] ;
  output [0:0]\cam_a_0_lut_reg[2] ;
  output [1:0]\r_2_reg[1]_0 ;
  output [0:0]fixer_1_auto_in_a_bits_param;
  output \cam_a_0_bits_source_reg[2] ;
  output repeat_sel_sel_sources_59_reg;
  output \cam_a_0_bits_address_reg[31] ;
  output \cam_a_0_bits_address_reg[28] ;
  output repeat_sel_sel_sources_31_reg;
  output [3:0]_wide_T;
  output _GEN_4;
  output _GEN_6;
  output \cam_a_0_bits_mask_reg[7] ;
  output cam_a_0_fifoId;
  output [1:0]\saved_opcode_reg[1] ;
  output a_isSupported;
  output [0:0]CO;
  output [7:0]hints_auto_in_a_bits_mask;
  output [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  output \cam_a_0_bits_mask_reg[6] ;
  output \cam_a_0_bits_mask_reg[6]_0 ;
  output \cam_a_0_bits_mask_reg[6]_1 ;
  output repeat_sel_sel_sources_39_reg;
  output repeat_sel_sel_sources_1_reg;
  output repeat_sel_sel_sources_3_reg;
  output repeat_sel_sel_sources_5_reg;
  output repeat_sel_sel_sources_7_reg;
  output repeat_sel_sel_sources_9_reg;
  output repeat_sel_sel_sources_11_reg;
  output repeat_sel_sel_sources_13_reg;
  output repeat_sel_sel_sources_15_reg;
  output repeat_sel_sel_sources_17_reg;
  output repeat_sel_sel_sources_19_reg;
  output repeat_sel_sel_sources_21_reg;
  output repeat_sel_sel_sources_23_reg;
  output repeat_sel_sel_sources_25_reg;
  output repeat_sel_sel_sources_27_reg;
  output repeat_sel_sel_sources_29_reg;
  output repeat_sel_sel_sources_31_reg_0;
  output repeat_sel_sel_sources_31_reg_1;
  output repeat_sel_sel_sources_33_reg;
  output repeat_sel_sel_sources_35_reg;
  output repeat_sel_sel_sources_37_reg;
  output repeat_sel_sel_sources_39_reg_0;
  output repeat_sel_sel_sources_41_reg;
  output repeat_sel_sel_sources_43_reg;
  output repeat_sel_sel_sources_45_reg;
  output repeat_sel_sel_sources_47_reg;
  output repeat_sel_sel_sources_49_reg;
  output repeat_sel_sel_sources_51_reg;
  output repeat_sel_sel_sources_53_reg;
  output repeat_sel_sel_sources_55_reg;
  output repeat_sel_sel_sources_57_reg;
  output repeat_sel_sel_sources_59_reg_0;
  output repeat_sel_sel_sources_61_reg;
  output repeat_sel_sel_sources_63_reg;
  output count_reg;
  output repeat_sel_sel_sources_62_reg;
  output repeat_sel_sel_sources_60_reg;
  output repeat_sel_sel_sources_58_reg;
  output repeat_sel_sel_sources_56_reg;
  output repeat_sel_sel_sources_54_reg;
  output repeat_sel_sel_sources_52_reg;
  output repeat_sel_sel_sources_50_reg;
  output repeat_sel_sel_sources_48_reg;
  output repeat_sel_sel_sources_46_reg;
  output repeat_sel_sel_sources_44_reg;
  output repeat_sel_sel_sources_42_reg;
  output repeat_sel_sel_sources_40_reg;
  output repeat_sel_sel_sources_38_reg;
  output repeat_sel_sel_sources_36_reg;
  output repeat_sel_sel_sources_34_reg;
  output repeat_sel_sel_sources_32_reg;
  output repeat_sel_sel_sources_30_reg;
  output repeat_sel_sel_sources_28_reg;
  output repeat_sel_sel_sources_26_reg;
  output repeat_sel_sel_sources_24_reg;
  output repeat_sel_sel_sources_22_reg;
  output repeat_sel_sel_sources_20_reg;
  output repeat_sel_sel_sources_18_reg;
  output repeat_sel_sel_sources_16_reg;
  output repeat_sel_sel_sources_14_reg;
  output repeat_sel_sel_sources_12_reg;
  output repeat_sel_sel_sources_10_reg;
  output repeat_sel_sel_sources_8_reg;
  output repeat_sel_sel_sources_6_reg;
  output repeat_sel_sel_sources_4_reg;
  output repeat_sel_sel_sources_2_reg;
  output repeat_sel_sel_sources_0_reg;
  output divertprobes_reg_0;
  output \stall_counter_reg[2] ;
  output \stall_counter_reg[3] ;
  output \stall_counter_reg[0] ;
  output [2:0]chiplink_auto_mbypass_out_a_bits_param;
  output [2:0]mbypass_auto_in_1_a_bits_source;
  output [0:0]\cam_a_0_bits_address_reg[29] ;
  output [16:0]chiplink_auto_mbypass_out_a_bits_data;
  output \stalls_id_3_reg[1] ;
  output [0:0]\stalls_id_5_reg[1] ;
  output \stalls_id_5_reg[1]_0 ;
  output \a_first_counter_reg[2] ;
  output \stalls_id_5_reg[0] ;
  output \saved_opcode_reg[2]_0 ;
  output full_reg;
  output flight_97_reg;
  output flight_98_reg;
  output flight_99_reg;
  output flight_100_reg;
  output \saved_opcode_reg[2]_1 ;
  output [2:0]fixer_1_auto_in_a_bits_source;
  output \saved_opcode_reg[2]_2 ;
  output \cam_a_0_bits_address_reg[30] ;
  output [0:0]\stalls_id_5_reg[0]_0 ;
  output [0:0]\stalls_id_5_reg[0]_1 ;
  output \saved_opcode_reg[2]_3 ;
  output \a_repeater_io_repeat_counter_reg[0] ;
  output [2:0]\cam_a_0_bits_size_reg[2] ;
  output \a_repeater_io_repeat_counter_reg[1] ;
  output [0:0]fixer_1_auto_in_a_bits_opcode;
  output [26:0]fixer_1_auto_in_a_bits_address;
  output [0:0]\cam_a_0_bits_source_reg[0]_0 ;
  output [0:0]\cam_a_0_bits_source_reg[0]_1 ;
  output \free_reg[3] ;
  output [1:0]\free_reg[3]_0 ;
  output \free_reg[3]_1 ;
  output [2:0]\free_reg[5] ;
  output \free_reg[4] ;
  output [0:0]\free_reg[2] ;
  output \free_reg[7]_0 ;
  output [0:0]\free_reg[2]_0 ;
  output \free_reg[7]_1 ;
  output [0:0]\free_reg[2]_1 ;
  output \free_reg[7]_2 ;
  output [0:0]\free_reg[2]_2 ;
  output \free_reg[7]_3 ;
  output [0:0]\free_reg[2]_3 ;
  output \free_reg[7]_4 ;
  output [0:0]\free_reg[2]_4 ;
  output \free_reg[7]_5 ;
  output [31:0]mbypass_auto_in_1_a_bits_address;
  output [0:0]\r_3_reg[1]_0 ;
  output [27:0]mbypass_auto_in_1_a_bits_data;
  output \state_reg[3] ;
  output [0:0]\q_last_count_reg[1]_0 ;
  output \q_last_count_reg[0]_0 ;
  output [15:0]header;
  output \saved_size_reg[0]_0 ;
  output \saved_size_reg[1]_0 ;
  output \saved_size_reg[2] ;
  input clk;
  input \cam_s_0_state_reg[0] ;
  input latch;
  input resetn;
  input valid_reg;
  input source_valid_io_out;
  input [31:0]Q;
  input fixer_1_auto_in_a_ready;
  input full_reg_0;
  input bypass_reg_rep;
  input bypass_reg_rep_0;
  input [29:0]saved_address;
  input [0:0]\saved_address_reg[29] ;
  input bundleOut_0_a_bits_data_rdata_written_once;
  input bundleOut_0_a_bits_mask_rdata_written_once;
  input \cam_s_0_state_reg[0]_0 ;
  input p_0_in5_in;
  input muxStateEarly_1;
  input bundleOut_0_a_bits_mask_rdata_written_once_reg;
  input [3:0]\bundleOut_0_a_bits_mask_rdata_0_reg[3] ;
  input count_reg_0;
  input repeat_sel_sel_sources_1;
  input repeat_sel_sel_sources_3;
  input repeat_sel_sel_sources_5;
  input repeat_sel_sel_sources_7;
  input repeat_sel_sel_sources_9;
  input repeat_sel_sel_sources_11;
  input repeat_sel_sel_sources_13;
  input repeat_sel_sel_sources_15;
  input repeat_sel_sel_sources_17;
  input repeat_sel_sel_sources_19;
  input repeat_sel_sel_sources_21;
  input repeat_sel_sel_sources_23;
  input repeat_sel_sel_sources_25;
  input repeat_sel_sel_sources_27;
  input repeat_sel_sel_sources_29;
  input repeat_sel_sel_sources_31;
  input repeat_sel_sel_sources_33;
  input repeat_sel_sel_sources_35;
  input repeat_sel_sel_sources_37;
  input repeat_sel_sel_sources_39;
  input repeat_sel_sel_sources_41;
  input repeat_sel_sel_sources_43;
  input repeat_sel_sel_sources_45;
  input repeat_sel_sel_sources_47;
  input repeat_sel_sel_sources_49;
  input repeat_sel_sel_sources_51;
  input repeat_sel_sel_sources_53;
  input repeat_sel_sel_sources_55;
  input repeat_sel_sel_sources_57;
  input repeat_sel_sel_sources_59;
  input repeat_sel_sel_sources_61;
  input repeat_sel_sel_sources_63;
  input repeat_sel_sel_sources_62;
  input repeat_sel_sel_sources_60;
  input repeat_sel_sel_sources_58;
  input repeat_sel_sel_sources_56;
  input repeat_sel_sel_sources_54;
  input repeat_sel_sel_sources_52;
  input repeat_sel_sel_sources_50;
  input repeat_sel_sel_sources_48;
  input repeat_sel_sel_sources_46;
  input repeat_sel_sel_sources_44;
  input repeat_sel_sel_sources_42;
  input repeat_sel_sel_sources_40;
  input repeat_sel_sel_sources_38;
  input repeat_sel_sel_sources_36;
  input repeat_sel_sel_sources_34;
  input repeat_sel_sel_sources_32;
  input repeat_sel_sel_sources_30;
  input repeat_sel_sel_sources_28;
  input repeat_sel_sel_sources_26;
  input repeat_sel_sel_sources_24;
  input repeat_sel_sel_sources_22;
  input repeat_sel_sel_sources_20;
  input repeat_sel_sel_sources_18;
  input repeat_sel_sel_sources_16;
  input repeat_sel_sel_sources_14;
  input repeat_sel_sel_sources_12;
  input repeat_sel_sel_sources_10;
  input repeat_sel_sel_sources_8;
  input repeat_sel_sel_sources_6;
  input repeat_sel_sel_sources_4;
  input repeat_sel_sel_sources_2;
  input repeat_sel_sel_sources_0;
  input divertprobes;
  input sync_0_reg;
  input \stall_counter_reg[1] ;
  input \state_reg[2] ;
  input \cdc_reg_reg[7] ;
  input \cdc_reg_reg[6] ;
  input \cdc_reg_reg[5] ;
  input \cdc_reg_reg[4] ;
  input \cam_s_0_state_reg[0]_1 ;
  input [1:0]stalls_id_3;
  input \saved_source_reg[4] ;
  input \saved_source_reg[3] ;
  input \cam_s_0_state_reg[0]_2 ;
  input \stalls_id_6_reg[1] ;
  input p_29_in;
  input p_30_in;
  input \stalls_id_5_reg[0]_2 ;
  input [3:0]saved_source;
  input flight_37_reg;
  input flight_69_reg;
  input bypass_reg_rep_1;
  input \stalls_id_3_reg[1]_0 ;
  input [0:0]S;
  input [0:0]\saved_address_reg[29]_0 ;
  input \a_repeater_io_repeat_counter_reg[2] ;
  input _a_repeater_io_repeat_T;
  input [0:0]a_repeater_io_repeat_counter;
  input [1:0]saved_size;
  input \saved_size_reg[1]_1 ;
  input bypass_reg_rep_2;
  input [5:0]sinkD_io_a_tlSource_bits;
  input [1:0]\free_reg[3]_2 ;
  input \state_reg[1]_0 ;
  input \ram_source_reg[2] ;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input [2:0]\free_reg[4]_0 ;
  input \state_reg[1]_1 ;
  input [0:0]\free_reg[0] ;
  input \state_reg[1]_2 ;
  input \ram_source_reg[2]_4 ;
  input [0:0]\free_reg[0]_0 ;
  input \ram_source_reg[3] ;
  input \ram_source_reg[2]_5 ;
  input [0:0]\free_reg[0]_1 ;
  input \ram_source_reg[3]_0 ;
  input [0:0]\free_reg[0]_2 ;
  input \ram_source_reg[4] ;
  input [0:0]\free_reg[0]_3 ;
  input \ram_source_reg[3]_1 ;
  input [0:0]\free_reg[0]_4 ;
  input \ram_source_reg[5] ;
  input state_1_reg;
  input \state_reg[2]_0 ;
  input \state_reg[2]_1 ;
  input \state_reg[2]_2 ;
  input \state_reg[2]_3 ;
  input \state_reg[2]_4 ;
  input \state_reg[2]_5 ;
  input \state_reg[2]_6 ;
  input \cdc_reg_reg[3] ;
  input \cdc_reg_reg[2] ;
  input \cdc_reg_reg[1] ;
  input \cdc_reg_reg[0] ;
  input [7:0]\cdc_reg_reg[19] ;
  input \cdc_reg_reg[20] ;
  input \cdc_reg_reg[4]_0 ;
  input \cdc_reg_reg[21] ;
  input \cdc_reg_reg[5]_0 ;
  input \cdc_reg_reg[23] ;
  input \cdc_reg_reg[7]_0 ;
  input \cdc_reg_reg[22] ;
  input \cdc_reg_reg[6]_0 ;
  input \cdc_reg_reg[15] ;
  input \cdc_reg_reg[14] ;
  input \cdc_reg_reg[13] ;
  input \cdc_reg_reg[12] ;
  input \cdc_reg_reg[31] ;
  input \cdc_reg_reg[11] ;
  input \cdc_reg_reg[30] ;
  input \cdc_reg_reg[10] ;
  input \cdc_reg_reg[29] ;
  input \cdc_reg_reg[9] ;
  input \cdc_reg_reg[28] ;
  input \cdc_reg_reg[8] ;
  input \state_reg[2]_7 ;
  input \state_reg[2]_8 ;
  input \state_reg[2]_9 ;
  input \state_reg[2]_10 ;
  input \cdc_reg_reg[10]_0 ;
  input \cdc_reg_reg[12]_0 ;
  input \cdc_reg_reg[5]_1 ;
  input \cdc_reg_reg[11]_0 ;
  input [15:0]sinkD_io_c_clSource;
  input relack;
  input _GEN_00;
  input [0:0]SR;
  input [0:0]\q_last_count_reg[0]_1 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire _GEN_00;
  wire _GEN_4;
  wire _GEN_6;
  wire _a_repeater_io_repeat_T;
  wire _exists_T_14;
  wire _exists_T_19;
  wire _exists_T_24;
  wire _exists_T_33;
  wire _exists_T_4;
  wire _exists_T_9;
  wire [3:0]_wide_T;
  wire a_first;
  wire \a_first_counter_reg[2] ;
  wire a_first_reg_0;
  wire a_first_reg_1;
  wire a_isSupported;
  wire [0:0]a_repeater_io_repeat_counter;
  wire \a_repeater_io_repeat_counter_reg[0] ;
  wire \a_repeater_io_repeat_counter_reg[1] ;
  wire \a_repeater_io_repeat_counter_reg[2] ;
  wire acquireOk;
  wire \beatsLeft_reg[1] ;
  wire [0:0]\bundleOut_0_a_bits_data_rdata_0_reg[0] ;
  wire \bundleOut_0_a_bits_data_rdata_0_reg[21] ;
  wire bundleOut_0_a_bits_data_rdata_written_once;
  wire [3:0]\bundleOut_0_a_bits_mask_rdata_0_reg[3] ;
  wire bundleOut_0_a_bits_mask_rdata_written_once;
  wire bundleOut_0_a_bits_mask_rdata_written_once_reg;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire bypass_reg_rep_1;
  wire bypass_reg_rep_2;
  wire \cam_a_0_bits_address[31]_i_101_n_0 ;
  wire \cam_a_0_bits_address[31]_i_102_n_0 ;
  wire \cam_a_0_bits_address[31]_i_103_n_0 ;
  wire \cam_a_0_bits_address[31]_i_104_n_0 ;
  wire \cam_a_0_bits_address[31]_i_105_n_0 ;
  wire \cam_a_0_bits_address[31]_i_106_n_0 ;
  wire \cam_a_0_bits_address[31]_i_107_n_0 ;
  wire \cam_a_0_bits_address[31]_i_108_n_0 ;
  wire \cam_a_0_bits_address[31]_i_11_n_0 ;
  wire \cam_a_0_bits_address[31]_i_13_n_0 ;
  wire \cam_a_0_bits_address[31]_i_14_n_0 ;
  wire \cam_a_0_bits_address[31]_i_15_n_0 ;
  wire \cam_a_0_bits_address[31]_i_16_n_0 ;
  wire \cam_a_0_bits_address[31]_i_18_n_0 ;
  wire \cam_a_0_bits_address[31]_i_20_n_0 ;
  wire \cam_a_0_bits_address[31]_i_21_n_0 ;
  wire \cam_a_0_bits_address[31]_i_22_n_0 ;
  wire \cam_a_0_bits_address[31]_i_23_n_0 ;
  wire \cam_a_0_bits_address[31]_i_25_n_0 ;
  wire \cam_a_0_bits_address[31]_i_27_n_0 ;
  wire \cam_a_0_bits_address[31]_i_28_n_0 ;
  wire \cam_a_0_bits_address[31]_i_2_n_0 ;
  wire \cam_a_0_bits_address[31]_i_30_n_0 ;
  wire \cam_a_0_bits_address[31]_i_31_n_0 ;
  wire \cam_a_0_bits_address[31]_i_32_n_0 ;
  wire \cam_a_0_bits_address[31]_i_33_n_0 ;
  wire \cam_a_0_bits_address[31]_i_35_n_0 ;
  wire \cam_a_0_bits_address[31]_i_36_n_0 ;
  wire \cam_a_0_bits_address[31]_i_37_n_0 ;
  wire \cam_a_0_bits_address[31]_i_38_n_0 ;
  wire \cam_a_0_bits_address[31]_i_39_n_0 ;
  wire \cam_a_0_bits_address[31]_i_3_n_0 ;
  wire \cam_a_0_bits_address[31]_i_41_n_0 ;
  wire \cam_a_0_bits_address[31]_i_42_n_0 ;
  wire \cam_a_0_bits_address[31]_i_43_n_0 ;
  wire \cam_a_0_bits_address[31]_i_44_n_0 ;
  wire \cam_a_0_bits_address[31]_i_46_n_0 ;
  wire \cam_a_0_bits_address[31]_i_47_n_0 ;
  wire \cam_a_0_bits_address[31]_i_48_n_0 ;
  wire \cam_a_0_bits_address[31]_i_49_n_0 ;
  wire \cam_a_0_bits_address[31]_i_51_n_0 ;
  wire \cam_a_0_bits_address[31]_i_52_n_0 ;
  wire \cam_a_0_bits_address[31]_i_53_n_0 ;
  wire \cam_a_0_bits_address[31]_i_54_n_0 ;
  wire \cam_a_0_bits_address[31]_i_56_n_0 ;
  wire \cam_a_0_bits_address[31]_i_57_n_0 ;
  wire \cam_a_0_bits_address[31]_i_58_n_0 ;
  wire \cam_a_0_bits_address[31]_i_59_n_0 ;
  wire \cam_a_0_bits_address[31]_i_61_n_0 ;
  wire \cam_a_0_bits_address[31]_i_62_n_0 ;
  wire \cam_a_0_bits_address[31]_i_63_n_0 ;
  wire \cam_a_0_bits_address[31]_i_64_n_0 ;
  wire \cam_a_0_bits_address[31]_i_65_n_0 ;
  wire \cam_a_0_bits_address[31]_i_66_n_0 ;
  wire \cam_a_0_bits_address[31]_i_67_n_0 ;
  wire \cam_a_0_bits_address[31]_i_68_n_0 ;
  wire \cam_a_0_bits_address[31]_i_70_n_0 ;
  wire \cam_a_0_bits_address[31]_i_71_n_0 ;
  wire \cam_a_0_bits_address[31]_i_72_n_0 ;
  wire \cam_a_0_bits_address[31]_i_73_n_0 ;
  wire \cam_a_0_bits_address[31]_i_74_n_0 ;
  wire \cam_a_0_bits_address[31]_i_75_n_0 ;
  wire \cam_a_0_bits_address[31]_i_76_n_0 ;
  wire \cam_a_0_bits_address[31]_i_77_n_0 ;
  wire \cam_a_0_bits_address[31]_i_79_n_0 ;
  wire \cam_a_0_bits_address[31]_i_80_n_0 ;
  wire \cam_a_0_bits_address[31]_i_81_n_0 ;
  wire \cam_a_0_bits_address[31]_i_82_n_0 ;
  wire \cam_a_0_bits_address[31]_i_84_n_0 ;
  wire \cam_a_0_bits_address[31]_i_85_n_0 ;
  wire \cam_a_0_bits_address[31]_i_86_n_0 ;
  wire \cam_a_0_bits_address[31]_i_87_n_0 ;
  wire \cam_a_0_bits_address[31]_i_88_n_0 ;
  wire \cam_a_0_bits_address[31]_i_89_n_0 ;
  wire \cam_a_0_bits_address[31]_i_90_n_0 ;
  wire \cam_a_0_bits_address[31]_i_91_n_0 ;
  wire \cam_a_0_bits_address[31]_i_92_n_0 ;
  wire \cam_a_0_bits_address[31]_i_93_n_0 ;
  wire \cam_a_0_bits_address[31]_i_94_n_0 ;
  wire \cam_a_0_bits_address[31]_i_95_n_0 ;
  wire \cam_a_0_bits_address[31]_i_96_n_0 ;
  wire \cam_a_0_bits_address[31]_i_97_n_0 ;
  wire \cam_a_0_bits_address[31]_i_98_n_0 ;
  wire \cam_a_0_bits_address[31]_i_99_n_0 ;
  wire \cam_a_0_bits_address_reg[28] ;
  wire [0:0]\cam_a_0_bits_address_reg[29] ;
  wire \cam_a_0_bits_address_reg[30] ;
  wire \cam_a_0_bits_address_reg[31] ;
  wire \cam_a_0_bits_address_reg[31]_i_100_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_100_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_100_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_100_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_10_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_10_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_10_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_10_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_12_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_12_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_12_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_12_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_17_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_17_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_17_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_17_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_19_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_19_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_19_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_19_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_24_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_24_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_24_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_24_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_26_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_26_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_26_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_26_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_29_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_29_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_29_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_29_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_34_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_34_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_34_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_34_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_40_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_40_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_40_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_40_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_45_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_45_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_45_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_45_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_50_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_50_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_50_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_50_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_55_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_55_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_55_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_55_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_5_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_5_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_5_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_60_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_60_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_60_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_60_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_69_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_69_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_69_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_69_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_78_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_78_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_78_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_78_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_7_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_7_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_7_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_83_n_0 ;
  wire \cam_a_0_bits_address_reg[31]_i_83_n_1 ;
  wire \cam_a_0_bits_address_reg[31]_i_83_n_2 ;
  wire \cam_a_0_bits_address_reg[31]_i_83_n_3 ;
  wire \cam_a_0_bits_address_reg[31]_i_9_n_3 ;
  wire \cam_a_0_bits_data_reg[34] ;
  wire \cam_a_0_bits_mask[0]_i_2_n_0 ;
  wire \cam_a_0_bits_mask[1]_i_2_n_0 ;
  wire \cam_a_0_bits_mask[2]_i_2_n_0 ;
  wire \cam_a_0_bits_mask[3]_i_3_n_0 ;
  wire \cam_a_0_bits_mask[4]_i_3_n_0 ;
  wire \cam_a_0_bits_mask[5]_i_4_n_0 ;
  wire \cam_a_0_bits_mask[6]_i_3_n_0 ;
  wire \cam_a_0_bits_mask[7]_i_5_n_0 ;
  wire \cam_a_0_bits_mask[7]_i_6_n_0 ;
  wire \cam_a_0_bits_mask_reg[2] ;
  wire \cam_a_0_bits_mask_reg[6] ;
  wire \cam_a_0_bits_mask_reg[6]_0 ;
  wire \cam_a_0_bits_mask_reg[6]_1 ;
  wire \cam_a_0_bits_mask_reg[7] ;
  wire [2:0]\cam_a_0_bits_size_reg[2] ;
  wire \cam_a_0_bits_source[0]_i_11_n_0 ;
  wire \cam_a_0_bits_source[0]_i_12_n_0 ;
  wire \cam_a_0_bits_source[0]_i_13_n_0 ;
  wire \cam_a_0_bits_source[0]_i_14_n_0 ;
  wire \cam_a_0_bits_source[0]_i_2_n_0 ;
  wire \cam_a_0_bits_source[0]_i_7_n_0 ;
  wire \cam_a_0_bits_source[0]_i_8_n_0 ;
  wire \cam_a_0_bits_source_reg[0] ;
  wire [0:0]\cam_a_0_bits_source_reg[0]_0 ;
  wire [0:0]\cam_a_0_bits_source_reg[0]_1 ;
  wire \cam_a_0_bits_source_reg[0]_i_10_n_3 ;
  wire \cam_a_0_bits_source_reg[0]_i_3_n_3 ;
  wire \cam_a_0_bits_source_reg[0]_i_9_n_3 ;
  wire \cam_a_0_bits_source_reg[2] ;
  wire cam_a_0_fifoId;
  wire [0:0]\cam_a_0_lut_reg[2] ;
  wire \cam_s_0_state_reg[0] ;
  wire \cam_s_0_state_reg[0]_0 ;
  wire \cam_s_0_state_reg[0]_1 ;
  wire \cam_s_0_state_reg[0]_2 ;
  wire [15:0]cams_0_io_alloc_bits;
  wire cams_0_io_alloc_ready;
  wire [0:0]cams_0_io_key;
  wire cams_0_n_5;
  wire cams_0_n_74;
  wire cams_0_n_78;
  wire cams_0_n_81;
  wire cams_0_n_82;
  wire cams_1_io_alloc_ready;
  wire [2:0]cams_1_io_key;
  wire cams_1_n_0;
  wire cams_1_n_1;
  wire cams_1_n_10;
  wire cams_1_n_11;
  wire cams_1_n_12;
  wire cams_1_n_13;
  wire cams_1_n_14;
  wire cams_1_n_15;
  wire cams_1_n_19;
  wire cams_1_n_2;
  wire cams_1_n_21;
  wire cams_1_n_3;
  wire cams_1_n_4;
  wire cams_1_n_5;
  wire cams_1_n_6;
  wire cams_1_n_7;
  wire cams_1_n_8;
  wire cams_1_n_9;
  wire [2:0]cams_2_io_key;
  wire cams_2_n_1;
  wire cams_2_n_10;
  wire cams_2_n_11;
  wire cams_2_n_12;
  wire cams_2_n_16;
  wire cams_2_n_17;
  wire cams_2_n_18;
  wire cams_2_n_19;
  wire cams_2_n_2;
  wire cams_2_n_24;
  wire cams_2_n_3;
  wire cams_2_n_5;
  wire cams_2_n_6;
  wire cams_2_n_7;
  wire cams_2_n_8;
  wire cams_2_n_9;
  wire cams_3_io_alloc_ready;
  wire [2:1]cams_3_io_key;
  wire cams_3_n_0;
  wire cams_3_n_11;
  wire cams_3_n_18;
  wire cams_3_n_2;
  wire cams_3_n_21;
  wire cams_3_n_22;
  wire cams_3_n_23;
  wire cams_3_n_24;
  wire cams_3_n_25;
  wire cams_3_n_26;
  wire cams_3_n_27;
  wire cams_3_n_28;
  wire cams_3_n_29;
  wire cams_3_n_3;
  wire cams_3_n_30;
  wire cams_3_n_31;
  wire cams_3_n_32;
  wire cams_3_n_33;
  wire cams_3_n_34;
  wire cams_3_n_35;
  wire cams_3_n_36;
  wire cams_3_n_4;
  wire cams_3_n_5;
  wire cams_3_n_6;
  wire cams_3_n_7;
  wire cams_3_n_8;
  wire cams_4_io_alloc_ready;
  wire [1:1]cams_4_io_key;
  wire cams_4_n_1;
  wire cams_4_n_3;
  wire cams_4_n_4;
  wire cams_4_n_6;
  wire cams_4_n_7;
  wire [2:1]cams_5_io_key;
  wire cams_5_n_2;
  wire cams_5_n_4;
  wire cams_5_n_5;
  wire cams_5_n_6;
  wire cams_6_io_alloc_ready;
  wire [2:1]cams_6_io_key;
  wire cams_6_n_0;
  wire cams_6_n_1;
  wire cams_7_io_alloc_ready;
  wire [2:0]cams_7_io_key;
  wire cams_7_n_1;
  wire cams_7_n_2;
  wire cams_7_n_23;
  wire cams_7_n_24;
  wire cams_7_n_25;
  wire cams_7_n_26;
  wire cams_7_n_27;
  wire cams_7_n_28;
  wire cams_7_n_29;
  wire cams_7_n_30;
  wire cams_7_n_31;
  wire cams_7_n_32;
  wire cams_7_n_33;
  wire cams_7_n_34;
  wire cams_7_n_35;
  wire cams_7_n_36;
  wire cams_7_n_37;
  wire cams_7_n_38;
  wire cams_7_n_5;
  wire cams_7_n_6;
  wire \cdc_reg_reg[0] ;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[10]_0 ;
  wire \cdc_reg_reg[11] ;
  wire \cdc_reg_reg[11]_0 ;
  wire \cdc_reg_reg[12] ;
  wire \cdc_reg_reg[12]_0 ;
  wire \cdc_reg_reg[13] ;
  wire \cdc_reg_reg[14] ;
  wire \cdc_reg_reg[15] ;
  wire [7:0]\cdc_reg_reg[19] ;
  wire \cdc_reg_reg[1] ;
  wire \cdc_reg_reg[20] ;
  wire \cdc_reg_reg[21] ;
  wire \cdc_reg_reg[22] ;
  wire \cdc_reg_reg[23] ;
  wire \cdc_reg_reg[28] ;
  wire \cdc_reg_reg[29] ;
  wire \cdc_reg_reg[2] ;
  wire \cdc_reg_reg[30] ;
  wire \cdc_reg_reg[31] ;
  wire \cdc_reg_reg[3] ;
  wire \cdc_reg_reg[4] ;
  wire \cdc_reg_reg[4]_0 ;
  wire \cdc_reg_reg[5] ;
  wire \cdc_reg_reg[5]_0 ;
  wire \cdc_reg_reg[5]_1 ;
  wire \cdc_reg_reg[6] ;
  wire \cdc_reg_reg[6]_0 ;
  wire \cdc_reg_reg[7] ;
  wire \cdc_reg_reg[7]_0 ;
  wire \cdc_reg_reg[8] ;
  wire \cdc_reg_reg[9] ;
  wire [31:30]chiplink_auto_mbypass_out_a_bits_address;
  wire [16:0]chiplink_auto_mbypass_out_a_bits_data;
  wire [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  wire [2:0]chiplink_auto_mbypass_out_a_bits_param;
  wire [2:2]chiplink_auto_mbypass_out_a_bits_size;
  wire [0:0]chiplink_auto_mbypass_out_a_bits_source;
  wire clk;
  wire count_reg;
  wire count_reg_0;
  wire [15:0]data_io_data_MPORT_data;
  wire [15:0]data_io_data_MPORT_data_0;
  wire [15:0]data_io_data_MPORT_data_1;
  wire [15:0]data_io_data_MPORT_data_2;
  wire data_reg_0_7_0_5_i_20__0_n_0;
  wire divertprobes;
  wire divertprobes_reg;
  wire divertprobes_reg_0;
  wire [63:12]extract_io_i_bits_address_lo;
  wire extract_n_1;
  wire extract_n_2;
  wire extract_n_4;
  wire extract_n_44;
  wire extract_n_5;
  wire extract_n_52;
  wire extract_n_6;
  wire extract_n_7;
  wire extract_n_8;
  wire extract_n_82;
  wire extract_n_83;
  wire extract_n_84;
  wire \fixer_1/_a_id_T_9 ;
  wire [26:0]fixer_1_auto_in_a_bits_address;
  wire [0:0]fixer_1_auto_in_a_bits_opcode;
  wire [0:0]fixer_1_auto_in_a_bits_param;
  wire [2:0]fixer_1_auto_in_a_bits_source;
  wire fixer_1_auto_in_a_ready;
  wire flight_100_reg;
  wire flight_37_reg;
  wire flight_69_reg;
  wire flight_97_reg;
  wire flight_98_reg;
  wire flight_99_reg;
  wire [0:0]\free_reg[0] ;
  wire [0:0]\free_reg[0]_0 ;
  wire [0:0]\free_reg[0]_1 ;
  wire [0:0]\free_reg[0]_2 ;
  wire [0:0]\free_reg[0]_3 ;
  wire [0:0]\free_reg[0]_4 ;
  wire \free_reg[1] ;
  wire [0:0]\free_reg[2] ;
  wire [0:0]\free_reg[2]_0 ;
  wire [0:0]\free_reg[2]_1 ;
  wire [0:0]\free_reg[2]_2 ;
  wire [0:0]\free_reg[2]_3 ;
  wire [0:0]\free_reg[2]_4 ;
  wire \free_reg[3] ;
  wire [1:0]\free_reg[3]_0 ;
  wire \free_reg[3]_1 ;
  wire [1:0]\free_reg[3]_2 ;
  wire \free_reg[4] ;
  wire [2:0]\free_reg[4]_0 ;
  wire [2:0]\free_reg[5] ;
  wire \free_reg[7] ;
  wire \free_reg[7]_0 ;
  wire \free_reg[7]_1 ;
  wire \free_reg[7]_2 ;
  wire \free_reg[7]_3 ;
  wire \free_reg[7]_4 ;
  wire \free_reg[7]_5 ;
  wire full_reg;
  wire full_reg_0;
  wire [15:0]header;
  wire \hints/_helpPP_T_9 ;
  wire [7:0]hints_auto_in_a_bits_mask;
  wire \io_axi4_0_araddr[28]_INST_0_i_2_n_0 ;
  wire latch;
  wire [31:0]mbypass_auto_in_1_a_bits_address;
  wire [27:0]mbypass_auto_in_1_a_bits_data;
  wire [2:0]mbypass_auto_in_1_a_bits_opcode;
  wire [2:0]mbypass_auto_in_1_a_bits_param;
  wire [2:0]mbypass_auto_in_1_a_bits_size;
  wire [2:0]mbypass_auto_in_1_a_bits_source;
  wire muxStateEarly_1;
  wire [4:1]p_0_in;
  wire p_0_in5_in;
  wire p_11_in;
  wire p_29_in;
  wire p_30_in;
  wire [31:0]q_address0_r;
  wire \q_address0_r[11]_i_1_n_0 ;
  wire [31:0]q_address1_r;
  wire \q_last_count[4]_i_5_n_0 ;
  wire \q_last_count[4]_i_7_n_0 ;
  wire \q_last_count_reg[0]_0 ;
  wire [0:0]\q_last_count_reg[0]_1 ;
  wire [0:0]\q_last_count_reg[1]_0 ;
  wire \q_last_count_reg[4]_0 ;
  wire [4:1]q_last_count_reg__0;
  wire [2:0]r_1;
  wire [2:2]r_2;
  wire [1:0]\r_2_reg[1]_0 ;
  wire [3:0]r_3;
  wire \r_3[3]_i_1_n_0 ;
  wire [0:0]\r_3_reg[1]_0 ;
  wire [2:0]r_4;
  wire [15:0]r_5;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[3] ;
  wire \ram_source_reg[3]_0 ;
  wire \ram_source_reg[3]_1 ;
  wire \ram_source_reg[4] ;
  wire \ram_source_reg[5] ;
  wire relack;
  wire repeat_sel_sel_sources_0;
  wire repeat_sel_sel_sources_0_reg;
  wire repeat_sel_sel_sources_1;
  wire repeat_sel_sel_sources_10;
  wire repeat_sel_sel_sources_10_reg;
  wire repeat_sel_sel_sources_11;
  wire repeat_sel_sel_sources_11_reg;
  wire repeat_sel_sel_sources_12;
  wire repeat_sel_sel_sources_12_reg;
  wire repeat_sel_sel_sources_13;
  wire repeat_sel_sel_sources_13_reg;
  wire repeat_sel_sel_sources_14;
  wire repeat_sel_sel_sources_14_reg;
  wire repeat_sel_sel_sources_15;
  wire repeat_sel_sel_sources_15_i_2_n_0;
  wire repeat_sel_sel_sources_15_reg;
  wire repeat_sel_sel_sources_16;
  wire repeat_sel_sel_sources_16_reg;
  wire repeat_sel_sel_sources_17;
  wire repeat_sel_sel_sources_17_reg;
  wire repeat_sel_sel_sources_18;
  wire repeat_sel_sel_sources_18_reg;
  wire repeat_sel_sel_sources_19;
  wire repeat_sel_sel_sources_19_reg;
  wire repeat_sel_sel_sources_1_reg;
  wire repeat_sel_sel_sources_2;
  wire repeat_sel_sel_sources_20;
  wire repeat_sel_sel_sources_20_reg;
  wire repeat_sel_sel_sources_21;
  wire repeat_sel_sel_sources_21_reg;
  wire repeat_sel_sel_sources_22;
  wire repeat_sel_sel_sources_22_reg;
  wire repeat_sel_sel_sources_23;
  wire repeat_sel_sel_sources_23_i_2_n_0;
  wire repeat_sel_sel_sources_23_reg;
  wire repeat_sel_sel_sources_24;
  wire repeat_sel_sel_sources_24_reg;
  wire repeat_sel_sel_sources_25;
  wire repeat_sel_sel_sources_25_reg;
  wire repeat_sel_sel_sources_26;
  wire repeat_sel_sel_sources_26_reg;
  wire repeat_sel_sel_sources_27;
  wire repeat_sel_sel_sources_27_reg;
  wire repeat_sel_sel_sources_28;
  wire repeat_sel_sel_sources_28_reg;
  wire repeat_sel_sel_sources_29;
  wire repeat_sel_sel_sources_29_reg;
  wire repeat_sel_sel_sources_2_reg;
  wire repeat_sel_sel_sources_3;
  wire repeat_sel_sel_sources_30;
  wire repeat_sel_sel_sources_30_reg;
  wire repeat_sel_sel_sources_31;
  wire repeat_sel_sel_sources_31_reg;
  wire repeat_sel_sel_sources_31_reg_0;
  wire repeat_sel_sel_sources_31_reg_1;
  wire repeat_sel_sel_sources_32;
  wire repeat_sel_sel_sources_32_reg;
  wire repeat_sel_sel_sources_33;
  wire repeat_sel_sel_sources_33_reg;
  wire repeat_sel_sel_sources_34;
  wire repeat_sel_sel_sources_34_reg;
  wire repeat_sel_sel_sources_35;
  wire repeat_sel_sel_sources_35_reg;
  wire repeat_sel_sel_sources_36;
  wire repeat_sel_sel_sources_36_reg;
  wire repeat_sel_sel_sources_37;
  wire repeat_sel_sel_sources_37_reg;
  wire repeat_sel_sel_sources_38;
  wire repeat_sel_sel_sources_38_i_2_n_0;
  wire repeat_sel_sel_sources_38_reg;
  wire repeat_sel_sel_sources_39;
  wire repeat_sel_sel_sources_39_reg;
  wire repeat_sel_sel_sources_39_reg_0;
  wire repeat_sel_sel_sources_3_reg;
  wire repeat_sel_sel_sources_4;
  wire repeat_sel_sel_sources_40;
  wire repeat_sel_sel_sources_40_reg;
  wire repeat_sel_sel_sources_41;
  wire repeat_sel_sel_sources_41_reg;
  wire repeat_sel_sel_sources_42;
  wire repeat_sel_sel_sources_42_reg;
  wire repeat_sel_sel_sources_43;
  wire repeat_sel_sel_sources_43_i_2_n_0;
  wire repeat_sel_sel_sources_43_reg;
  wire repeat_sel_sel_sources_44;
  wire repeat_sel_sel_sources_44_reg;
  wire repeat_sel_sel_sources_45;
  wire repeat_sel_sel_sources_45_reg;
  wire repeat_sel_sel_sources_46;
  wire repeat_sel_sel_sources_46_reg;
  wire repeat_sel_sel_sources_47;
  wire repeat_sel_sel_sources_47_reg;
  wire repeat_sel_sel_sources_48;
  wire repeat_sel_sel_sources_48_reg;
  wire repeat_sel_sel_sources_49;
  wire repeat_sel_sel_sources_49_reg;
  wire repeat_sel_sel_sources_4_reg;
  wire repeat_sel_sel_sources_5;
  wire repeat_sel_sel_sources_50;
  wire repeat_sel_sel_sources_50_reg;
  wire repeat_sel_sel_sources_51;
  wire repeat_sel_sel_sources_51_i_2_n_0;
  wire repeat_sel_sel_sources_51_reg;
  wire repeat_sel_sel_sources_52;
  wire repeat_sel_sel_sources_52_reg;
  wire repeat_sel_sel_sources_53;
  wire repeat_sel_sel_sources_53_reg;
  wire repeat_sel_sel_sources_54;
  wire repeat_sel_sel_sources_54_reg;
  wire repeat_sel_sel_sources_55;
  wire repeat_sel_sel_sources_55_i_4_n_0;
  wire repeat_sel_sel_sources_55_reg;
  wire repeat_sel_sel_sources_56;
  wire repeat_sel_sel_sources_56_reg;
  wire repeat_sel_sel_sources_57;
  wire repeat_sel_sel_sources_57_reg;
  wire repeat_sel_sel_sources_58;
  wire repeat_sel_sel_sources_58_i_2_n_0;
  wire repeat_sel_sel_sources_58_reg;
  wire repeat_sel_sel_sources_59;
  wire repeat_sel_sel_sources_59_reg;
  wire repeat_sel_sel_sources_59_reg_0;
  wire repeat_sel_sel_sources_5_reg;
  wire repeat_sel_sel_sources_6;
  wire repeat_sel_sel_sources_60;
  wire repeat_sel_sel_sources_60_i_3_n_0;
  wire repeat_sel_sel_sources_60_reg;
  wire repeat_sel_sel_sources_61;
  wire repeat_sel_sel_sources_61_reg;
  wire repeat_sel_sel_sources_62;
  wire repeat_sel_sel_sources_62_reg;
  wire repeat_sel_sel_sources_63;
  wire repeat_sel_sel_sources_63_reg;
  wire repeat_sel_sel_sources_6_reg;
  wire repeat_sel_sel_sources_7;
  wire repeat_sel_sel_sources_7_reg;
  wire repeat_sel_sel_sources_8;
  wire repeat_sel_sel_sources_8_reg;
  wire repeat_sel_sel_sources_9;
  wire repeat_sel_sel_sources_9_reg;
  wire resetn;
  wire [29:0]saved_address;
  wire \saved_address[31]_i_3_n_0 ;
  wire \saved_address[31]_i_4_n_0 ;
  wire \saved_address[31]_i_5_n_0 ;
  wire \saved_address_reg[0] ;
  wire [0:0]\saved_address_reg[29] ;
  wire [0:0]\saved_address_reg[29]_0 ;
  wire \saved_address_reg[31]_i_2_n_3 ;
  wire [1:0]\saved_opcode_reg[1] ;
  wire \saved_opcode_reg[2] ;
  wire \saved_opcode_reg[2]_0 ;
  wire \saved_opcode_reg[2]_1 ;
  wire \saved_opcode_reg[2]_2 ;
  wire \saved_opcode_reg[2]_3 ;
  wire [1:0]saved_size;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[0]_0 ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[1]_0 ;
  wire \saved_size_reg[1]_1 ;
  wire \saved_size_reg[2] ;
  wire [3:0]saved_source;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[4] ;
  wire \shift_reg[23] ;
  wire [5:0]sinkD_io_a_tlSource_bits;
  wire [15:0]sinkD_io_c_clSource;
  wire [2:0]source_r;
  wire source_valid_io_out;
  wire \stall_counter_reg[0] ;
  wire \stall_counter_reg[1] ;
  wire \stall_counter_reg[2] ;
  wire \stall_counter_reg[3] ;
  wire [1:0]stalls_id_3;
  wire \stalls_id_3_reg[1] ;
  wire \stalls_id_3_reg[1]_0 ;
  wire \stalls_id_5_reg[0] ;
  wire [0:0]\stalls_id_5_reg[0]_0 ;
  wire [0:0]\stalls_id_5_reg[0]_1 ;
  wire \stalls_id_5_reg[0]_2 ;
  wire [0:0]\stalls_id_5_reg[1] ;
  wire \stalls_id_5_reg[1]_0 ;
  wire \stalls_id_6[0]_i_10_n_0 ;
  wire \stalls_id_6[0]_i_6_n_0 ;
  wire \stalls_id_6[0]_i_8_n_0 ;
  wire \stalls_id_6[0]_i_9_n_0 ;
  wire \stalls_id_6[1]_i_4_n_0 ;
  wire \stalls_id_6[1]_i_5_n_0 ;
  wire \stalls_id_6_reg[0]_i_3_n_3 ;
  wire \stalls_id_6_reg[0]_i_4_n_3 ;
  wire \stalls_id_6_reg[0]_i_5_n_3 ;
  wire \stalls_id_6_reg[1] ;
  wire \stalls_id_6_reg[1]_i_2_n_3 ;
  wire state;
  wire state_1_reg;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire \state_reg[2]_10 ;
  wire \state_reg[2]_2 ;
  wire \state_reg[2]_3 ;
  wire \state_reg[2]_4 ;
  wire \state_reg[2]_5 ;
  wire \state_reg[2]_6 ;
  wire \state_reg[2]_7 ;
  wire \state_reg[2]_8 ;
  wire \state_reg[2]_9 ;
  wire \state_reg[3] ;
  wire sync_0_reg;
  wire valid_reg;
  wire \widget_1/last ;
  wire \widget_1/p_11_in ;
  wire \widget_1/p_9_in ;
  wire \widget_1/repeat_sel_sel_sources_14__0 ;
  wire \widget_1/repeat_sel_sel_sources_1__0 ;
  wire \widget_1/repeat_sel_sel_sources_2__0 ;
  wire \widget_1/repeat_sel_sel_sources_4__0 ;
  wire \widget_1/repeat_sel_sel_sources_9__0 ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_100_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_34_O_UNCONNECTED ;
  wire [3:1]\NLW_cam_a_0_bits_address_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_50_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_55_O_UNCONNECTED ;
  wire [3:1]\NLW_cam_a_0_bits_address_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_69_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_78_O_UNCONNECTED ;
  wire [3:1]\NLW_cam_a_0_bits_address_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_83_O_UNCONNECTED ;
  wire [3:2]\NLW_cam_a_0_bits_address_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_address_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_cam_a_0_bits_source_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_source_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_cam_a_0_bits_source_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_source_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_cam_a_0_bits_source_reg[0]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_cam_a_0_bits_source_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_saved_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_saved_address_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_stalls_id_6_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_stalls_id_6_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_stalls_id_6_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_stalls_id_6_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_stalls_id_6_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_stalls_id_6_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_stalls_id_6_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_stalls_id_6_reg[1]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h40)) 
    \a_first_counter[2]_i_5 
       (.I0(\stalls_id_5_reg[0] ),
        .I1(\stalls_id_5_reg[1] ),
        .I2(\cam_s_0_state_reg[0]_2 ),
        .O(\stalls_id_5_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88F0220000000000)) 
    \a_first_counter[2]_i_6 
       (.I0(\cam_s_0_state_reg[0]_1 ),
        .I1(\stalls_id_5_reg[1] ),
        .I2(\stalls_id_5_reg[1]_0 ),
        .I3(stalls_id_3[0]),
        .I4(stalls_id_3[1]),
        .I5(\saved_source_reg[3] ),
        .O(\a_first_counter_reg[2] ));
  FDRE a_first_reg
       (.C(clk),
        .CE(1'b1),
        .D(extract_n_82),
        .Q(a_first),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \a_repeater/saved_size[0]_i_1 
       (.I0(Q[9]),
        .I1(divertprobes_reg),
        .I2(r_3[0]),
        .I3(bypass_reg_rep_0),
        .I4(_GEN_00),
        .I5(saved_size[0]),
        .O(\saved_size_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \a_repeater/saved_size[1]_i_1 
       (.I0(Q[10]),
        .I1(divertprobes_reg),
        .I2(r_3[1]),
        .I3(bypass_reg_rep_0),
        .I4(_GEN_00),
        .I5(\saved_size_reg[1]_1 ),
        .O(\saved_size_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \a_repeater/saved_size[2]_i_1 
       (.I0(Q[11]),
        .I1(divertprobes_reg),
        .I2(r_3[2]),
        .I3(bypass_reg_rep_0),
        .I4(_GEN_00),
        .I5(saved_size[1]),
        .O(\saved_size_reg[2] ));
  LUT6 #(
    .INIT(64'h8A00FFFF8AFF0000)) 
    \a_repeater_io_repeat_counter[0]_i_1 
       (.I0(\cam_a_0_bits_size_reg[2] [2]),
        .I1(\cam_a_0_bits_source_reg[0] ),
        .I2(\cam_a_0_bits_mask_reg[2] ),
        .I3(\a_repeater_io_repeat_counter_reg[2] ),
        .I4(_a_repeater_io_repeat_T),
        .I5(a_repeater_io_repeat_counter),
        .O(\a_repeater_io_repeat_counter_reg[0] ));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    \a_repeater_io_repeat_counter[1]_i_2 
       (.I0(\cam_a_0_bits_size_reg[2] [2]),
        .I1(\cam_a_0_bits_size_reg[2] [1]),
        .I2(\cam_a_0_bits_size_reg[2] [0]),
        .I3(\cam_a_0_bits_source_reg[0] ),
        .I4(\cam_a_0_bits_mask_reg[2] ),
        .O(\a_repeater_io_repeat_counter_reg[1] ));
  LUT5 #(
    .INIT(32'h4F00FFFF)) 
    \beatsLeft[2]_i_5 
       (.I0(\cam_a_0_bits_source_reg[0] ),
        .I1(\cam_a_0_bits_mask_reg[2] ),
        .I2(\cam_s_0_state_reg[0] ),
        .I3(latch),
        .I4(resetn),
        .O(\beatsLeft_reg[1] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \cam_a_0_bits_address[30]_i_1 
       (.I0(saved_address[28]),
        .I1(full_reg_0),
        .I2(\cam_a_0_bits_address[31]_i_2_n_0 ),
        .I3(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .I4(extract_io_i_bits_address_lo[30]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_address_reg[30] ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \cam_a_0_bits_address[31]_i_1 
       (.I0(saved_address[29]),
        .I1(full_reg_0),
        .I2(\cam_a_0_bits_address[31]_i_2_n_0 ),
        .I3(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .I4(extract_io_i_bits_address_lo[31]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_address_reg[31] ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_101 
       (.I0(Q[1]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[1]),
        .I3(Q[3]),
        .I4(q_address1_r[3]),
        .I5(extract_io_i_bits_address_lo[34]),
        .O(\cam_a_0_bits_address[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h0000010011110111)) 
    \cam_a_0_bits_address[31]_i_102 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(extract_io_i_bits_address_lo[31]),
        .I2(Q[0]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(q_address1_r[0]),
        .O(\cam_a_0_bits_address[31]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \cam_a_0_bits_address[31]_i_103 
       (.I0(Q[28]),
        .I1(q_address0_r[28]),
        .I2(extract_io_i_bits_address_lo[29]),
        .I3(q_address0_r[27]),
        .I4(\q_address0_r[11]_i_1_n_0 ),
        .I5(Q[27]),
        .O(\cam_a_0_bits_address[31]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_104 
       (.I0(Q[24]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(q_address0_r[24]),
        .I3(Q[26]),
        .I4(q_address0_r[26]),
        .I5(extract_io_i_bits_address_lo[25]),
        .O(\cam_a_0_bits_address[31]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_105 
       (.I0(Q[21]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(q_address0_r[21]),
        .I3(Q[23]),
        .I4(q_address0_r[23]),
        .I5(extract_io_i_bits_address_lo[22]),
        .O(\cam_a_0_bits_address[31]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_106 
       (.I0(Q[18]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(q_address0_r[18]),
        .I3(Q[20]),
        .I4(q_address0_r[20]),
        .I5(extract_io_i_bits_address_lo[19]),
        .O(\cam_a_0_bits_address[31]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_107 
       (.I0(Q[15]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(q_address0_r[15]),
        .I3(Q[17]),
        .I4(q_address0_r[17]),
        .I5(extract_io_i_bits_address_lo[16]),
        .O(\cam_a_0_bits_address[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \cam_a_0_bits_address[31]_i_108 
       (.I0(Q[13]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(q_address0_r[13]),
        .I3(Q[12]),
        .I4(q_address0_r[12]),
        .I5(extract_io_i_bits_address_lo[14]),
        .O(\cam_a_0_bits_address[31]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_11 
       (.I0(q_address1_r[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[31]),
        .O(\cam_a_0_bits_address[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_13 
       (.I0(q_address1_r[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[31]),
        .O(\cam_a_0_bits_address[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_14 
       (.I0(Q[28]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[28]),
        .I3(Q[30]),
        .I4(q_address1_r[30]),
        .I5(extract_io_i_bits_address_lo[61]),
        .O(\cam_a_0_bits_address[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_15 
       (.I0(Q[25]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[25]),
        .I3(Q[27]),
        .I4(q_address1_r[27]),
        .I5(extract_io_i_bits_address_lo[58]),
        .O(\cam_a_0_bits_address[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_16 
       (.I0(Q[22]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[22]),
        .I3(Q[24]),
        .I4(q_address1_r[24]),
        .I5(extract_io_i_bits_address_lo[55]),
        .O(\cam_a_0_bits_address[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_18 
       (.I0(q_address1_r[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[31]),
        .O(\cam_a_0_bits_address[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5540004000400040)) 
    \cam_a_0_bits_address[31]_i_2 
       (.I0(acquireOk),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(divertprobes_reg),
        .I4(r_1[2]),
        .I5(r_1[1]),
        .O(\cam_a_0_bits_address[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_20 
       (.I0(q_address1_r[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[31]),
        .O(\cam_a_0_bits_address[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_21 
       (.I0(Q[28]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[28]),
        .I3(Q[30]),
        .I4(q_address1_r[30]),
        .I5(extract_io_i_bits_address_lo[61]),
        .O(\cam_a_0_bits_address[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_22 
       (.I0(Q[25]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[25]),
        .I3(Q[27]),
        .I4(q_address1_r[27]),
        .I5(extract_io_i_bits_address_lo[58]),
        .O(\cam_a_0_bits_address[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_23 
       (.I0(Q[22]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[22]),
        .I3(Q[24]),
        .I4(q_address1_r[24]),
        .I5(extract_io_i_bits_address_lo[55]),
        .O(\cam_a_0_bits_address[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_25 
       (.I0(q_address1_r[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[31]),
        .O(\cam_a_0_bits_address[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_27 
       (.I0(q_address1_r[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[31]),
        .O(\cam_a_0_bits_address[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_28 
       (.I0(Q[28]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[28]),
        .I3(Q[30]),
        .I4(q_address1_r[30]),
        .I5(extract_io_i_bits_address_lo[61]),
        .O(\cam_a_0_bits_address[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cam_a_0_bits_address[31]_i_3 
       (.I0(_exists_T_9),
        .I1(_exists_T_19),
        .I2(_exists_T_24),
        .I3(_exists_T_14),
        .I4(_exists_T_4),
        .I5(_exists_T_33),
        .O(\cam_a_0_bits_address[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_30 
       (.I0(Q[28]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[28]),
        .I3(Q[30]),
        .I4(q_address1_r[30]),
        .I5(extract_io_i_bits_address_lo[61]),
        .O(\cam_a_0_bits_address[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_31 
       (.I0(Q[25]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[25]),
        .I3(Q[27]),
        .I4(q_address1_r[27]),
        .I5(extract_io_i_bits_address_lo[58]),
        .O(\cam_a_0_bits_address[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_32 
       (.I0(Q[22]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[22]),
        .I3(Q[24]),
        .I4(q_address1_r[24]),
        .I5(extract_io_i_bits_address_lo[55]),
        .O(\cam_a_0_bits_address[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_33 
       (.I0(Q[19]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[19]),
        .I3(Q[21]),
        .I4(q_address1_r[21]),
        .I5(extract_io_i_bits_address_lo[52]),
        .O(\cam_a_0_bits_address[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_35 
       (.I0(Q[19]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[19]),
        .I3(Q[21]),
        .I4(q_address1_r[21]),
        .I5(extract_io_i_bits_address_lo[52]),
        .O(\cam_a_0_bits_address[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_36 
       (.I0(Q[16]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[16]),
        .I3(Q[18]),
        .I4(q_address1_r[18]),
        .I5(extract_io_i_bits_address_lo[49]),
        .O(\cam_a_0_bits_address[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_37 
       (.I0(Q[13]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[13]),
        .I3(Q[15]),
        .I4(q_address1_r[15]),
        .I5(extract_io_i_bits_address_lo[46]),
        .O(\cam_a_0_bits_address[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_38 
       (.I0(Q[10]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[10]),
        .I3(Q[12]),
        .I4(q_address1_r[12]),
        .I5(extract_io_i_bits_address_lo[43]),
        .O(\cam_a_0_bits_address[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cam_a_0_bits_address[31]_i_39 
       (.I0(a_first_reg_1),
        .I1(a_first_reg_0),
        .O(\cam_a_0_bits_address[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_41 
       (.I0(Q[28]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[28]),
        .I3(Q[30]),
        .I4(q_address1_r[30]),
        .I5(extract_io_i_bits_address_lo[61]),
        .O(\cam_a_0_bits_address[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_42 
       (.I0(Q[25]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[25]),
        .I3(Q[27]),
        .I4(q_address1_r[27]),
        .I5(extract_io_i_bits_address_lo[58]),
        .O(\cam_a_0_bits_address[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_43 
       (.I0(Q[22]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[22]),
        .I3(Q[24]),
        .I4(q_address1_r[24]),
        .I5(extract_io_i_bits_address_lo[55]),
        .O(\cam_a_0_bits_address[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_44 
       (.I0(Q[19]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[19]),
        .I3(Q[21]),
        .I4(q_address1_r[21]),
        .I5(extract_io_i_bits_address_lo[52]),
        .O(\cam_a_0_bits_address[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_46 
       (.I0(Q[19]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[19]),
        .I3(Q[21]),
        .I4(q_address1_r[21]),
        .I5(extract_io_i_bits_address_lo[52]),
        .O(\cam_a_0_bits_address[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_47 
       (.I0(Q[16]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[16]),
        .I3(Q[18]),
        .I4(q_address1_r[18]),
        .I5(extract_io_i_bits_address_lo[49]),
        .O(\cam_a_0_bits_address[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_48 
       (.I0(Q[13]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[13]),
        .I3(Q[15]),
        .I4(q_address1_r[15]),
        .I5(extract_io_i_bits_address_lo[46]),
        .O(\cam_a_0_bits_address[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_49 
       (.I0(Q[10]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[10]),
        .I3(Q[12]),
        .I4(q_address1_r[12]),
        .I5(extract_io_i_bits_address_lo[43]),
        .O(\cam_a_0_bits_address[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_51 
       (.I0(Q[28]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[28]),
        .I3(Q[30]),
        .I4(q_address1_r[30]),
        .I5(extract_io_i_bits_address_lo[61]),
        .O(\cam_a_0_bits_address[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_52 
       (.I0(Q[25]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[25]),
        .I3(Q[27]),
        .I4(q_address1_r[27]),
        .I5(extract_io_i_bits_address_lo[58]),
        .O(\cam_a_0_bits_address[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_53 
       (.I0(Q[22]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[22]),
        .I3(Q[24]),
        .I4(q_address1_r[24]),
        .I5(extract_io_i_bits_address_lo[55]),
        .O(\cam_a_0_bits_address[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_54 
       (.I0(Q[19]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[19]),
        .I3(Q[21]),
        .I4(q_address1_r[21]),
        .I5(extract_io_i_bits_address_lo[52]),
        .O(\cam_a_0_bits_address[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_56 
       (.I0(Q[25]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[25]),
        .I3(Q[27]),
        .I4(q_address1_r[27]),
        .I5(extract_io_i_bits_address_lo[58]),
        .O(\cam_a_0_bits_address[31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_57 
       (.I0(Q[22]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[22]),
        .I3(Q[24]),
        .I4(q_address1_r[24]),
        .I5(extract_io_i_bits_address_lo[55]),
        .O(\cam_a_0_bits_address[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_58 
       (.I0(Q[19]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[19]),
        .I3(Q[21]),
        .I4(q_address1_r[21]),
        .I5(extract_io_i_bits_address_lo[52]),
        .O(\cam_a_0_bits_address[31]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_59 
       (.I0(Q[16]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[16]),
        .I3(Q[18]),
        .I4(q_address1_r[18]),
        .I5(extract_io_i_bits_address_lo[49]),
        .O(\cam_a_0_bits_address[31]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_61 
       (.I0(Q[16]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[16]),
        .I3(Q[18]),
        .I4(q_address1_r[18]),
        .I5(extract_io_i_bits_address_lo[49]),
        .O(\cam_a_0_bits_address[31]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_62 
       (.I0(Q[13]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[13]),
        .I3(Q[15]),
        .I4(q_address1_r[15]),
        .I5(extract_io_i_bits_address_lo[46]),
        .O(\cam_a_0_bits_address[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_63 
       (.I0(Q[10]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[10]),
        .I3(Q[12]),
        .I4(q_address1_r[12]),
        .I5(extract_io_i_bits_address_lo[43]),
        .O(\cam_a_0_bits_address[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_64 
       (.I0(Q[7]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[7]),
        .I3(Q[9]),
        .I4(q_address1_r[9]),
        .I5(extract_io_i_bits_address_lo[40]),
        .O(\cam_a_0_bits_address[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_65 
       (.I0(Q[7]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[7]),
        .I3(Q[9]),
        .I4(q_address1_r[9]),
        .I5(extract_io_i_bits_address_lo[40]),
        .O(\cam_a_0_bits_address[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_66 
       (.I0(Q[4]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[4]),
        .I3(Q[6]),
        .I4(q_address1_r[6]),
        .I5(extract_io_i_bits_address_lo[37]),
        .O(\cam_a_0_bits_address[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_67 
       (.I0(Q[1]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[1]),
        .I3(Q[3]),
        .I4(q_address1_r[3]),
        .I5(extract_io_i_bits_address_lo[34]),
        .O(\cam_a_0_bits_address[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000040044440444)) 
    \cam_a_0_bits_address[31]_i_68 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(extract_io_i_bits_address_lo[31]),
        .I2(Q[0]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(q_address1_r[0]),
        .O(\cam_a_0_bits_address[31]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_70 
       (.I0(Q[16]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[16]),
        .I3(Q[18]),
        .I4(q_address1_r[18]),
        .I5(extract_io_i_bits_address_lo[49]),
        .O(\cam_a_0_bits_address[31]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_71 
       (.I0(Q[13]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[13]),
        .I3(Q[15]),
        .I4(q_address1_r[15]),
        .I5(extract_io_i_bits_address_lo[46]),
        .O(\cam_a_0_bits_address[31]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_72 
       (.I0(Q[10]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[10]),
        .I3(Q[12]),
        .I4(q_address1_r[12]),
        .I5(extract_io_i_bits_address_lo[43]),
        .O(\cam_a_0_bits_address[31]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_73 
       (.I0(Q[7]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[7]),
        .I3(Q[9]),
        .I4(q_address1_r[9]),
        .I5(extract_io_i_bits_address_lo[40]),
        .O(\cam_a_0_bits_address[31]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_74 
       (.I0(Q[7]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[7]),
        .I3(Q[9]),
        .I4(q_address1_r[9]),
        .I5(extract_io_i_bits_address_lo[40]),
        .O(\cam_a_0_bits_address[31]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_75 
       (.I0(Q[4]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[4]),
        .I3(Q[6]),
        .I4(q_address1_r[6]),
        .I5(extract_io_i_bits_address_lo[37]),
        .O(\cam_a_0_bits_address[31]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_76 
       (.I0(Q[1]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[1]),
        .I3(Q[3]),
        .I4(q_address1_r[3]),
        .I5(extract_io_i_bits_address_lo[34]),
        .O(\cam_a_0_bits_address[31]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h0000020022220222)) 
    \cam_a_0_bits_address[31]_i_77 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(extract_io_i_bits_address_lo[31]),
        .I2(Q[0]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(q_address1_r[0]),
        .O(\cam_a_0_bits_address[31]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_79 
       (.I0(Q[16]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[16]),
        .I3(Q[18]),
        .I4(q_address1_r[18]),
        .I5(extract_io_i_bits_address_lo[49]),
        .O(\cam_a_0_bits_address[31]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_80 
       (.I0(Q[13]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[13]),
        .I3(Q[15]),
        .I4(q_address1_r[15]),
        .I5(extract_io_i_bits_address_lo[46]),
        .O(\cam_a_0_bits_address[31]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_81 
       (.I0(Q[10]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[10]),
        .I3(Q[12]),
        .I4(q_address1_r[12]),
        .I5(extract_io_i_bits_address_lo[43]),
        .O(\cam_a_0_bits_address[31]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_82 
       (.I0(Q[7]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[7]),
        .I3(Q[9]),
        .I4(q_address1_r[9]),
        .I5(extract_io_i_bits_address_lo[40]),
        .O(\cam_a_0_bits_address[31]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_84 
       (.I0(Q[13]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[13]),
        .I3(Q[15]),
        .I4(q_address1_r[15]),
        .I5(extract_io_i_bits_address_lo[46]),
        .O(\cam_a_0_bits_address[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_85 
       (.I0(Q[10]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[10]),
        .I3(Q[12]),
        .I4(q_address1_r[12]),
        .I5(extract_io_i_bits_address_lo[43]),
        .O(\cam_a_0_bits_address[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_86 
       (.I0(Q[7]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[7]),
        .I3(Q[9]),
        .I4(q_address1_r[9]),
        .I5(extract_io_i_bits_address_lo[40]),
        .O(\cam_a_0_bits_address[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_87 
       (.I0(Q[4]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[4]),
        .I3(Q[6]),
        .I4(q_address1_r[6]),
        .I5(extract_io_i_bits_address_lo[37]),
        .O(\cam_a_0_bits_address[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_88 
       (.I0(Q[4]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[4]),
        .I3(Q[6]),
        .I4(q_address1_r[6]),
        .I5(extract_io_i_bits_address_lo[37]),
        .O(\cam_a_0_bits_address[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_89 
       (.I0(Q[1]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[1]),
        .I3(Q[3]),
        .I4(q_address1_r[3]),
        .I5(extract_io_i_bits_address_lo[34]),
        .O(\cam_a_0_bits_address[31]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h0000010011110111)) 
    \cam_a_0_bits_address[31]_i_90 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(extract_io_i_bits_address_lo[31]),
        .I2(Q[0]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(q_address1_r[0]),
        .O(\cam_a_0_bits_address[31]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \cam_a_0_bits_address[31]_i_91 
       (.I0(Q[29]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[29]),
        .O(\cam_a_0_bits_address[31]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_92 
       (.I0(Q[4]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[4]),
        .I3(Q[6]),
        .I4(q_address1_r[6]),
        .I5(extract_io_i_bits_address_lo[37]),
        .O(\cam_a_0_bits_address[31]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_93 
       (.I0(Q[1]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[1]),
        .I3(Q[3]),
        .I4(q_address1_r[3]),
        .I5(extract_io_i_bits_address_lo[34]),
        .O(\cam_a_0_bits_address[31]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h0000080088880888)) 
    \cam_a_0_bits_address[31]_i_94 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(extract_io_i_bits_address_lo[31]),
        .I2(Q[0]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(q_address1_r[0]),
        .O(\cam_a_0_bits_address[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \cam_a_0_bits_address[31]_i_95 
       (.I0(q_address0_r[29]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[29]),
        .O(\cam_a_0_bits_address[31]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_96 
       (.I0(Q[4]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[4]),
        .I3(Q[6]),
        .I4(q_address1_r[6]),
        .I5(extract_io_i_bits_address_lo[37]),
        .O(\cam_a_0_bits_address[31]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cam_a_0_bits_address[31]_i_97 
       (.I0(Q[1]),
        .I1(\cam_a_0_bits_address[31]_i_39_n_0 ),
        .I2(q_address1_r[1]),
        .I3(Q[3]),
        .I4(q_address1_r[3]),
        .I5(extract_io_i_bits_address_lo[34]),
        .O(\cam_a_0_bits_address[31]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h0000010011110111)) 
    \cam_a_0_bits_address[31]_i_98 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(extract_io_i_bits_address_lo[31]),
        .I2(Q[0]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(q_address1_r[0]),
        .O(\cam_a_0_bits_address[31]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h0A000A0A0ACC0A0A)) 
    \cam_a_0_bits_address[31]_i_99 
       (.I0(q_address0_r[28]),
        .I1(Q[28]),
        .I2(q_address0_r[29]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(Q[29]),
        .O(\cam_a_0_bits_address[31]_i_99_n_0 ));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_10 
       (.CI(\cam_a_0_bits_address_reg[31]_i_29_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_10_n_0 ,\cam_a_0_bits_address_reg[31]_i_10_n_1 ,\cam_a_0_bits_address_reg[31]_i_10_n_2 ,\cam_a_0_bits_address_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_10_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_30_n_0 ,\cam_a_0_bits_address[31]_i_31_n_0 ,\cam_a_0_bits_address[31]_i_32_n_0 ,\cam_a_0_bits_address[31]_i_33_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_100 
       (.CI(1'b0),
        .CO({\cam_a_0_bits_address_reg[31]_i_100_n_0 ,\cam_a_0_bits_address_reg[31]_i_100_n_1 ,\cam_a_0_bits_address_reg[31]_i_100_n_2 ,\cam_a_0_bits_address_reg[31]_i_100_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_100_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_105_n_0 ,\cam_a_0_bits_address[31]_i_106_n_0 ,\cam_a_0_bits_address[31]_i_107_n_0 ,\cam_a_0_bits_address[31]_i_108_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_12 
       (.CI(\cam_a_0_bits_address_reg[31]_i_34_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_12_n_0 ,\cam_a_0_bits_address_reg[31]_i_12_n_1 ,\cam_a_0_bits_address_reg[31]_i_12_n_2 ,\cam_a_0_bits_address_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_35_n_0 ,\cam_a_0_bits_address[31]_i_36_n_0 ,\cam_a_0_bits_address[31]_i_37_n_0 ,\cam_a_0_bits_address[31]_i_38_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_17 
       (.CI(\cam_a_0_bits_address_reg[31]_i_40_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_17_n_0 ,\cam_a_0_bits_address_reg[31]_i_17_n_1 ,\cam_a_0_bits_address_reg[31]_i_17_n_2 ,\cam_a_0_bits_address_reg[31]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_17_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_41_n_0 ,\cam_a_0_bits_address[31]_i_42_n_0 ,\cam_a_0_bits_address[31]_i_43_n_0 ,\cam_a_0_bits_address[31]_i_44_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_19 
       (.CI(\cam_a_0_bits_address_reg[31]_i_45_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_19_n_0 ,\cam_a_0_bits_address_reg[31]_i_19_n_1 ,\cam_a_0_bits_address_reg[31]_i_19_n_2 ,\cam_a_0_bits_address_reg[31]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_19_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_46_n_0 ,\cam_a_0_bits_address[31]_i_47_n_0 ,\cam_a_0_bits_address[31]_i_48_n_0 ,\cam_a_0_bits_address[31]_i_49_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_24 
       (.CI(\cam_a_0_bits_address_reg[31]_i_50_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_24_n_0 ,\cam_a_0_bits_address_reg[31]_i_24_n_1 ,\cam_a_0_bits_address_reg[31]_i_24_n_2 ,\cam_a_0_bits_address_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_24_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_51_n_0 ,\cam_a_0_bits_address[31]_i_52_n_0 ,\cam_a_0_bits_address[31]_i_53_n_0 ,\cam_a_0_bits_address[31]_i_54_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_26 
       (.CI(\cam_a_0_bits_address_reg[31]_i_55_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_26_n_0 ,\cam_a_0_bits_address_reg[31]_i_26_n_1 ,\cam_a_0_bits_address_reg[31]_i_26_n_2 ,\cam_a_0_bits_address_reg[31]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_26_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_56_n_0 ,\cam_a_0_bits_address[31]_i_57_n_0 ,\cam_a_0_bits_address[31]_i_58_n_0 ,\cam_a_0_bits_address[31]_i_59_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_29 
       (.CI(\cam_a_0_bits_address_reg[31]_i_60_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_29_n_0 ,\cam_a_0_bits_address_reg[31]_i_29_n_1 ,\cam_a_0_bits_address_reg[31]_i_29_n_2 ,\cam_a_0_bits_address_reg[31]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_29_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_61_n_0 ,\cam_a_0_bits_address[31]_i_62_n_0 ,\cam_a_0_bits_address[31]_i_63_n_0 ,\cam_a_0_bits_address[31]_i_64_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_34 
       (.CI(1'b0),
        .CO({\cam_a_0_bits_address_reg[31]_i_34_n_0 ,\cam_a_0_bits_address_reg[31]_i_34_n_1 ,\cam_a_0_bits_address_reg[31]_i_34_n_2 ,\cam_a_0_bits_address_reg[31]_i_34_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_34_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_65_n_0 ,\cam_a_0_bits_address[31]_i_66_n_0 ,\cam_a_0_bits_address[31]_i_67_n_0 ,\cam_a_0_bits_address[31]_i_68_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_4 
       (.CI(\cam_a_0_bits_address_reg[31]_i_10_n_0 ),
        .CO({\NLW_cam_a_0_bits_address_reg[31]_i_4_CO_UNCONNECTED [3:1],_exists_T_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cam_a_0_bits_address[31]_i_11_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_40 
       (.CI(\cam_a_0_bits_address_reg[31]_i_69_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_40_n_0 ,\cam_a_0_bits_address_reg[31]_i_40_n_1 ,\cam_a_0_bits_address_reg[31]_i_40_n_2 ,\cam_a_0_bits_address_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_70_n_0 ,\cam_a_0_bits_address[31]_i_71_n_0 ,\cam_a_0_bits_address[31]_i_72_n_0 ,\cam_a_0_bits_address[31]_i_73_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\cam_a_0_bits_address_reg[31]_i_45_n_0 ,\cam_a_0_bits_address_reg[31]_i_45_n_1 ,\cam_a_0_bits_address_reg[31]_i_45_n_2 ,\cam_a_0_bits_address_reg[31]_i_45_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_74_n_0 ,\cam_a_0_bits_address[31]_i_75_n_0 ,\cam_a_0_bits_address[31]_i_76_n_0 ,\cam_a_0_bits_address[31]_i_77_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_5 
       (.CI(\cam_a_0_bits_address_reg[31]_i_12_n_0 ),
        .CO({_exists_T_19,\cam_a_0_bits_address_reg[31]_i_5_n_1 ,\cam_a_0_bits_address_reg[31]_i_5_n_2 ,\cam_a_0_bits_address_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_13_n_0 ,\cam_a_0_bits_address[31]_i_14_n_0 ,\cam_a_0_bits_address[31]_i_15_n_0 ,\cam_a_0_bits_address[31]_i_16_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_50 
       (.CI(\cam_a_0_bits_address_reg[31]_i_78_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_50_n_0 ,\cam_a_0_bits_address_reg[31]_i_50_n_1 ,\cam_a_0_bits_address_reg[31]_i_50_n_2 ,\cam_a_0_bits_address_reg[31]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_50_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_79_n_0 ,\cam_a_0_bits_address[31]_i_80_n_0 ,\cam_a_0_bits_address[31]_i_81_n_0 ,\cam_a_0_bits_address[31]_i_82_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_55 
       (.CI(\cam_a_0_bits_address_reg[31]_i_83_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_55_n_0 ,\cam_a_0_bits_address_reg[31]_i_55_n_1 ,\cam_a_0_bits_address_reg[31]_i_55_n_2 ,\cam_a_0_bits_address_reg[31]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_55_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_84_n_0 ,\cam_a_0_bits_address[31]_i_85_n_0 ,\cam_a_0_bits_address[31]_i_86_n_0 ,\cam_a_0_bits_address[31]_i_87_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_6 
       (.CI(\cam_a_0_bits_address_reg[31]_i_17_n_0 ),
        .CO({\NLW_cam_a_0_bits_address_reg[31]_i_6_CO_UNCONNECTED [3:1],_exists_T_24}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cam_a_0_bits_address[31]_i_18_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_60 
       (.CI(1'b0),
        .CO({\cam_a_0_bits_address_reg[31]_i_60_n_0 ,\cam_a_0_bits_address_reg[31]_i_60_n_1 ,\cam_a_0_bits_address_reg[31]_i_60_n_2 ,\cam_a_0_bits_address_reg[31]_i_60_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_60_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_88_n_0 ,\cam_a_0_bits_address[31]_i_89_n_0 ,\cam_a_0_bits_address[31]_i_90_n_0 ,\cam_a_0_bits_address[31]_i_91_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_69 
       (.CI(1'b0),
        .CO({\cam_a_0_bits_address_reg[31]_i_69_n_0 ,\cam_a_0_bits_address_reg[31]_i_69_n_1 ,\cam_a_0_bits_address_reg[31]_i_69_n_2 ,\cam_a_0_bits_address_reg[31]_i_69_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_69_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_92_n_0 ,\cam_a_0_bits_address[31]_i_93_n_0 ,\cam_a_0_bits_address[31]_i_94_n_0 ,\cam_a_0_bits_address[31]_i_95_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_7 
       (.CI(\cam_a_0_bits_address_reg[31]_i_19_n_0 ),
        .CO({_exists_T_14,\cam_a_0_bits_address_reg[31]_i_7_n_1 ,\cam_a_0_bits_address_reg[31]_i_7_n_2 ,\cam_a_0_bits_address_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_7_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_20_n_0 ,\cam_a_0_bits_address[31]_i_21_n_0 ,\cam_a_0_bits_address[31]_i_22_n_0 ,\cam_a_0_bits_address[31]_i_23_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_78 
       (.CI(1'b0),
        .CO({\cam_a_0_bits_address_reg[31]_i_78_n_0 ,\cam_a_0_bits_address_reg[31]_i_78_n_1 ,\cam_a_0_bits_address_reg[31]_i_78_n_2 ,\cam_a_0_bits_address_reg[31]_i_78_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_78_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_96_n_0 ,\cam_a_0_bits_address[31]_i_97_n_0 ,\cam_a_0_bits_address[31]_i_98_n_0 ,\cam_a_0_bits_address[31]_i_99_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_8 
       (.CI(\cam_a_0_bits_address_reg[31]_i_24_n_0 ),
        .CO({\NLW_cam_a_0_bits_address_reg[31]_i_8_CO_UNCONNECTED [3:1],_exists_T_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cam_a_0_bits_address[31]_i_25_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_83 
       (.CI(\cam_a_0_bits_address_reg[31]_i_100_n_0 ),
        .CO({\cam_a_0_bits_address_reg[31]_i_83_n_0 ,\cam_a_0_bits_address_reg[31]_i_83_n_1 ,\cam_a_0_bits_address_reg[31]_i_83_n_2 ,\cam_a_0_bits_address_reg[31]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_83_O_UNCONNECTED [3:0]),
        .S({\cam_a_0_bits_address[31]_i_101_n_0 ,\cam_a_0_bits_address[31]_i_102_n_0 ,\cam_a_0_bits_address[31]_i_103_n_0 ,\cam_a_0_bits_address[31]_i_104_n_0 }));
  CARRY4 \cam_a_0_bits_address_reg[31]_i_9 
       (.CI(\cam_a_0_bits_address_reg[31]_i_26_n_0 ),
        .CO({\NLW_cam_a_0_bits_address_reg[31]_i_9_CO_UNCONNECTED [3:2],_exists_T_33,\cam_a_0_bits_address_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_address_reg[31]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cam_a_0_bits_address[31]_i_27_n_0 ,\cam_a_0_bits_address[31]_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \cam_a_0_bits_data[31]_i_2 
       (.I0(\saved_size_reg[0] ),
        .I1(\saved_size_reg[1] ),
        .I2(bypass_reg_rep_0),
        .I3(r_3[2]),
        .I4(divertprobes_reg),
        .I5(Q[11]),
        .O(\bundleOut_0_a_bits_data_rdata_0_reg[21] ));
  LUT6 #(
    .INIT(64'hF8F8FAFAF8F8FEFF)) 
    \cam_a_0_bits_mask[0]_i_2 
       (.I0(\saved_size_reg[1] ),
        .I1(\saved_size_reg[0] ),
        .I2(chiplink_auto_mbypass_out_a_bits_size),
        .I3(\cam_a_0_bits_mask_reg[6] ),
        .I4(\cam_a_0_bits_mask_reg[6]_1 ),
        .I5(\cam_a_0_bits_mask_reg[6]_0 ),
        .O(\cam_a_0_bits_mask[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8FAFAF8F8FFFE)) 
    \cam_a_0_bits_mask[1]_i_2 
       (.I0(\saved_size_reg[1] ),
        .I1(\saved_size_reg[0] ),
        .I2(chiplink_auto_mbypass_out_a_bits_size),
        .I3(\cam_a_0_bits_mask_reg[6] ),
        .I4(\cam_a_0_bits_mask_reg[6]_1 ),
        .I5(\cam_a_0_bits_mask_reg[6]_0 ),
        .O(\cam_a_0_bits_mask[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8FEFFFAFA)) 
    \cam_a_0_bits_mask[2]_i_2 
       (.I0(\saved_size_reg[1] ),
        .I1(\saved_size_reg[0] ),
        .I2(chiplink_auto_mbypass_out_a_bits_size),
        .I3(\cam_a_0_bits_mask_reg[6] ),
        .I4(\cam_a_0_bits_mask_reg[6]_0 ),
        .I5(\cam_a_0_bits_mask_reg[6]_1 ),
        .O(\cam_a_0_bits_mask[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8FFFEFAFA)) 
    \cam_a_0_bits_mask[3]_i_3 
       (.I0(\saved_size_reg[1] ),
        .I1(\saved_size_reg[0] ),
        .I2(chiplink_auto_mbypass_out_a_bits_size),
        .I3(\cam_a_0_bits_mask_reg[6] ),
        .I4(\cam_a_0_bits_mask_reg[6]_0 ),
        .I5(\cam_a_0_bits_mask_reg[6]_1 ),
        .O(\cam_a_0_bits_mask[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h50545055)) 
    \cam_a_0_bits_mask[4]_i_3 
       (.I0(\cam_a_0_bits_data_reg[34] ),
        .I1(mbypass_auto_in_1_a_bits_size[0]),
        .I2(\cam_a_0_bits_mask[7]_i_6_n_0 ),
        .I3(mbypass_auto_in_1_a_bits_address[1]),
        .I4(mbypass_auto_in_1_a_bits_address[0]),
        .O(\cam_a_0_bits_mask[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFFEEAEAA)) 
    \cam_a_0_bits_mask[5]_i_3 
       (.I0(chiplink_auto_mbypass_out_a_bits_size),
        .I1(\cam_a_0_bits_mask_reg[6]_1 ),
        .I2(\cam_a_0_bits_mask_reg[6]_0 ),
        .I3(\saved_size_reg[0] ),
        .I4(\saved_size_reg[1] ),
        .O(\widget_1/p_9_in ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h50555054)) 
    \cam_a_0_bits_mask[5]_i_4 
       (.I0(\cam_a_0_bits_data_reg[34] ),
        .I1(mbypass_auto_in_1_a_bits_size[0]),
        .I2(\cam_a_0_bits_mask[7]_i_6_n_0 ),
        .I3(mbypass_auto_in_1_a_bits_address[1]),
        .I4(mbypass_auto_in_1_a_bits_address[0]),
        .O(\cam_a_0_bits_mask[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h54505454)) 
    \cam_a_0_bits_mask[6]_i_3 
       (.I0(\cam_a_0_bits_data_reg[34] ),
        .I1(mbypass_auto_in_1_a_bits_address[1]),
        .I2(\cam_a_0_bits_mask[7]_i_6_n_0 ),
        .I3(mbypass_auto_in_1_a_bits_size[0]),
        .I4(mbypass_auto_in_1_a_bits_address[0]),
        .O(\cam_a_0_bits_mask[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cam_a_0_bits_mask[7]_i_1 
       (.I0(\cam_a_0_bits_source_reg[0] ),
        .I1(cam_a_0_fifoId),
        .O(\cam_a_0_bits_mask_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFFEEEAAA)) 
    \cam_a_0_bits_mask[7]_i_4 
       (.I0(chiplink_auto_mbypass_out_a_bits_size),
        .I1(\cam_a_0_bits_mask_reg[6]_1 ),
        .I2(\cam_a_0_bits_mask_reg[6]_0 ),
        .I3(\saved_size_reg[0] ),
        .I4(\saved_size_reg[1] ),
        .O(\widget_1/p_11_in ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h54545450)) 
    \cam_a_0_bits_mask[7]_i_5 
       (.I0(\cam_a_0_bits_data_reg[34] ),
        .I1(mbypass_auto_in_1_a_bits_address[1]),
        .I2(\cam_a_0_bits_mask[7]_i_6_n_0 ),
        .I3(mbypass_auto_in_1_a_bits_size[0]),
        .I4(mbypass_auto_in_1_a_bits_address[0]),
        .O(\cam_a_0_bits_mask[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \cam_a_0_bits_mask[7]_i_6 
       (.I0(\r_3_reg[1]_0 ),
        .I1(r_3[3]),
        .I2(divertprobes_reg),
        .I3(Q[12]),
        .I4(r_3[2]),
        .I5(Q[11]),
        .O(\cam_a_0_bits_mask[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44454440)) 
    \cam_a_0_bits_opcode[0]_i_1 
       (.I0(bypass_reg_rep_0),
        .I1(r_1[0]),
        .I2(a_first_reg_0),
        .I3(a_first_reg_1),
        .I4(Q[3]),
        .I5(\cam_a_0_bits_source_reg[0] ),
        .O(fixer_1_auto_in_a_bits_opcode));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \cam_a_0_bits_param[0]_i_1 
       (.I0(Q[6]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(\r_2_reg[1]_0 [0]),
        .I4(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_param[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \cam_a_0_bits_param[1]_i_1 
       (.I0(Q[7]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(\r_2_reg[1]_0 [1]),
        .I4(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_param[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \cam_a_0_bits_param[2]_i_1 
       (.I0(Q[8]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_2),
        .I4(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_param[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \cam_a_0_bits_size[0]_i_1 
       (.I0(saved_size[0]),
        .I1(full_reg_0),
        .I2(Q[9]),
        .I3(divertprobes_reg),
        .I4(r_3[0]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_size_reg[2] [0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \cam_a_0_bits_size[1]_i_1 
       (.I0(\saved_size_reg[1]_1 ),
        .I1(full_reg_0),
        .I2(Q[10]),
        .I3(divertprobes_reg),
        .I4(r_3[1]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_size_reg[2] [1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \cam_a_0_bits_size[2]_i_1 
       (.I0(saved_size[1]),
        .I1(full_reg_0),
        .I2(Q[11]),
        .I3(divertprobes_reg),
        .I4(r_3[2]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_size_reg[2] [2]));
  LUT6 #(
    .INIT(64'hBABBBBBABBBBBBBB)) 
    \cam_a_0_bits_source[0]_i_1 
       (.I0(full_reg_0),
        .I1(\cam_a_0_bits_source[0]_i_2_n_0 ),
        .I2(\hints/_helpPP_T_9 ),
        .I3(chiplink_auto_mbypass_out_a_bits_address[31]),
        .I4(chiplink_auto_mbypass_out_a_bits_address[30]),
        .I5(bypass_reg_rep_2),
        .O(\cam_a_0_bits_source_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCDDDCD)) 
    \cam_a_0_bits_source[0]_i_11 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(bypass_reg_rep_0),
        .I2(q_address0_r[31]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[31]),
        .I5(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(\cam_a_0_bits_source[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \cam_a_0_bits_source[0]_i_12 
       (.I0(q_address0_r[28]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(Q[28]),
        .I3(bypass_reg_rep_0),
        .I4(extract_io_i_bits_address_lo[29]),
        .I5(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(\cam_a_0_bits_source[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022200020)) 
    \cam_a_0_bits_source[0]_i_13 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(bypass_reg_rep_0),
        .I2(q_address0_r[31]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[31]),
        .I5(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(\cam_a_0_bits_source[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABBBFBB)) 
    \cam_a_0_bits_source[0]_i_14 
       (.I0(bypass_reg_rep_0),
        .I1(q_address0_r[29]),
        .I2(a_first_reg_1),
        .I3(a_first_reg_0),
        .I4(Q[29]),
        .I5(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(\cam_a_0_bits_source[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47FFFFFFFF)) 
    \cam_a_0_bits_source[0]_i_2 
       (.I0(r_1[0]),
        .I1(divertprobes_reg),
        .I2(Q[3]),
        .I3(mbypass_auto_in_1_a_bits_opcode[1]),
        .I4(bypass_reg_rep_0),
        .I5(\cam_a_0_bits_mask_reg[2] ),
        .O(\cam_a_0_bits_source[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \cam_a_0_bits_source[0]_i_4 
       (.I0(\cam_a_0_bits_address[31]_i_2_n_0 ),
        .I1(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .I2(Q[31]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(q_address0_r[31]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_address[31]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \cam_a_0_bits_source[0]_i_5 
       (.I0(\cam_a_0_bits_address[31]_i_2_n_0 ),
        .I1(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .I2(Q[30]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(q_address0_r[30]),
        .I5(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_address[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCDDDCD)) 
    \cam_a_0_bits_source[0]_i_7 
       (.I0(extract_io_i_bits_address_lo[30]),
        .I1(bypass_reg_rep_0),
        .I2(q_address0_r[31]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[31]),
        .I5(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(\cam_a_0_bits_source[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055450040)) 
    \cam_a_0_bits_source[0]_i_8 
       (.I0(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I1(Q[29]),
        .I2(a_first_reg_0),
        .I3(a_first_reg_1),
        .I4(q_address0_r[29]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_source[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \cam_a_0_bits_source[4]_i_1 
       (.I0(saved_source[1]),
        .I1(full_reg_0),
        .I2(r_4[0]),
        .I3(divertprobes_reg),
        .I4(Q[13]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_source[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \cam_a_0_bits_source[5]_i_1 
       (.I0(saved_source[2]),
        .I1(full_reg_0),
        .I2(Q[14]),
        .I3(divertprobes_reg),
        .I4(r_4[1]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_source[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \cam_a_0_bits_source[6]_i_1 
       (.I0(\cam_s_0_state_reg[0]_0 ),
        .I1(\cam_a_0_bits_mask_reg[2] ),
        .I2(\cam_a_0_bits_source_reg[0] ),
        .I3(mbypass_auto_in_1_a_bits_opcode[1]),
        .I4(bypass_reg_rep_0),
        .I5(p_0_in5_in),
        .O(cam_a_0_fifoId));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \cam_a_0_bits_source[6]_i_2 
       (.I0(saved_source[3]),
        .I1(full_reg_0),
        .I2(Q[15]),
        .I3(divertprobes_reg),
        .I4(r_4[2]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_source[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \cam_a_0_bits_source[6]_i_4 
       (.I0(Q[5]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_1[2]),
        .I4(bypass_reg_rep_0),
        .O(\cam_a_0_bits_mask_reg[2] ));
  CARRY4 \cam_a_0_bits_source_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\NLW_cam_a_0_bits_source_reg[0]_i_10_CO_UNCONNECTED [3:2],\cam_a_0_bits_source_reg[0]_0 ,\cam_a_0_bits_source_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_source_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cam_a_0_bits_source[0]_i_13_n_0 ,\cam_a_0_bits_source[0]_i_14_n_0 }));
  CARRY4 \cam_a_0_bits_source_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_cam_a_0_bits_source_reg[0]_i_3_CO_UNCONNECTED [3:2],\hints/_helpPP_T_9 ,\cam_a_0_bits_source_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_source_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cam_a_0_bits_source[0]_i_7_n_0 ,\cam_a_0_bits_source[0]_i_8_n_0 }));
  CARRY4 \cam_a_0_bits_source_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\NLW_cam_a_0_bits_source_reg[0]_i_9_CO_UNCONNECTED [3:2],\cam_a_0_bits_source_reg[0]_1 ,\cam_a_0_bits_source_reg[0]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cam_a_0_bits_source_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cam_a_0_bits_source[0]_i_11_n_0 ,\cam_a_0_bits_source[0]_i_12_n_0 }));
  LUT6 #(
    .INIT(64'h00005404FFFFFFFF)) 
    \cam_a_0_lut[2]_i_1 
       (.I0(\cam_a_0_bits_source_reg[0] ),
        .I1(Q[6]),
        .I2(divertprobes_reg),
        .I3(\r_2_reg[1]_0 [0]),
        .I4(bypass_reg_rep_0),
        .I5(fixer_1_auto_in_a_bits_param),
        .O(\cam_a_0_lut_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000044454440)) 
    \cam_a_0_lut[3]_i_2 
       (.I0(bypass_reg_rep_0),
        .I1(\r_2_reg[1]_0 [1]),
        .I2(a_first_reg_0),
        .I3(a_first_reg_1),
        .I4(Q[7]),
        .I5(\cam_a_0_bits_source_reg[0] ),
        .O(fixer_1_auto_in_a_bits_param));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM cams_0
       (.ADDRD(cams_0_io_key),
        .CO(\stalls_id_5_reg[1] ),
        .D(mbypass_auto_in_1_a_bits_opcode[2]),
        .Q({Q[15:13],Q[4]}),
        .SR(SR),
        ._GEN_4(_GEN_4),
        ._GEN_6(_GEN_6),
        .a_first(a_first),
        .a_first_reg(\cam_a_0_bits_source_reg[2] ),
        .a_first_reg_0(cams_2_n_10),
        .a_first_reg_1(cams_2_n_11),
        .a_first_reg_2(cams_2_n_18),
        .\bundleOut_0_a_bits_data_rdata_0_reg[0] (\bundleOut_0_a_bits_data_rdata_0_reg[0] ),
        .bundleOut_0_a_bits_data_rdata_written_once(bundleOut_0_a_bits_data_rdata_written_once),
        .bundleOut_0_a_bits_mask_rdata_written_once(bundleOut_0_a_bits_mask_rdata_written_once),
        .bypass_reg_rep(bypass_reg_rep_0),
        .bypass_reg_rep_0(cams_3_n_5),
        .bypass_reg_rep_1(cams_2_n_8),
        .bypass_reg_rep_10(cams_2_n_19),
        .bypass_reg_rep_11(cams_3_n_2),
        .bypass_reg_rep_12(cams_2_n_16),
        .bypass_reg_rep_13(cams_3_n_3),
        .bypass_reg_rep_14(cams_3_n_7),
        .bypass_reg_rep_15(cams_3_n_11),
        .bypass_reg_rep_16(cams_3_n_8),
        .bypass_reg_rep_17(cams_2_n_7),
        .bypass_reg_rep_18(bypass_reg_rep),
        .bypass_reg_rep_2(cams_2_n_6),
        .bypass_reg_rep_3(cams_3_n_0),
        .bypass_reg_rep_4(cams_2_n_12),
        .bypass_reg_rep_5(cams_2_n_3),
        .bypass_reg_rep_6(cams_3_n_4),
        .bypass_reg_rep_7(cams_3_n_6),
        .bypass_reg_rep_8(cams_2_n_5),
        .bypass_reg_rep_9(cams_2_n_9),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_0_io_alloc_ready(cams_0_io_alloc_ready),
        .cams_1_io_alloc_ready(cams_1_io_alloc_ready),
        .cams_1_io_key(cams_1_io_key[2]),
        .cams_2_io_key(cams_2_io_key[2]),
        .cams_3_io_alloc_ready(cams_3_io_alloc_ready),
        .cams_3_io_key(cams_3_io_key[2]),
        .\cdc_reg_reg[13] (repeat_sel_sel_sources_55_i_4_n_0),
        .\cdc_reg_reg[13]_0 (repeat_sel_sel_sources_23_i_2_n_0),
        .\cdc_reg_reg[13]_1 (repeat_sel_sel_sources_38_i_2_n_0),
        .\cdc_reg_reg[13]_2 (repeat_sel_sel_sources_60_i_3_n_0),
        .\cdc_reg_reg[13]_3 (D[0]),
        .\cdc_reg_reg[14] (repeat_sel_sel_sources_31_reg_1),
        .\cdc_reg_reg[15] (repeat_sel_sel_sources_31_reg),
        .\cdc_reg_reg[15]_0 (cams_2_n_17),
        .\cdc_reg_reg[3] (\cam_a_0_bits_data_reg[34] ),
        .chiplink_auto_mbypass_out_a_bits_source(chiplink_auto_mbypass_out_a_bits_source),
        .clk(clk),
        .count_reg(count_reg),
        .count_reg_0(count_reg_0),
        .\counter_reg[3] (p_11_in),
        .data_io_data_MPORT_data(data_io_data_MPORT_data),
        .divertprobes(divertprobes),
        .divertprobes_reg(divertprobes_reg),
        .divertprobes_reg_0(divertprobes_reg_0),
        .\elts_1_data_reg[16] (cams_0_n_78),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .\free_reg[0]_0 (\free_reg[0]_0 ),
        .\free_reg[2]_0 (\free_reg[2] ),
        .\free_reg[6]_0 (cams_4_n_7),
        .\free_reg[6]_1 (cams_5_n_6),
        .\free_reg[6]_2 (cams_2_n_1),
        .full_reg(full_reg),
        .full_reg_0(extract_n_5),
        .full_reg_1(full_reg_0),
        .full_reg_2(extract_n_1),
        .last(\widget_1/last ),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source[2]),
        .\q_address0_r_reg[2] (\cam_a_0_bits_mask_reg[6]_1 ),
        .\q_last_count_reg[4] (cams_0_n_82),
        .\r_1_reg[1] (r_1[1]),
        .\r_4_reg[0] (cams_4_n_1),
        .\r_4_reg[0]_0 (repeat_sel_sel_sources_39_reg),
        .\r_4_reg[1] (repeat_sel_sel_sources_15_i_2_n_0),
        .\r_4_reg[1]_0 (repeat_sel_sel_sources_58_i_2_n_0),
        .\r_4_reg[1]_1 (repeat_sel_sel_sources_51_i_2_n_0),
        .\r_4_reg[1]_2 (D[1]),
        .\r_4_reg[2] (r_4),
        .\r_4_reg[2]_0 (cams_3_n_18),
        .\r_4_reg[2]_1 (repeat_sel_sel_sources_43_i_2_n_0),
        .\r_4_reg[2]_2 (\free_reg[7]_0 ),
        .\ram_source_reg[2] (\ram_source_reg[2] ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_5 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[2]_5 (\ram_source_reg[2]_4 ),
        .\ram_source_reg[3] (\ram_source_reg[3] ),
        .repeat_sel_sel_sources_0(repeat_sel_sel_sources_0),
        .repeat_sel_sel_sources_0_reg(repeat_sel_sel_sources_0_reg),
        .repeat_sel_sel_sources_1(repeat_sel_sel_sources_1),
        .repeat_sel_sel_sources_10(repeat_sel_sel_sources_10),
        .repeat_sel_sel_sources_10_reg(repeat_sel_sel_sources_10_reg),
        .repeat_sel_sel_sources_11(repeat_sel_sel_sources_11),
        .repeat_sel_sel_sources_11_reg(repeat_sel_sel_sources_11_reg),
        .repeat_sel_sel_sources_12(repeat_sel_sel_sources_12),
        .repeat_sel_sel_sources_12_reg(repeat_sel_sel_sources_12_reg),
        .repeat_sel_sel_sources_13(repeat_sel_sel_sources_13),
        .repeat_sel_sel_sources_13_reg(repeat_sel_sel_sources_13_reg),
        .repeat_sel_sel_sources_14(repeat_sel_sel_sources_14),
        .repeat_sel_sel_sources_14__0(\widget_1/repeat_sel_sel_sources_14__0 ),
        .repeat_sel_sel_sources_14_reg(repeat_sel_sel_sources_14_reg),
        .repeat_sel_sel_sources_15(repeat_sel_sel_sources_15),
        .repeat_sel_sel_sources_15_reg(repeat_sel_sel_sources_15_reg),
        .repeat_sel_sel_sources_16(repeat_sel_sel_sources_16),
        .repeat_sel_sel_sources_16_reg(repeat_sel_sel_sources_16_reg),
        .repeat_sel_sel_sources_17(repeat_sel_sel_sources_17),
        .repeat_sel_sel_sources_17_reg(repeat_sel_sel_sources_17_reg),
        .repeat_sel_sel_sources_18(repeat_sel_sel_sources_18),
        .repeat_sel_sel_sources_18_reg(repeat_sel_sel_sources_18_reg),
        .repeat_sel_sel_sources_19(repeat_sel_sel_sources_19),
        .repeat_sel_sel_sources_19_reg(repeat_sel_sel_sources_19_reg),
        .repeat_sel_sel_sources_1__0(\widget_1/repeat_sel_sel_sources_1__0 ),
        .repeat_sel_sel_sources_1_reg(repeat_sel_sel_sources_1_reg),
        .repeat_sel_sel_sources_2(repeat_sel_sel_sources_2),
        .repeat_sel_sel_sources_20(repeat_sel_sel_sources_20),
        .repeat_sel_sel_sources_20_reg(repeat_sel_sel_sources_20_reg),
        .repeat_sel_sel_sources_21(repeat_sel_sel_sources_21),
        .repeat_sel_sel_sources_21_reg(repeat_sel_sel_sources_21_reg),
        .repeat_sel_sel_sources_22(repeat_sel_sel_sources_22),
        .repeat_sel_sel_sources_22_reg(repeat_sel_sel_sources_22_reg),
        .repeat_sel_sel_sources_23(repeat_sel_sel_sources_23),
        .repeat_sel_sel_sources_23_reg(repeat_sel_sel_sources_23_reg),
        .repeat_sel_sel_sources_24(repeat_sel_sel_sources_24),
        .repeat_sel_sel_sources_24_reg(repeat_sel_sel_sources_24_reg),
        .repeat_sel_sel_sources_25(repeat_sel_sel_sources_25),
        .repeat_sel_sel_sources_25_reg(repeat_sel_sel_sources_25_reg),
        .repeat_sel_sel_sources_26(repeat_sel_sel_sources_26),
        .repeat_sel_sel_sources_26_reg(repeat_sel_sel_sources_26_reg),
        .repeat_sel_sel_sources_27(repeat_sel_sel_sources_27),
        .repeat_sel_sel_sources_27_reg(repeat_sel_sel_sources_27_reg),
        .repeat_sel_sel_sources_28(repeat_sel_sel_sources_28),
        .repeat_sel_sel_sources_28_reg(repeat_sel_sel_sources_28_reg),
        .repeat_sel_sel_sources_29(repeat_sel_sel_sources_29),
        .repeat_sel_sel_sources_29_reg(repeat_sel_sel_sources_29_reg),
        .repeat_sel_sel_sources_2__0(\widget_1/repeat_sel_sel_sources_2__0 ),
        .repeat_sel_sel_sources_2_reg(repeat_sel_sel_sources_2_reg),
        .repeat_sel_sel_sources_3(repeat_sel_sel_sources_3),
        .repeat_sel_sel_sources_30(repeat_sel_sel_sources_30),
        .repeat_sel_sel_sources_30_reg(repeat_sel_sel_sources_30_reg),
        .repeat_sel_sel_sources_31(repeat_sel_sel_sources_31),
        .repeat_sel_sel_sources_31_reg(repeat_sel_sel_sources_31_reg_0),
        .repeat_sel_sel_sources_32(repeat_sel_sel_sources_32),
        .repeat_sel_sel_sources_32_reg(repeat_sel_sel_sources_32_reg),
        .repeat_sel_sel_sources_33(repeat_sel_sel_sources_33),
        .repeat_sel_sel_sources_33_reg(repeat_sel_sel_sources_33_reg),
        .repeat_sel_sel_sources_34(repeat_sel_sel_sources_34),
        .repeat_sel_sel_sources_34_reg(repeat_sel_sel_sources_34_reg),
        .repeat_sel_sel_sources_35(repeat_sel_sel_sources_35),
        .repeat_sel_sel_sources_35_reg(repeat_sel_sel_sources_35_reg),
        .repeat_sel_sel_sources_36(repeat_sel_sel_sources_36),
        .repeat_sel_sel_sources_36_reg(repeat_sel_sel_sources_36_reg),
        .repeat_sel_sel_sources_37(repeat_sel_sel_sources_37),
        .repeat_sel_sel_sources_37_reg(repeat_sel_sel_sources_37_reg),
        .repeat_sel_sel_sources_38(repeat_sel_sel_sources_38),
        .repeat_sel_sel_sources_38_reg(repeat_sel_sel_sources_38_reg),
        .repeat_sel_sel_sources_39(repeat_sel_sel_sources_39),
        .repeat_sel_sel_sources_39_reg(repeat_sel_sel_sources_39_reg_0),
        .repeat_sel_sel_sources_3_reg(cams_0_n_5),
        .repeat_sel_sel_sources_3_reg_0(repeat_sel_sel_sources_3_reg),
        .repeat_sel_sel_sources_4(repeat_sel_sel_sources_4),
        .repeat_sel_sel_sources_40(repeat_sel_sel_sources_40),
        .repeat_sel_sel_sources_40_reg(repeat_sel_sel_sources_40_reg),
        .repeat_sel_sel_sources_41(repeat_sel_sel_sources_41),
        .repeat_sel_sel_sources_41_reg(repeat_sel_sel_sources_41_reg),
        .repeat_sel_sel_sources_42(repeat_sel_sel_sources_42),
        .repeat_sel_sel_sources_42_reg(repeat_sel_sel_sources_42_reg),
        .repeat_sel_sel_sources_43(repeat_sel_sel_sources_43),
        .repeat_sel_sel_sources_43_reg(repeat_sel_sel_sources_43_reg),
        .repeat_sel_sel_sources_44(repeat_sel_sel_sources_44),
        .repeat_sel_sel_sources_44_reg(repeat_sel_sel_sources_44_reg),
        .repeat_sel_sel_sources_45(repeat_sel_sel_sources_45),
        .repeat_sel_sel_sources_45_reg(repeat_sel_sel_sources_45_reg),
        .repeat_sel_sel_sources_46(repeat_sel_sel_sources_46),
        .repeat_sel_sel_sources_46_reg(repeat_sel_sel_sources_46_reg),
        .repeat_sel_sel_sources_47(repeat_sel_sel_sources_47),
        .repeat_sel_sel_sources_47_reg(repeat_sel_sel_sources_47_reg),
        .repeat_sel_sel_sources_48(repeat_sel_sel_sources_48),
        .repeat_sel_sel_sources_48_reg(repeat_sel_sel_sources_48_reg),
        .repeat_sel_sel_sources_49(repeat_sel_sel_sources_49),
        .repeat_sel_sel_sources_49_reg(repeat_sel_sel_sources_49_reg),
        .repeat_sel_sel_sources_4__0(\widget_1/repeat_sel_sel_sources_4__0 ),
        .repeat_sel_sel_sources_4_reg(repeat_sel_sel_sources_4_reg),
        .repeat_sel_sel_sources_5(repeat_sel_sel_sources_5),
        .repeat_sel_sel_sources_50(repeat_sel_sel_sources_50),
        .repeat_sel_sel_sources_50_reg(repeat_sel_sel_sources_50_reg),
        .repeat_sel_sel_sources_51(repeat_sel_sel_sources_51),
        .repeat_sel_sel_sources_51_reg(repeat_sel_sel_sources_51_reg),
        .repeat_sel_sel_sources_52(repeat_sel_sel_sources_52),
        .repeat_sel_sel_sources_52_reg(repeat_sel_sel_sources_52_reg),
        .repeat_sel_sel_sources_53(repeat_sel_sel_sources_53),
        .repeat_sel_sel_sources_53_reg(repeat_sel_sel_sources_53_reg),
        .repeat_sel_sel_sources_54(repeat_sel_sel_sources_54),
        .repeat_sel_sel_sources_54_reg(repeat_sel_sel_sources_54_reg),
        .repeat_sel_sel_sources_55(repeat_sel_sel_sources_55),
        .repeat_sel_sel_sources_55_reg(repeat_sel_sel_sources_55_reg),
        .repeat_sel_sel_sources_56(repeat_sel_sel_sources_56),
        .repeat_sel_sel_sources_56_reg(repeat_sel_sel_sources_56_reg),
        .repeat_sel_sel_sources_57(repeat_sel_sel_sources_57),
        .repeat_sel_sel_sources_57_reg(repeat_sel_sel_sources_57_reg),
        .repeat_sel_sel_sources_58(repeat_sel_sel_sources_58),
        .repeat_sel_sel_sources_58_reg(repeat_sel_sel_sources_58_reg),
        .repeat_sel_sel_sources_59(repeat_sel_sel_sources_59),
        .repeat_sel_sel_sources_59_reg(repeat_sel_sel_sources_59_reg),
        .repeat_sel_sel_sources_59_reg_0(repeat_sel_sel_sources_59_reg_0),
        .repeat_sel_sel_sources_5_reg(repeat_sel_sel_sources_5_reg),
        .repeat_sel_sel_sources_6(repeat_sel_sel_sources_6),
        .repeat_sel_sel_sources_60(repeat_sel_sel_sources_60),
        .repeat_sel_sel_sources_60_reg(repeat_sel_sel_sources_60_reg),
        .repeat_sel_sel_sources_61(repeat_sel_sel_sources_61),
        .repeat_sel_sel_sources_61_reg(repeat_sel_sel_sources_61_reg),
        .repeat_sel_sel_sources_62(repeat_sel_sel_sources_62),
        .repeat_sel_sel_sources_62_reg(repeat_sel_sel_sources_62_reg),
        .repeat_sel_sel_sources_63(repeat_sel_sel_sources_63),
        .repeat_sel_sel_sources_63_reg(repeat_sel_sel_sources_63_reg),
        .repeat_sel_sel_sources_6_reg(repeat_sel_sel_sources_6_reg),
        .repeat_sel_sel_sources_7(repeat_sel_sel_sources_7),
        .repeat_sel_sel_sources_7_reg(repeat_sel_sel_sources_7_reg),
        .repeat_sel_sel_sources_8(repeat_sel_sel_sources_8),
        .repeat_sel_sel_sources_8_reg(repeat_sel_sel_sources_8_reg),
        .repeat_sel_sel_sources_9(repeat_sel_sel_sources_9),
        .repeat_sel_sel_sources_9__0(\widget_1/repeat_sel_sel_sources_9__0 ),
        .repeat_sel_sel_sources_9_reg(repeat_sel_sel_sources_9_reg),
        .resetn(resetn),
        .\saved_address_reg[31] (\stalls_id_5_reg[0] ),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2]_0 ),
        .\shift_reg[31] (cams_0_n_74),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[2:0]),
        .source_r(source_r[2]),
        .\source_r_reg[1] (cams_0_n_81),
        .\stall_counter_reg[1] (\stall_counter_reg[1] ),
        .\stalls_id_5_reg[0] (\stalls_id_5_reg[0]_2 ),
        .\stalls_id_6_reg[1] (\stalls_id_6_reg[1] ),
        .state(state),
        .\state_reg[0] (a_first_reg_0),
        .\state_reg[0]_0 (cams_7_n_1),
        .\state_reg[1] (a_first_reg_1),
        .\state_reg[2] (extract_n_52),
        .\state_reg[3] (\shift_reg[23] ),
        .sync_0_reg(sync_0_reg),
        .sync_0_reg_0(data_reg_0_7_0_5_i_20__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_50 cams_1
       (.Q(\free_reg[2]_0 ),
        .SR(SR),
        .a_first(a_first),
        .a_first_reg(\free_reg[7]_1 ),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_1_io_alloc_ready(cams_1_io_alloc_ready),
        .cams_1_io_key(cams_1_io_key),
        .\cdc_reg_reg[14] (Q[14:13]),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data),
        .\elts_1_data_reg[16] (cams_1_n_0),
        .\elts_1_data_reg[17] (cams_1_n_1),
        .\elts_1_data_reg[18] (cams_1_n_2),
        .\elts_1_data_reg[19] (cams_1_n_3),
        .\elts_1_data_reg[20] (cams_1_n_4),
        .\elts_1_data_reg[21] (cams_1_n_5),
        .\elts_1_data_reg[22] (cams_1_n_6),
        .\elts_1_data_reg[23] (cams_1_n_7),
        .\elts_1_data_reg[24] (cams_1_n_8),
        .\elts_1_data_reg[25] (cams_1_n_9),
        .\elts_1_data_reg[26] (cams_1_n_10),
        .\elts_1_data_reg[27] (cams_1_n_11),
        .\elts_1_data_reg[28] (cams_1_n_12),
        .\elts_1_data_reg[29] (cams_1_n_13),
        .\elts_1_data_reg[30] (cams_1_n_14),
        .\elts_1_data_reg[31] (cams_1_n_15),
        .\free_reg[0]_0 (\free_reg[0] ),
        .\free_reg[4]_0 (cams_1_n_21),
        .\free_reg[7]_0 (cams_1_n_19),
        .full_reg(cams_0_n_78),
        .full_reg_0(extract_n_1),
        .\r_4_reg[1] (r_4[1:0]),
        .\r_4_reg[2] (extract_n_4),
        .\r_4_reg[2]_0 (cams_3_n_18),
        .\ram_source_reg[2] (\ram_source_reg[2]_4 ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2] ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_5 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_5 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[3] (cams_3_n_21),
        .\ram_source_reg[3]_0 (cams_3_n_22),
        .\ram_source_reg[3]_1 (cams_3_n_23),
        .\ram_source_reg[3]_10 (cams_3_n_32),
        .\ram_source_reg[3]_11 (cams_3_n_33),
        .\ram_source_reg[3]_12 (cams_3_n_34),
        .\ram_source_reg[3]_13 (cams_3_n_35),
        .\ram_source_reg[3]_14 (cams_3_n_36),
        .\ram_source_reg[3]_2 (cams_3_n_24),
        .\ram_source_reg[3]_3 (cams_3_n_25),
        .\ram_source_reg[3]_4 (cams_3_n_26),
        .\ram_source_reg[3]_5 (cams_3_n_27),
        .\ram_source_reg[3]_6 (cams_3_n_28),
        .\ram_source_reg[3]_7 (cams_3_n_29),
        .\ram_source_reg[3]_8 (cams_3_n_30),
        .\ram_source_reg[3]_9 (cams_3_n_31),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[4:0]),
        .\state_reg[0] (cams_7_n_1),
        .\state_reg[0]_0 (a_first_reg_0),
        .\state_reg[1] (\state_reg[1]_2 ),
        .\state_reg[1]_0 (a_first_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_51 cams_2
       (.ADDRD(cams_3_io_key[1]),
        .Q(r_4),
        .SR(SR),
        .a_first(a_first),
        .a_first_reg(repeat_sel_sel_sources_59_reg),
        .bypass_reg_rep(bypass_reg_rep_0),
        .bypass_reg_rep_0(cams_3_n_5),
        .bypass_reg_rep_1(cams_0_n_5),
        .\cam_a_0_bits_source_reg[2] (\cam_a_0_bits_source_reg[2] ),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_1_io_key(cams_1_io_key[1]),
        .\cdc_reg_reg[13] (D[0]),
        .\cdc_reg_reg[15] (Q[15:13]),
        .chiplink_auto_mbypass_out_a_bits_source(chiplink_auto_mbypass_out_a_bits_source),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data_0),
        .\elts_1_data_reg[16] (cams_2_n_24),
        .\free_reg[1]_0 (\free_reg[1] ),
        .\free_reg[1]_1 (cams_2_n_1),
        .\free_reg[2]_0 (cams_0_n_81),
        .\free_reg[3]_0 (cams_2_n_2),
        .\free_reg[3]_1 (\free_reg[3]_1 ),
        .\free_reg[3]_2 (cams_7_n_2),
        .\free_reg[4]_0 ({cams_2_io_key[2],cams_2_io_key[0]}),
        .\free_reg[4]_1 (\free_reg[4]_0 ),
        .\free_reg[5]_0 (\free_reg[5] ),
        .full_reg(extract_n_1),
        .full_reg_0(extract_n_5),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source[1]),
        .\r_4_reg[0] (repeat_sel_sel_sources_39_reg),
        .\r_4_reg[1] (D[1]),
        .\r_4_reg[1]_0 (repeat_sel_sel_sources_15_i_2_n_0),
        .\r_4_reg[2] (cams_3_n_18),
        .\ram_source_reg[2] (\ram_source_reg[2]_3 ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2] ),
        .repeat_sel_sel_sources_10_reg(cams_2_n_7),
        .repeat_sel_sel_sources_13_reg(cams_2_n_6),
        .repeat_sel_sel_sources_14__0(\widget_1/repeat_sel_sel_sources_14__0 ),
        .repeat_sel_sel_sources_17_reg(cams_2_n_12),
        .repeat_sel_sel_sources_1__0(\widget_1/repeat_sel_sel_sources_1__0 ),
        .repeat_sel_sel_sources_25_reg(cams_2_n_3),
        .repeat_sel_sel_sources_33_reg(cams_2_n_5),
        .repeat_sel_sel_sources_38_reg(cams_2_n_18),
        .repeat_sel_sel_sources_3_reg(cams_2_n_10),
        .repeat_sel_sel_sources_41_reg(cams_2_n_9),
        .repeat_sel_sel_sources_46_reg(cams_2_n_16),
        .repeat_sel_sel_sources_4__0(\widget_1/repeat_sel_sel_sources_4__0 ),
        .repeat_sel_sel_sources_59_reg(cams_2_n_17),
        .repeat_sel_sel_sources_5_reg(cams_2_n_8),
        .repeat_sel_sel_sources_60_reg(cams_2_n_11),
        .repeat_sel_sel_sources_62_reg(cams_2_n_19),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[2:0]),
        .source_r(source_r[1]),
        .\state_reg[0] (cams_7_n_1),
        .\state_reg[0]_0 (a_first_reg_0),
        .\state_reg[0]_1 (divertprobes_reg),
        .\state_reg[1] (a_first_reg_1),
        .\state_reg[1]_0 (\state_reg[1]_1 ),
        .sync_0_reg(data_reg_0_7_0_5_i_20__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_52 cams_3
       (.ADDRD(cams_0_io_key),
        .Q(r_4),
        .SR(SR),
        .a_first(a_first),
        .a_first_reg(\cam_a_0_bits_source_reg[2] ),
        .a_first_reg_0(repeat_sel_sel_sources_59_reg),
        .a_first_reg_1(\free_reg[7] ),
        .bypass_reg_rep(bypass_reg_rep_0),
        .bypass_reg_rep_0(cams_0_n_5),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_1_io_key(cams_1_io_key[0]),
        .cams_3_io_alloc_ready(cams_3_io_alloc_ready),
        .\cdc_reg_reg[13] (D[0]),
        .\cdc_reg_reg[15] (Q[15:13]),
        .chiplink_auto_mbypass_out_a_bits_source(chiplink_auto_mbypass_out_a_bits_source),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data_0),
        .\elts_1_data_reg[16] (cams_3_n_21),
        .\elts_1_data_reg[17] (cams_3_n_22),
        .\elts_1_data_reg[18] (cams_3_n_23),
        .\elts_1_data_reg[19] (cams_3_n_24),
        .\elts_1_data_reg[20] (cams_3_n_25),
        .\elts_1_data_reg[21] (cams_3_n_26),
        .\elts_1_data_reg[22] (cams_3_n_27),
        .\elts_1_data_reg[23] (cams_3_n_28),
        .\elts_1_data_reg[24] (cams_3_n_29),
        .\elts_1_data_reg[25] (cams_3_n_30),
        .\elts_1_data_reg[26] (cams_3_n_31),
        .\elts_1_data_reg[27] (cams_3_n_32),
        .\elts_1_data_reg[28] (cams_3_n_33),
        .\elts_1_data_reg[29] (cams_3_n_34),
        .\elts_1_data_reg[30] (cams_3_n_35),
        .\elts_1_data_reg[31] (cams_3_n_36),
        .flight_100_reg(flight_100_reg),
        .flight_97_reg(flight_97_reg),
        .flight_98_reg(flight_98_reg),
        .flight_99_reg(flight_99_reg),
        .\free_reg[1]_0 (cams_2_io_key[0]),
        .\free_reg[1]_1 (cams_6_n_0),
        .\free_reg[3]_0 (\free_reg[3] ),
        .\free_reg[3]_1 (\free_reg[3]_0 ),
        .\free_reg[3]_2 (\free_reg[3]_2 ),
        .\free_reg[4]_0 (cams_3_n_18),
        .\free_reg[4]_1 (cams_3_io_key),
        .full_reg(\cam_a_0_bits_source_reg[0] ),
        .full_reg_0(full_reg_0),
        .full_reg_1(extract_n_5),
        .full_reg_2(cams_2_n_24),
        .full_reg_3(extract_n_1),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source[0]),
        .p_0_in(extract_n_2),
        .\r_4_reg[0] (cams_7_n_38),
        .\r_4_reg[1] (D[1]),
        .\r_4_reg[1]_0 (repeat_sel_sel_sources_15_i_2_n_0),
        .\ram_source_reg[2] (\ram_source_reg[2] ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_4 ),
        .repeat_sel_sel_sources_17_reg(cams_3_n_0),
        .repeat_sel_sel_sources_25_reg(cams_3_n_4),
        .repeat_sel_sel_sources_2__0(\widget_1/repeat_sel_sel_sources_2__0 ),
        .repeat_sel_sel_sources_30_reg(cams_3_n_8),
        .repeat_sel_sel_sources_33_reg(cams_3_n_6),
        .repeat_sel_sel_sources_40_reg(cams_3_n_11),
        .repeat_sel_sel_sources_44_reg(cams_3_n_7),
        .repeat_sel_sel_sources_46_reg(cams_3_n_3),
        .repeat_sel_sel_sources_54_reg(cams_3_n_5),
        .repeat_sel_sel_sources_62_reg(cams_3_n_2),
        .repeat_sel_sel_sources_9__0(\widget_1/repeat_sel_sel_sources_9__0 ),
        .saved_source(saved_source[0]),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[3:0]),
        .source_r(source_r[0]),
        .\state_reg[0] (a_first_reg_0),
        .\state_reg[0]_0 (divertprobes_reg),
        .\state_reg[1] (a_first_reg_1),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .sync_0_reg(data_reg_0_7_0_5_i_20__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_53 cams_4
       (.ADDRD(cams_4_io_key),
        .Q(Q[14:13]),
        .SR(SR),
        .a_first(a_first),
        .a_first_reg(extract_n_7),
        .a_first_reg_0(\free_reg[7]_5 ),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_4_io_alloc_ready(cams_4_io_alloc_ready),
        .cams_5_io_key(cams_5_io_key[2]),
        .cams_6_io_key(cams_6_io_key[2]),
        .cams_7_io_key(cams_7_io_key[2]),
        .\cdc_reg_reg[13] (D[0]),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data_1),
        .\elts_1_data_reg[16] (cams_4_n_3),
        .\free_reg[0]_0 (\free_reg[0]_4 ),
        .\free_reg[2]_0 (\free_reg[2]_4 ),
        .\free_reg[4]_0 (cams_4_n_1),
        .\free_reg[7]_0 (cams_4_n_4),
        .full_reg(extract_n_1),
        .\r_4_reg[1] (r_4[1:0]),
        .\r_4_reg[1]_0 (D[1]),
        .\r_4_reg[2] (cams_3_n_18),
        .\ram_source_reg[2] (\ram_source_reg[2]_4 ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2] ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_5 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_5 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[5] (\ram_source_reg[5] ),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[2:0]),
        .\source_r_reg[0] (cams_4_n_6),
        .\source_r_reg[2] (cams_4_n_7),
        .\state_reg[0] (divertprobes_reg),
        .\state_reg[0]_0 (cams_7_n_1),
        .\state_reg[0]_1 (a_first_reg_0),
        .\state_reg[1] (a_first_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_54 cams_5
       (.Q(\free_reg[2]_3 ),
        .SR(SR),
        .a_first(a_first),
        .a_first_reg(cams_4_n_3),
        .a_first_reg_0(\free_reg[7]_4 ),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_4_io_alloc_ready(cams_4_io_alloc_ready),
        .cams_6_io_alloc_ready(cams_6_io_alloc_ready),
        .cams_7_io_alloc_ready(cams_7_io_alloc_ready),
        .\cdc_reg_reg[13] (extract_n_8),
        .\cdc_reg_reg[13]_0 (D[0]),
        .\cdc_reg_reg[14] (cams_1_n_21),
        .\cdc_reg_reg[15] (Q[15]),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data_1),
        .\free_reg[0]_0 (\free_reg[0]_3 ),
        .\free_reg[4]_0 (cams_5_io_key),
        .\free_reg[6]_0 (cams_0_n_82),
        .\free_reg[7]_0 (cams_5_n_2),
        .full_reg(extract_n_1),
        .header(header),
        .\q_last_count_reg[4] (cams_5_n_5),
        .\q_last_count_reg[4]_0 (cams_5_n_6),
        .\r_4_reg[1] (D[1]),
        .\r_4_reg[2] (cams_3_n_18),
        .\r_4_reg[2]_0 (r_4[2]),
        .\ram_source_reg[2] (\ram_source_reg[2]_4 ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2] ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_5 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_5 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[3] (cams_7_n_6),
        .\ram_source_reg[3]_0 (cams_7_n_23),
        .\ram_source_reg[3]_1 (cams_7_n_24),
        .\ram_source_reg[3]_10 (cams_7_n_33),
        .\ram_source_reg[3]_11 (cams_7_n_34),
        .\ram_source_reg[3]_12 (cams_7_n_35),
        .\ram_source_reg[3]_13 (cams_7_n_36),
        .\ram_source_reg[3]_14 (cams_7_n_37),
        .\ram_source_reg[3]_15 (\ram_source_reg[3]_1 ),
        .\ram_source_reg[3]_2 (cams_7_n_25),
        .\ram_source_reg[3]_3 (cams_7_n_26),
        .\ram_source_reg[3]_4 (cams_7_n_27),
        .\ram_source_reg[3]_5 (cams_7_n_28),
        .\ram_source_reg[3]_6 (cams_7_n_29),
        .\ram_source_reg[3]_7 (cams_7_n_30),
        .\ram_source_reg[3]_8 (cams_7_n_31),
        .\ram_source_reg[3]_9 (cams_7_n_32),
        .\ram_source_reg[4] (cams_1_n_0),
        .\ram_source_reg[4]_0 (cams_1_n_1),
        .\ram_source_reg[4]_1 (cams_1_n_2),
        .\ram_source_reg[4]_10 (cams_1_n_11),
        .\ram_source_reg[4]_11 (cams_1_n_12),
        .\ram_source_reg[4]_12 (cams_1_n_13),
        .\ram_source_reg[4]_13 (cams_1_n_14),
        .\ram_source_reg[4]_14 (cams_1_n_15),
        .\ram_source_reg[4]_2 (cams_1_n_3),
        .\ram_source_reg[4]_3 (cams_1_n_4),
        .\ram_source_reg[4]_4 (cams_1_n_5),
        .\ram_source_reg[4]_5 (cams_1_n_6),
        .\ram_source_reg[4]_6 (cams_1_n_7),
        .\ram_source_reg[4]_7 (cams_1_n_8),
        .\ram_source_reg[4]_8 (cams_1_n_9),
        .\ram_source_reg[4]_9 (cams_1_n_10),
        .relack(relack),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits),
        .sinkD_io_c_clSource(sinkD_io_c_clSource),
        .\source_r_reg[0] (cams_5_n_4),
        .\state_reg[0] (cams_7_n_1),
        .\state_reg[0]_0 (divertprobes_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_55 cams_6
       (.ADDRD(cams_7_io_key[0]),
        .Q(\free_reg[2]_2 ),
        .SR(SR),
        .a_first_reg(\free_reg[7]_3 ),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_6_io_alloc_ready(cams_6_io_alloc_ready),
        .\cdc_reg_reg[13] (D[0]),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data_2),
        .\elts_1_data_reg[16] (cams_6_n_1),
        .\free_reg[0]_0 (\free_reg[0]_2 ),
        .\free_reg[3]_0 (cams_5_n_4),
        .\free_reg[3]_1 (cams_4_n_6),
        .\free_reg[4]_0 (cams_6_io_key),
        .full_reg(extract_n_1),
        .\r_4_reg[0] (cams_2_n_2),
        .\r_4_reg[1] (extract_n_6),
        .\r_4_reg[1]_0 (D[1]),
        .\r_4_reg[2] (cams_3_n_18),
        .\ram_source_reg[2] (\ram_source_reg[2] ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_5 ),
        .\ram_source_reg[2]_5 (\ram_source_reg[2]_4 ),
        .\ram_source_reg[4] (\ram_source_reg[4] ),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[2:0]),
        .\source_r_reg[0] (cams_6_n_0),
        .sync_0_reg(data_reg_0_7_0_5_i_20__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_56 cams_7
       (.ADDRD(cams_4_io_key),
        .CO(CO),
        .Q({Q[31:16],Q[14:13],Q[4]}),
        .SR(SR),
        .a_first_reg(extract_n_7),
        .a_first_reg_0(\free_reg[7]_2 ),
        .a_isSupported(a_isSupported),
        .bypass_reg_rep(bypass_reg_rep_0),
        .bypass_reg_rep_0(\stalls_id_5_reg[1] ),
        .cams_0_io_alloc_bits(cams_0_io_alloc_bits),
        .cams_7_io_alloc_ready(cams_7_io_alloc_ready),
        .\cdc_reg_reg[13] (D[0]),
        .\cdc_reg_reg[5] (\cam_a_0_bits_mask_reg[2] ),
        .clk(clk),
        .data_io_data_MPORT_data(data_io_data_MPORT_data_2),
        .\elts_1_data_reg[16] (cams_7_n_6),
        .\elts_1_data_reg[17] (cams_7_n_23),
        .\elts_1_data_reg[18] (cams_7_n_24),
        .\elts_1_data_reg[19] (cams_7_n_25),
        .\elts_1_data_reg[20] (cams_7_n_26),
        .\elts_1_data_reg[21] (cams_7_n_27),
        .\elts_1_data_reg[22] (cams_7_n_28),
        .\elts_1_data_reg[23] (cams_7_n_29),
        .\elts_1_data_reg[24] (cams_7_n_30),
        .\elts_1_data_reg[25] (cams_7_n_31),
        .\elts_1_data_reg[26] (cams_7_n_32),
        .\elts_1_data_reg[27] (cams_7_n_33),
        .\elts_1_data_reg[28] (cams_7_n_34),
        .\elts_1_data_reg[29] (cams_7_n_35),
        .\elts_1_data_reg[30] (cams_7_n_36),
        .\elts_1_data_reg[31] (cams_7_n_37),
        .extract_io_i_bits_address_lo(extract_io_i_bits_address_lo[30]),
        .\free_reg[0]_0 (\free_reg[0]_1 ),
        .\free_reg[2]_0 (\free_reg[2]_1 ),
        .\free_reg[4]_0 (cams_7_n_38),
        .\free_reg[4]_1 ({cams_7_io_key[2],cams_7_io_key[0]}),
        .\free_reg[6]_0 (cams_6_io_key[1]),
        .\free_reg[6]_1 (cams_5_io_key[1]),
        .\free_reg[6]_2 (cams_6_n_1),
        .\free_reg[7]_0 (cams_7_n_1),
        .full_reg(full_reg_0),
        .full_reg_0(extract_n_1),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .\q_last_count_reg[4] (cams_7_n_5),
        .\q_last_count_reg[4]_0 (extract_n_44),
        .\r_1_reg[1] (\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .\r_1_reg[1]_0 (r_1[1]),
        .\r_4_reg[1] (r_4[1:0]),
        .\r_4_reg[1]_0 (D[1]),
        .\r_4_reg[2] (cams_3_n_18),
        .\r_5_reg[15] (r_5),
        .\ram_source_reg[2] (\ram_source_reg[2] ),
        .\ram_source_reg[2]_0 (\ram_source_reg[2]_0 ),
        .\ram_source_reg[2]_1 (\ram_source_reg[2]_5 ),
        .\ram_source_reg[2]_2 (\ram_source_reg[2]_1 ),
        .\ram_source_reg[2]_3 (\ram_source_reg[2]_2 ),
        .\ram_source_reg[2]_4 (\ram_source_reg[2]_3 ),
        .\ram_source_reg[2]_5 (\ram_source_reg[2]_4 ),
        .\ram_source_reg[3] (\ram_source_reg[3]_0 ),
        .saved_address(saved_address[28]),
        .\saved_address_reg[28] (\cam_a_0_bits_address_reg[28] ),
        .\saved_address_reg[29] (\saved_address_reg[29] ),
        .\saved_address_reg[31] (\cam_a_0_bits_address_reg[31] ),
        .\saved_address_reg[31]_0 (\stalls_id_5_reg[0] ),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits[3:0]),
        .\source_r_reg[1] (cams_7_n_2),
        .source_valid_io_out(source_valid_io_out),
        .\stalls_id_5_reg[0] (\stalls_id_5_reg[0]_2 ),
        .\stalls_id_6_reg[1] (\stalls_id_6_reg[1] ),
        .\state_reg[0] (divertprobes_reg),
        .\state_reg[0]_0 (a_first_reg_0),
        .\state_reg[1] (a_first_reg_1),
        .sync_0_reg(data_reg_0_7_0_5_i_20__0_n_0),
        .valid_reg(valid_reg));
  LUT6 #(
    .INIT(64'h00000000FFFFE200)) 
    \counter[0]_i_2 
       (.I0(Q[9]),
        .I1(divertprobes_reg),
        .I2(r_3[0]),
        .I3(\saved_size_reg[1] ),
        .I4(chiplink_auto_mbypass_out_a_bits_size),
        .I5(\cam_a_0_bits_mask_reg[2] ),
        .O(\stall_counter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \counter[0]_i_3 
       (.I0(Q[11]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_3[2]),
        .I4(bypass_reg_rep_0),
        .O(chiplink_auto_mbypass_out_a_bits_size));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A808)) 
    \counter[2]_i_2 
       (.I0(\stall_counter_reg[3] ),
        .I1(Q[9]),
        .I2(divertprobes_reg),
        .I3(r_3[0]),
        .I4(bypass_reg_rep_0),
        .I5(\saved_size_reg[1] ),
        .O(\stall_counter_reg[2] ));
  LUT6 #(
    .INIT(64'h4540FFFFFFFF4540)) 
    \counter[3]_i_3 
       (.I0(bypass_reg_rep_0),
        .I1(r_1[2]),
        .I2(divertprobes_reg),
        .I3(Q[5]),
        .I4(count_reg_0),
        .I5(\bundleOut_0_a_bits_data_rdata_0_reg[21] ),
        .O(\widget_1/last ));
  LUT6 #(
    .INIT(64'h0000005044440050)) 
    \counter[3]_i_6 
       (.I0(bypass_reg_rep_0),
        .I1(r_3[2]),
        .I2(Q[11]),
        .I3(Q[5]),
        .I4(divertprobes_reg),
        .I5(r_1[2]),
        .O(\stall_counter_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF7777FFFFFFFF)) 
    data_reg_0_7_0_5_i_20__0
       (.I0(source_valid_io_out),
        .I1(valid_reg),
        .I2(a_first_reg_1),
        .I3(a_first_reg_0),
        .I4(extract_n_44),
        .I5(a_first),
        .O(data_reg_0_7_0_5_i_20__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ParitalExtractor extract
       (.E(\q_last_count_reg[4]_0 ),
        .Q(r_4),
        .a_first(a_first),
        .a_first_reg(extract_n_82),
        .a_first_reg_0(cams_5_n_5),
        .a_first_reg_1(cams_0_n_74),
        .\bundleOut_0_a_bits_mask_rdata_0_reg[3] (\bundleOut_0_a_bits_mask_rdata_0_reg[3] ),
        .bundleOut_0_a_bits_mask_rdata_written_once_reg(bundleOut_0_a_bits_mask_rdata_written_once_reg),
        .bypass_reg_rep(bypass_reg_rep),
        .bypass_reg_rep_0(bypass_reg_rep_0),
        .cams_0_io_alloc_ready(cams_0_io_alloc_ready),
        .cams_3_io_alloc_ready(cams_3_io_alloc_ready),
        .cams_6_io_alloc_ready(cams_6_io_alloc_ready),
        .cams_7_io_alloc_ready(cams_7_io_alloc_ready),
        .\cdc_reg_reg[0] (\cdc_reg_reg[0] ),
        .\cdc_reg_reg[10] (\cam_a_0_bits_mask[2]_i_2_n_0 ),
        .\cdc_reg_reg[10]_0 (\cam_a_0_bits_mask[3]_i_3_n_0 ),
        .\cdc_reg_reg[10]_1 (\cam_a_0_bits_mask[0]_i_2_n_0 ),
        .\cdc_reg_reg[10]_2 (\cam_a_0_bits_mask[1]_i_2_n_0 ),
        .\cdc_reg_reg[10]_3 (\cdc_reg_reg[10] ),
        .\cdc_reg_reg[11] (\cdc_reg_reg[11] ),
        .\cdc_reg_reg[12] (\cdc_reg_reg[12] ),
        .\cdc_reg_reg[13] (\cdc_reg_reg[13] ),
        .\cdc_reg_reg[14] (cams_1_n_21),
        .\cdc_reg_reg[14]_0 (\cdc_reg_reg[14] ),
        .\cdc_reg_reg[15] (\cdc_reg_reg[15] ),
        .\cdc_reg_reg[19] (\cdc_reg_reg[19] ),
        .\cdc_reg_reg[1] (\cdc_reg_reg[1] ),
        .\cdc_reg_reg[20] (\cdc_reg_reg[20] ),
        .\cdc_reg_reg[21] (\cdc_reg_reg[21] ),
        .\cdc_reg_reg[22] (\cdc_reg_reg[22] ),
        .\cdc_reg_reg[23] (\cdc_reg_reg[23] ),
        .\cdc_reg_reg[28] (\cdc_reg_reg[28] ),
        .\cdc_reg_reg[29] (\cdc_reg_reg[29] ),
        .\cdc_reg_reg[2] (\cdc_reg_reg[2] ),
        .\cdc_reg_reg[30] (\cdc_reg_reg[30] ),
        .\cdc_reg_reg[31] (Q),
        .\cdc_reg_reg[31]_0 (\cdc_reg_reg[31] ),
        .\cdc_reg_reg[3] (\cam_a_0_bits_data_reg[34] ),
        .\cdc_reg_reg[3]_0 (\cam_a_0_bits_mask[7]_i_5_n_0 ),
        .\cdc_reg_reg[3]_1 (\cam_a_0_bits_mask[6]_i_3_n_0 ),
        .\cdc_reg_reg[3]_2 (\cam_a_0_bits_mask[5]_i_4_n_0 ),
        .\cdc_reg_reg[3]_3 (\cam_a_0_bits_mask[4]_i_3_n_0 ),
        .\cdc_reg_reg[3]_4 (\cdc_reg_reg[3] ),
        .\cdc_reg_reg[4] (\cdc_reg_reg[4] ),
        .\cdc_reg_reg[4]_0 (\cdc_reg_reg[4]_0 ),
        .\cdc_reg_reg[5] (\cam_a_0_bits_mask_reg[2] ),
        .\cdc_reg_reg[5]_0 (\cdc_reg_reg[5] ),
        .\cdc_reg_reg[5]_1 (\cdc_reg_reg[5]_0 ),
        .\cdc_reg_reg[6] (\cdc_reg_reg[6] ),
        .\cdc_reg_reg[6]_0 (\cdc_reg_reg[6]_0 ),
        .\cdc_reg_reg[7] (\cdc_reg_reg[7] ),
        .\cdc_reg_reg[7]_0 (\cdc_reg_reg[7]_0 ),
        .\cdc_reg_reg[8] (\cdc_reg_reg[8] ),
        .\cdc_reg_reg[9] (\cdc_reg_reg[9] ),
        .chiplink_auto_mbypass_out_a_bits_data(chiplink_auto_mbypass_out_a_bits_data),
        .chiplink_auto_mbypass_out_a_bits_mask(chiplink_auto_mbypass_out_a_bits_mask),
        .clk(clk),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .\free_reg[3] (extract_n_6),
        .\free_reg[4] (extract_n_4),
        .\free_reg[4]_0 (extract_n_5),
        .\free_reg[4]_1 (extract_n_7),
        .\free_reg[4]_2 (extract_n_8),
        .\free_reg[4]_3 (\free_reg[4] ),
        .\free_reg[4]_4 (extract_n_52),
        .\free_reg[6] (cams_2_io_key[2]),
        .\free_reg[7] (\free_reg[7] ),
        .\free_reg[7]_0 (\free_reg[7]_0 ),
        .\free_reg[7]_1 (\free_reg[7]_1 ),
        .\free_reg[7]_2 (\free_reg[7]_2 ),
        .\free_reg[7]_3 (\free_reg[7]_3 ),
        .\free_reg[7]_4 (\free_reg[7]_4 ),
        .\free_reg[7]_5 (\free_reg[7]_5 ),
        .\free_reg[7]_6 (cams_1_n_19),
        .\free_reg[7]_7 (cams_5_n_2),
        .\free_reg[7]_8 (cams_4_n_4),
        .full_reg(full_reg_0),
        .hints_auto_in_a_bits_mask(hints_auto_in_a_bits_mask),
        .last(\widget_1/last ),
        .mbypass_auto_in_1_a_bits_data(mbypass_auto_in_1_a_bits_data),
        .p_0_in(extract_n_2),
        .p_11_in(\widget_1/p_11_in ),
        .p_9_in(\widget_1/p_9_in ),
        .\q_address0_r_reg[0] (\cam_a_0_bits_mask_reg[6] ),
        .\q_address0_r_reg[1] (\cam_a_0_bits_mask_reg[6]_0 ),
        .\q_address0_r_reg[2] (\cam_a_0_bits_mask_reg[6]_1 ),
        .\q_last_count_reg[4] (extract_n_1),
        .\q_last_count_reg[4]_0 ({q_last_count_reg__0,\q_last_count_reg[1]_0 }),
        .\r_1_reg[2] (r_1[2]),
        .\r_4_reg[0] (cams_7_n_38),
        .\r_4_reg[0]_0 (cams_2_n_2),
        .\r_4_reg[0]_1 (cams_4_n_1),
        .\r_4_reg[2] (cams_3_n_18),
        .resetn(resetn),
        .\saved_address_reg[0] (\saved_address_reg[0] ),
        .\shift_reg[23]_0 (\shift_reg[23] ),
        .\shift_reg[31]_0 (_wide_T[3]),
        .\shift_reg[31]_1 (_wide_T[1]),
        .\shift_reg[31]_2 (_wide_T[0]),
        .\shift_reg[31]_3 (_wide_T[2]),
        .source_valid_io_out(source_valid_io_out),
        .\stalls_id_6_reg[1] (cams_7_n_5),
        .state(state),
        .state_1_reg(state_1_reg),
        .\state_reg[0]_0 (extract_n_44),
        .\state_reg[0]_1 (extract_n_83),
        .\state_reg[0]_2 (a_first_reg_0),
        .\state_reg[0]_3 (divertprobes_reg),
        .\state_reg[0]_4 (cams_7_n_1),
        .\state_reg[1]_0 (extract_n_84),
        .\state_reg[1]_1 (\q_last_count[4]_i_5_n_0 ),
        .\state_reg[1]_2 (a_first_reg_1),
        .\state_reg[2]_0 (\state_reg[2] ),
        .\state_reg[2]_1 (\state_reg[2]_0 ),
        .\state_reg[2]_10 (\state_reg[2]_9 ),
        .\state_reg[2]_11 (\state_reg[2]_10 ),
        .\state_reg[2]_2 (\state_reg[2]_1 ),
        .\state_reg[2]_3 (\state_reg[2]_2 ),
        .\state_reg[2]_4 (\state_reg[2]_3 ),
        .\state_reg[2]_5 (\state_reg[2]_4 ),
        .\state_reg[2]_6 (\state_reg[2]_5 ),
        .\state_reg[2]_7 (\state_reg[2]_6 ),
        .\state_reg[2]_8 (\state_reg[2]_7 ),
        .\state_reg[2]_9 (\state_reg[2]_8 ),
        .\state_reg[3]_0 (\state_reg[3] ),
        .sync_0_reg(data_reg_0_7_0_5_i_20__0_n_0),
        .valid_reg(valid_reg));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[0]_INST_0_i_1 
       (.I0(saved_address[0]),
        .I1(full_reg_0),
        .I2(q_address0_r[0]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[0]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[10]_INST_0_i_1 
       (.I0(saved_address[9]),
        .I1(full_reg_0),
        .I2(q_address0_r[10]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[10]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[9]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[11]_INST_0_i_1 
       (.I0(saved_address[10]),
        .I1(full_reg_0),
        .I2(q_address0_r[11]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[11]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[10]));
  LUT5 #(
    .INIT(32'h8888BBB8)) 
    \io_axi4_0_araddr[12]_INST_0_i_1 
       (.I0(saved_address[11]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[12]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[11]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[13]_INST_0_i_1 
       (.I0(saved_address[12]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[13]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[12]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[14]_INST_0_i_1 
       (.I0(saved_address[13]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[14]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[13]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[15]_INST_0_i_1 
       (.I0(saved_address[14]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[15]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[14]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[16]_INST_0_i_1 
       (.I0(saved_address[15]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[16]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[15]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[17]_INST_0_i_1 
       (.I0(saved_address[16]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[17]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[16]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[18]_INST_0_i_1 
       (.I0(saved_address[17]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[18]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[17]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[19]_INST_0_i_1 
       (.I0(saved_address[18]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[19]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[18]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[1]_INST_0_i_1 
       (.I0(saved_address[1]),
        .I1(full_reg_0),
        .I2(q_address0_r[1]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[1]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[1]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[20]_INST_0_i_1 
       (.I0(saved_address[19]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[20]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[19]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[21]_INST_0_i_1 
       (.I0(saved_address[20]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[21]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[20]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[22]_INST_0_i_1 
       (.I0(saved_address[21]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[22]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[21]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[23]_INST_0_i_1 
       (.I0(saved_address[22]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[23]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[22]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[24]_INST_0_i_1 
       (.I0(saved_address[23]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[24]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[23]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[25]_INST_0_i_1 
       (.I0(saved_address[24]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[25]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[24]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[26]_INST_0_i_1 
       (.I0(saved_address[25]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[26]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[25]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[27]_INST_0_i_1 
       (.I0(saved_address[26]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[27]),
        .I4(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[26]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \io_axi4_0_araddr[28]_INST_0_i_1 
       (.I0(saved_address[27]),
        .I1(full_reg_0),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(extract_io_i_bits_address_lo[28]),
        .I4(bypass_reg_rep_0),
        .O(\cam_a_0_bits_address_reg[28] ));
  LUT3 #(
    .INIT(8'hF1)) 
    \io_axi4_0_araddr[28]_INST_0_i_2 
       (.I0(\saved_address[31]_i_3_n_0 ),
        .I1(acquireOk),
        .I2(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .O(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055450040)) 
    \io_axi4_0_araddr[29]_INST_0_i_4 
       (.I0(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I1(Q[29]),
        .I2(a_first_reg_0),
        .I3(a_first_reg_1),
        .I4(q_address0_r[29]),
        .I5(bypass_reg_rep_0),
        .O(\cam_a_0_bits_address_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \io_axi4_0_araddr[2]_INST_0_i_2 
       (.I0(q_address0_r[2]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[2]),
        .I4(bypass_reg_rep_0),
        .O(\cam_a_0_bits_mask_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[3]_INST_0_i_1 
       (.I0(saved_address[2]),
        .I1(full_reg_0),
        .I2(q_address0_r[3]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[3]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[4]_INST_0_i_1 
       (.I0(saved_address[3]),
        .I1(full_reg_0),
        .I2(q_address0_r[4]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[4]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[5]_INST_0_i_1 
       (.I0(saved_address[4]),
        .I1(full_reg_0),
        .I2(q_address0_r[5]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[5]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[6]_INST_0_i_1 
       (.I0(saved_address[5]),
        .I1(full_reg_0),
        .I2(q_address0_r[6]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[6]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[7]_INST_0_i_1 
       (.I0(saved_address[6]),
        .I1(full_reg_0),
        .I2(q_address0_r[7]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[7]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[8]_INST_0_i_1 
       (.I0(saved_address[7]),
        .I1(full_reg_0),
        .I2(q_address0_r[8]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[8]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[7]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \io_axi4_0_araddr[9]_INST_0_i_1 
       (.I0(saved_address[8]),
        .I1(full_reg_0),
        .I2(q_address0_r[9]),
        .I3(\q_address0_r[11]_i_1_n_0 ),
        .I4(Q[9]),
        .I5(bypass_reg_rep_0),
        .O(fixer_1_auto_in_a_bits_address[8]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \io_axi4_0_arid[0]_INST_0_i_10 
       (.I0(r_4[0]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[13]),
        .I4(bypass_reg_rep_0),
        .O(repeat_sel_sel_sources_39_reg));
  LUT6 #(
    .INIT(64'hFFBE0000FFFFFFFF)) 
    \io_axi4_0_arid[0]_INST_0_i_18 
       (.I0(bypass_reg_rep_1),
        .I1(\cam_a_0_bits_address_reg[31] ),
        .I2(\cam_a_0_bits_address_reg[30] ),
        .I3(\fixer_1/_a_id_T_9 ),
        .I4(\stalls_id_3_reg[1]_0 ),
        .I5(fixer_1_auto_in_a_bits_source[2]),
        .O(\saved_opcode_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0000000000002002)) 
    \io_axi4_0_arid[0]_INST_0_i_20 
       (.I0(\stalls_id_5_reg[1] ),
        .I1(\fixer_1/_a_id_T_9 ),
        .I2(\cam_a_0_bits_address_reg[30] ),
        .I3(\cam_a_0_bits_address_reg[31] ),
        .I4(\stalls_id_5_reg[0]_0 ),
        .I5(\stalls_id_5_reg[0]_1 ),
        .O(\saved_opcode_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h040F0404)) 
    \io_axi4_0_arid[0]_INST_0_i_23 
       (.I0(fixer_1_auto_in_a_bits_source[2]),
        .I1(flight_37_reg),
        .I2(fixer_1_auto_in_a_bits_source[0]),
        .I3(fixer_1_auto_in_a_bits_source[1]),
        .I4(flight_69_reg),
        .O(\saved_opcode_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \io_axi4_0_arid[0]_INST_0_i_5 
       (.I0(Q[15]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_4[2]),
        .I4(bypass_reg_rep_0),
        .O(repeat_sel_sel_sources_31_reg));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \io_axi4_0_arlen[3]_INST_0_i_4 
       (.I0(Q[10]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_3[1]),
        .I4(bypass_reg_rep_0),
        .O(\saved_size_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \io_axi4_0_arlen[3]_INST_0_i_5 
       (.I0(Q[9]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_3[0]),
        .I4(bypass_reg_rep_0),
        .O(\saved_size_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[0]_i_1 
       (.I0(Q[0]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[0]),
        .O(mbypass_auto_in_1_a_bits_address[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \q_address0_r[11]_i_1 
       (.I0(a_first_reg_0),
        .I1(a_first_reg_1),
        .O(\q_address0_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[12]_i_1 
       (.I0(Q[12]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[12]),
        .O(extract_io_i_bits_address_lo[12]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[13]_i_1 
       (.I0(Q[13]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[13]),
        .O(extract_io_i_bits_address_lo[13]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[14]_i_1 
       (.I0(Q[14]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[14]),
        .O(extract_io_i_bits_address_lo[14]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[15]_i_1 
       (.I0(Q[15]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[15]),
        .O(extract_io_i_bits_address_lo[15]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[16]_i_1 
       (.I0(Q[16]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[16]),
        .O(extract_io_i_bits_address_lo[16]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[17]_i_1 
       (.I0(Q[17]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[17]),
        .O(extract_io_i_bits_address_lo[17]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[18]_i_1 
       (.I0(Q[18]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[18]),
        .O(extract_io_i_bits_address_lo[18]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[19]_i_1 
       (.I0(Q[19]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[19]),
        .O(extract_io_i_bits_address_lo[19]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[1]_i_1 
       (.I0(Q[1]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[1]),
        .O(mbypass_auto_in_1_a_bits_address[1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[20]_i_1 
       (.I0(Q[20]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[20]),
        .O(extract_io_i_bits_address_lo[20]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[21]_i_1 
       (.I0(Q[21]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[21]),
        .O(extract_io_i_bits_address_lo[21]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[22]_i_1 
       (.I0(Q[22]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[22]),
        .O(extract_io_i_bits_address_lo[22]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[23]_i_1 
       (.I0(Q[23]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[23]),
        .O(extract_io_i_bits_address_lo[23]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[24]_i_1 
       (.I0(Q[24]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[24]),
        .O(extract_io_i_bits_address_lo[24]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[25]_i_1 
       (.I0(Q[25]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[25]),
        .O(extract_io_i_bits_address_lo[25]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[26]_i_1 
       (.I0(Q[26]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[26]),
        .O(extract_io_i_bits_address_lo[26]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[27]_i_1 
       (.I0(Q[27]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[27]),
        .O(extract_io_i_bits_address_lo[27]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[28]_i_1 
       (.I0(Q[28]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[28]),
        .O(extract_io_i_bits_address_lo[28]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[29]_i_1 
       (.I0(Q[29]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[29]),
        .O(extract_io_i_bits_address_lo[29]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[30]_i_1 
       (.I0(Q[30]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[30]),
        .O(extract_io_i_bits_address_lo[30]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address0_r[31]_i_1 
       (.I0(Q[31]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[31]),
        .O(extract_io_i_bits_address_lo[31]));
  FDRE \q_address0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_address[0]),
        .Q(q_address0_r[0]),
        .R(1'b0));
  FDRE \q_address0_r_reg[10] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[10]),
        .Q(q_address0_r[10]),
        .R(1'b0));
  FDRE \q_address0_r_reg[11] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[11]),
        .Q(q_address0_r[11]),
        .R(1'b0));
  FDRE \q_address0_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[12]),
        .Q(q_address0_r[12]),
        .R(1'b0));
  FDRE \q_address0_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[13]),
        .Q(q_address0_r[13]),
        .R(1'b0));
  FDRE \q_address0_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[14]),
        .Q(q_address0_r[14]),
        .R(1'b0));
  FDRE \q_address0_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[15]),
        .Q(q_address0_r[15]),
        .R(1'b0));
  FDRE \q_address0_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[16]),
        .Q(q_address0_r[16]),
        .R(1'b0));
  FDRE \q_address0_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[17]),
        .Q(q_address0_r[17]),
        .R(1'b0));
  FDRE \q_address0_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[18]),
        .Q(q_address0_r[18]),
        .R(1'b0));
  FDRE \q_address0_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[19]),
        .Q(q_address0_r[19]),
        .R(1'b0));
  FDRE \q_address0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_address[1]),
        .Q(q_address0_r[1]),
        .R(1'b0));
  FDRE \q_address0_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[20]),
        .Q(q_address0_r[20]),
        .R(1'b0));
  FDRE \q_address0_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[21]),
        .Q(q_address0_r[21]),
        .R(1'b0));
  FDRE \q_address0_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[22]),
        .Q(q_address0_r[22]),
        .R(1'b0));
  FDRE \q_address0_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[23]),
        .Q(q_address0_r[23]),
        .R(1'b0));
  FDRE \q_address0_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[24]),
        .Q(q_address0_r[24]),
        .R(1'b0));
  FDRE \q_address0_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[25]),
        .Q(q_address0_r[25]),
        .R(1'b0));
  FDRE \q_address0_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[26]),
        .Q(q_address0_r[26]),
        .R(1'b0));
  FDRE \q_address0_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[27]),
        .Q(q_address0_r[27]),
        .R(1'b0));
  FDRE \q_address0_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[28]),
        .Q(q_address0_r[28]),
        .R(1'b0));
  FDRE \q_address0_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[29]),
        .Q(q_address0_r[29]),
        .R(1'b0));
  FDRE \q_address0_r_reg[2] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[2]),
        .Q(q_address0_r[2]),
        .R(1'b0));
  FDRE \q_address0_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[30]),
        .Q(q_address0_r[30]),
        .R(1'b0));
  FDRE \q_address0_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[31]),
        .Q(q_address0_r[31]),
        .R(1'b0));
  FDRE \q_address0_r_reg[3] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[3]),
        .Q(q_address0_r[3]),
        .R(1'b0));
  FDRE \q_address0_r_reg[4] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[4]),
        .Q(q_address0_r[4]),
        .R(1'b0));
  FDRE \q_address0_r_reg[5] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[5]),
        .Q(q_address0_r[5]),
        .R(1'b0));
  FDRE \q_address0_r_reg[6] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[6]),
        .Q(q_address0_r[6]),
        .R(1'b0));
  FDRE \q_address0_r_reg[7] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[7]),
        .Q(q_address0_r[7]),
        .R(1'b0));
  FDRE \q_address0_r_reg[8] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[8]),
        .Q(q_address0_r[8]),
        .R(1'b0));
  FDRE \q_address0_r_reg[9] 
       (.C(clk),
        .CE(\q_address0_r[11]_i_1_n_0 ),
        .D(Q[9]),
        .Q(q_address0_r[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[0]_i_1 
       (.I0(Q[0]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[0]),
        .O(extract_io_i_bits_address_lo[32]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[10]_i_1 
       (.I0(Q[10]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[10]),
        .O(extract_io_i_bits_address_lo[42]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[11]_i_1 
       (.I0(Q[11]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[11]),
        .O(extract_io_i_bits_address_lo[43]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[12]_i_1 
       (.I0(Q[12]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[12]),
        .O(extract_io_i_bits_address_lo[44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[13]_i_1 
       (.I0(Q[13]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[13]),
        .O(extract_io_i_bits_address_lo[45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[14]_i_1 
       (.I0(Q[14]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[14]),
        .O(extract_io_i_bits_address_lo[46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[15]_i_1 
       (.I0(Q[15]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[15]),
        .O(extract_io_i_bits_address_lo[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[16]_i_1 
       (.I0(Q[16]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[16]),
        .O(extract_io_i_bits_address_lo[48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[17]_i_1 
       (.I0(Q[17]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[17]),
        .O(extract_io_i_bits_address_lo[49]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[18]_i_1 
       (.I0(Q[18]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[18]),
        .O(extract_io_i_bits_address_lo[50]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[19]_i_1 
       (.I0(Q[19]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[19]),
        .O(extract_io_i_bits_address_lo[51]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[1]_i_1 
       (.I0(Q[1]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[1]),
        .O(extract_io_i_bits_address_lo[33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[20]_i_1 
       (.I0(Q[20]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[20]),
        .O(extract_io_i_bits_address_lo[52]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[21]_i_1 
       (.I0(Q[21]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[21]),
        .O(extract_io_i_bits_address_lo[53]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[22]_i_1 
       (.I0(Q[22]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[22]),
        .O(extract_io_i_bits_address_lo[54]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[23]_i_1 
       (.I0(Q[23]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[23]),
        .O(extract_io_i_bits_address_lo[55]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[24]_i_1 
       (.I0(Q[24]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[24]),
        .O(extract_io_i_bits_address_lo[56]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[25]_i_1 
       (.I0(Q[25]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[25]),
        .O(extract_io_i_bits_address_lo[57]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[26]_i_1 
       (.I0(Q[26]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[26]),
        .O(extract_io_i_bits_address_lo[58]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[27]_i_1 
       (.I0(Q[27]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[27]),
        .O(extract_io_i_bits_address_lo[59]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[28]_i_1 
       (.I0(Q[28]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[28]),
        .O(extract_io_i_bits_address_lo[60]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[29]_i_1 
       (.I0(Q[29]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[29]),
        .O(extract_io_i_bits_address_lo[61]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[2]_i_1 
       (.I0(Q[2]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[2]),
        .O(extract_io_i_bits_address_lo[34]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[30]_i_1 
       (.I0(Q[30]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[30]),
        .O(extract_io_i_bits_address_lo[62]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[31]_i_1 
       (.I0(Q[31]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[31]),
        .O(extract_io_i_bits_address_lo[63]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[3]_i_1 
       (.I0(Q[3]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[3]),
        .O(extract_io_i_bits_address_lo[35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[4]_i_1 
       (.I0(Q[4]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[4]),
        .O(extract_io_i_bits_address_lo[36]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[5]_i_1 
       (.I0(Q[5]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[5]),
        .O(extract_io_i_bits_address_lo[37]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[6]_i_1 
       (.I0(Q[6]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[6]),
        .O(extract_io_i_bits_address_lo[38]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[7]_i_1 
       (.I0(Q[7]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[7]),
        .O(extract_io_i_bits_address_lo[39]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[8]_i_1 
       (.I0(Q[8]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[8]),
        .O(extract_io_i_bits_address_lo[40]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \q_address1_r[9]_i_1 
       (.I0(Q[9]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(q_address1_r[9]),
        .O(extract_io_i_bits_address_lo[41]));
  FDRE \q_address1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[32]),
        .Q(q_address1_r[0]),
        .R(1'b0));
  FDRE \q_address1_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[42]),
        .Q(q_address1_r[10]),
        .R(1'b0));
  FDRE \q_address1_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[43]),
        .Q(q_address1_r[11]),
        .R(1'b0));
  FDRE \q_address1_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[44]),
        .Q(q_address1_r[12]),
        .R(1'b0));
  FDRE \q_address1_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[45]),
        .Q(q_address1_r[13]),
        .R(1'b0));
  FDRE \q_address1_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[46]),
        .Q(q_address1_r[14]),
        .R(1'b0));
  FDRE \q_address1_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[47]),
        .Q(q_address1_r[15]),
        .R(1'b0));
  FDRE \q_address1_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[48]),
        .Q(q_address1_r[16]),
        .R(1'b0));
  FDRE \q_address1_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[49]),
        .Q(q_address1_r[17]),
        .R(1'b0));
  FDRE \q_address1_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[50]),
        .Q(q_address1_r[18]),
        .R(1'b0));
  FDRE \q_address1_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[51]),
        .Q(q_address1_r[19]),
        .R(1'b0));
  FDRE \q_address1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[33]),
        .Q(q_address1_r[1]),
        .R(1'b0));
  FDRE \q_address1_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[52]),
        .Q(q_address1_r[20]),
        .R(1'b0));
  FDRE \q_address1_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[53]),
        .Q(q_address1_r[21]),
        .R(1'b0));
  FDRE \q_address1_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[54]),
        .Q(q_address1_r[22]),
        .R(1'b0));
  FDRE \q_address1_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[55]),
        .Q(q_address1_r[23]),
        .R(1'b0));
  FDRE \q_address1_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[56]),
        .Q(q_address1_r[24]),
        .R(1'b0));
  FDRE \q_address1_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[57]),
        .Q(q_address1_r[25]),
        .R(1'b0));
  FDRE \q_address1_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[58]),
        .Q(q_address1_r[26]),
        .R(1'b0));
  FDRE \q_address1_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[59]),
        .Q(q_address1_r[27]),
        .R(1'b0));
  FDRE \q_address1_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[60]),
        .Q(q_address1_r[28]),
        .R(1'b0));
  FDRE \q_address1_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[61]),
        .Q(q_address1_r[29]),
        .R(1'b0));
  FDRE \q_address1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[34]),
        .Q(q_address1_r[2]),
        .R(1'b0));
  FDRE \q_address1_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[62]),
        .Q(q_address1_r[30]),
        .R(1'b0));
  FDRE \q_address1_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[63]),
        .Q(q_address1_r[31]),
        .R(1'b0));
  FDRE \q_address1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[35]),
        .Q(q_address1_r[3]),
        .R(1'b0));
  FDRE \q_address1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[36]),
        .Q(q_address1_r[4]),
        .R(1'b0));
  FDRE \q_address1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[37]),
        .Q(q_address1_r[5]),
        .R(1'b0));
  FDRE \q_address1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[38]),
        .Q(q_address1_r[6]),
        .R(1'b0));
  FDRE \q_address1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[39]),
        .Q(q_address1_r[7]),
        .R(1'b0));
  FDRE \q_address1_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[40]),
        .Q(q_address1_r[8]),
        .R(1'b0));
  FDRE \q_address1_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_io_i_bits_address_lo[41]),
        .Q(q_address1_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \q_last_count[0]_i_4 
       (.I0(q_last_count_reg__0[2]),
        .I1(\q_last_count_reg[1]_0 ),
        .I2(q_last_count_reg__0[1]),
        .I3(q_last_count_reg__0[4]),
        .I4(q_last_count_reg__0[3]),
        .O(\q_last_count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF00FF00FF00FF00E)) 
    \q_last_count[1]_i_1 
       (.I0(\cdc_reg_reg[10]_0 ),
        .I1(q_last_count_reg__0[2]),
        .I2(\q_last_count_reg[1]_0 ),
        .I3(q_last_count_reg__0[1]),
        .I4(q_last_count_reg__0[4]),
        .I5(q_last_count_reg__0[3]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hCCC3CCC3CCC3CCC2)) 
    \q_last_count[2]_i_1 
       (.I0(\cdc_reg_reg[12]_0 ),
        .I1(q_last_count_reg__0[2]),
        .I2(\q_last_count_reg[1]_0 ),
        .I3(q_last_count_reg__0[1]),
        .I4(q_last_count_reg__0[4]),
        .I5(q_last_count_reg__0[3]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h0F0FF020)) 
    \q_last_count[3]_i_1 
       (.I0(Q[9]),
        .I1(\cdc_reg_reg[5]_1 ),
        .I2(\q_last_count[4]_i_7_n_0 ),
        .I3(q_last_count_reg__0[4]),
        .I4(q_last_count_reg__0[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hFF000F40)) 
    \q_last_count[4]_i_2 
       (.I0(Q[5]),
        .I1(\cdc_reg_reg[11]_0 ),
        .I2(\q_last_count[4]_i_7_n_0 ),
        .I3(q_last_count_reg__0[4]),
        .I4(q_last_count_reg__0[3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q_last_count[4]_i_5 
       (.I0(a_first_reg_1),
        .I1(a_first_reg_0),
        .I2(extract_n_44),
        .O(\q_last_count[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \q_last_count[4]_i_7 
       (.I0(q_last_count_reg__0[1]),
        .I1(\q_last_count_reg[1]_0 ),
        .I2(q_last_count_reg__0[2]),
        .O(\q_last_count[4]_i_7_n_0 ));
  FDRE \q_last_count_reg[0] 
       (.C(clk),
        .CE(\q_last_count_reg[4]_0 ),
        .D(\q_last_count_reg[0]_1 ),
        .Q(\q_last_count_reg[1]_0 ),
        .R(SR));
  FDRE \q_last_count_reg[1] 
       (.C(clk),
        .CE(\q_last_count_reg[4]_0 ),
        .D(p_0_in[1]),
        .Q(q_last_count_reg__0[1]),
        .R(SR));
  FDRE \q_last_count_reg[2] 
       (.C(clk),
        .CE(\q_last_count_reg[4]_0 ),
        .D(p_0_in[2]),
        .Q(q_last_count_reg__0[2]),
        .R(SR));
  FDRE \q_last_count_reg[3] 
       (.C(clk),
        .CE(\q_last_count_reg[4]_0 ),
        .D(p_0_in[3]),
        .Q(q_last_count_reg__0[3]),
        .R(SR));
  FDRE \q_last_count_reg[4] 
       (.C(clk),
        .CE(\q_last_count_reg[4]_0 ),
        .D(p_0_in[4]),
        .Q(q_last_count_reg__0[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_1[0]_i_1 
       (.I0(r_1[0]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[3]),
        .O(mbypass_auto_in_1_a_bits_opcode[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_1[1]_i_1 
       (.I0(r_1[1]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[4]),
        .O(mbypass_auto_in_1_a_bits_opcode[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_1[2]_i_1 
       (.I0(r_1[2]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[5]),
        .O(mbypass_auto_in_1_a_bits_opcode[2]));
  FDRE \r_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_opcode[0]),
        .Q(r_1[0]),
        .R(1'b0));
  FDRE \r_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_opcode[1]),
        .Q(r_1[1]),
        .R(1'b0));
  FDRE \r_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_opcode[2]),
        .Q(r_1[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_2[0]_i_1 
       (.I0(\r_2_reg[1]_0 [0]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[6]),
        .O(mbypass_auto_in_1_a_bits_param[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_2[1]_i_1 
       (.I0(\r_2_reg[1]_0 [1]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[7]),
        .O(mbypass_auto_in_1_a_bits_param[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_2[2]_i_1 
       (.I0(r_2),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[8]),
        .O(mbypass_auto_in_1_a_bits_param[2]));
  FDRE \r_2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_param[0]),
        .Q(\r_2_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \r_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_param[1]),
        .Q(\r_2_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \r_2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_param[2]),
        .Q(r_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_3[0]_i_1 
       (.I0(r_3[0]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[9]),
        .O(mbypass_auto_in_1_a_bits_size[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_3[1]_i_1 
       (.I0(r_3[1]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[10]),
        .O(\r_3_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_3[2]_i_1 
       (.I0(r_3[2]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[11]),
        .O(mbypass_auto_in_1_a_bits_size[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_3[3]_i_1 
       (.I0(r_3[3]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[12]),
        .O(\r_3[3]_i_1_n_0 ));
  FDRE \r_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_size[0]),
        .Q(r_3[0]),
        .R(1'b0));
  FDRE \r_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_3_reg[1]_0 ),
        .Q(r_3[1]),
        .R(1'b0));
  FDRE \r_3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_size[2]),
        .Q(r_3[2]),
        .R(1'b0));
  FDRE \r_3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_3[3]_i_1_n_0 ),
        .Q(r_3[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_4[0]_i_1 
       (.I0(Q[13]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(r_4[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_4[1]_i_1 
       (.I0(r_4[1]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(Q[14]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_4[2]_i_1 
       (.I0(Q[15]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_4[2]),
        .O(D[2]));
  FDRE \r_4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(r_4[0]),
        .R(1'b0));
  FDRE \r_4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(r_4[1]),
        .R(1'b0));
  FDRE \r_4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(r_4[2]),
        .R(1'b0));
  FDRE \r_5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[0]),
        .Q(r_5[0]),
        .R(1'b0));
  FDRE \r_5_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[10]),
        .Q(r_5[10]),
        .R(1'b0));
  FDRE \r_5_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[11]),
        .Q(r_5[11]),
        .R(1'b0));
  FDRE \r_5_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[12]),
        .Q(r_5[12]),
        .R(1'b0));
  FDRE \r_5_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[13]),
        .Q(r_5[13]),
        .R(1'b0));
  FDRE \r_5_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[14]),
        .Q(r_5[14]),
        .R(1'b0));
  FDRE \r_5_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[15]),
        .Q(r_5[15]),
        .R(1'b0));
  FDRE \r_5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[1]),
        .Q(r_5[1]),
        .R(1'b0));
  FDRE \r_5_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[2]),
        .Q(r_5[2]),
        .R(1'b0));
  FDRE \r_5_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[3]),
        .Q(r_5[3]),
        .R(1'b0));
  FDRE \r_5_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[4]),
        .Q(r_5[4]),
        .R(1'b0));
  FDRE \r_5_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[5]),
        .Q(r_5[5]),
        .R(1'b0));
  FDRE \r_5_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[6]),
        .Q(r_5[6]),
        .R(1'b0));
  FDRE \r_5_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[7]),
        .Q(r_5[7]),
        .R(1'b0));
  FDRE \r_5_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[8]),
        .Q(r_5[8]),
        .R(1'b0));
  FDRE \r_5_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(cams_0_io_alloc_bits[9]),
        .Q(r_5[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \ram_addr[0]_i_2 
       (.I0(q_address0_r[0]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[0]),
        .I4(bypass_reg_rep_0),
        .O(\cam_a_0_bits_mask_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \ram_addr[1]_i_2 
       (.I0(q_address0_r[1]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[1]),
        .I4(bypass_reg_rep_0),
        .O(\cam_a_0_bits_mask_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0F0A0F0F0F0A0C0C)) 
    repeat_sel_sel_sources_15_i_2
       (.I0(r_4[1]),
        .I1(Q[14]),
        .I2(bypass_reg_rep_0),
        .I3(r_4[2]),
        .I4(divertprobes_reg),
        .I5(Q[15]),
        .O(repeat_sel_sel_sources_15_i_2_n_0));
  LUT6 #(
    .INIT(64'h0F0C0F0F0F0C0A0A)) 
    repeat_sel_sel_sources_23_i_2
       (.I0(Q[13]),
        .I1(r_4[0]),
        .I2(bypass_reg_rep_0),
        .I3(r_4[2]),
        .I4(divertprobes_reg),
        .I5(Q[15]),
        .O(repeat_sel_sel_sources_23_i_2_n_0));
  LUT6 #(
    .INIT(64'hFCFFFAFAFCFFFFFF)) 
    repeat_sel_sel_sources_38_i_2
       (.I0(Q[13]),
        .I1(r_4[0]),
        .I2(bypass_reg_rep_0),
        .I3(r_4[2]),
        .I4(divertprobes_reg),
        .I5(Q[15]),
        .O(repeat_sel_sel_sources_38_i_2_n_0));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    repeat_sel_sel_sources_43_i_2
       (.I0(r_4[2]),
        .I1(Q[15]),
        .I2(bypass_reg_rep_0),
        .I3(Q[13]),
        .I4(divertprobes_reg),
        .I5(r_4[0]),
        .O(repeat_sel_sel_sources_43_i_2_n_0));
  LUT6 #(
    .INIT(64'hF5FFF3F3F5FFFFFF)) 
    repeat_sel_sel_sources_51_i_2
       (.I0(r_4[1]),
        .I1(Q[14]),
        .I2(bypass_reg_rep_0),
        .I3(r_4[2]),
        .I4(divertprobes_reg),
        .I5(Q[15]),
        .O(repeat_sel_sel_sources_51_i_2_n_0));
  LUT6 #(
    .INIT(64'hFCFFFAFAFCFFFFFF)) 
    repeat_sel_sel_sources_55_i_4
       (.I0(Q[13]),
        .I1(r_4[0]),
        .I2(bypass_reg_rep_0),
        .I3(r_4[1]),
        .I4(divertprobes_reg),
        .I5(Q[14]),
        .O(repeat_sel_sel_sources_55_i_4_n_0));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    repeat_sel_sel_sources_58_i_2
       (.I0(r_4[1]),
        .I1(Q[14]),
        .I2(bypass_reg_rep_0),
        .I3(Q[13]),
        .I4(divertprobes_reg),
        .I5(r_4[0]),
        .O(repeat_sel_sel_sources_58_i_2_n_0));
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    repeat_sel_sel_sources_60_i_3
       (.I0(Q[13]),
        .I1(r_4[0]),
        .I2(bypass_reg_rep_0),
        .I3(r_4[2]),
        .I4(divertprobes_reg),
        .I5(Q[15]),
        .O(repeat_sel_sel_sources_60_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h0000FE02)) 
    repeat_sel_sel_sources_63_i_3
       (.I0(Q[14]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(r_4[1]),
        .I4(bypass_reg_rep_0),
        .O(repeat_sel_sel_sources_31_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[10]_i_1 
       (.I0(Q[10]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[10]),
        .O(mbypass_auto_in_1_a_bits_address[10]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[11]_i_1 
       (.I0(Q[11]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[11]),
        .O(mbypass_auto_in_1_a_bits_address[11]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFBA8A)) 
    \saved_address[12]_i_1 
       (.I0(q_address0_r[12]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[12]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[12]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[13]_i_1 
       (.I0(q_address0_r[13]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[13]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[13]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[14]_i_1 
       (.I0(q_address0_r[14]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[14]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[14]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[15]_i_1 
       (.I0(q_address0_r[15]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[15]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[15]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[16]_i_1 
       (.I0(q_address0_r[16]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[16]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[16]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[17]_i_1 
       (.I0(q_address0_r[17]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[17]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[17]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[18]_i_1 
       (.I0(q_address0_r[18]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[18]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[18]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[19]_i_1 
       (.I0(q_address0_r[19]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[19]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[19]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[20]_i_1 
       (.I0(q_address0_r[20]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[20]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[20]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[21]_i_1 
       (.I0(q_address0_r[21]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[21]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[21]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[22]_i_1 
       (.I0(q_address0_r[22]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[22]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[22]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[23]_i_1 
       (.I0(q_address0_r[23]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[23]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[23]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[24]_i_1 
       (.I0(q_address0_r[24]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[24]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[24]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[25]_i_1 
       (.I0(q_address0_r[25]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[25]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[25]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[26]_i_1 
       (.I0(q_address0_r[26]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[26]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[26]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[27]_i_1 
       (.I0(q_address0_r[27]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[27]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[27]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[28]_i_1 
       (.I0(q_address0_r[28]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[28]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[28]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \saved_address[29]_i_1 
       (.I0(q_address0_r[29]),
        .I1(a_first_reg_1),
        .I2(a_first_reg_0),
        .I3(Q[29]),
        .I4(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[29]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[2]_i_1 
       (.I0(Q[2]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[2]),
        .O(mbypass_auto_in_1_a_bits_address[2]));
  LUT6 #(
    .INIT(64'h00E200E200E20000)) 
    \saved_address[30]_i_1 
       (.I0(q_address0_r[30]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(Q[30]),
        .I3(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .I4(acquireOk),
        .I5(\saved_address[31]_i_3_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[30]));
  LUT6 #(
    .INIT(64'h00E200E200E20000)) 
    \saved_address[31]_i_1 
       (.I0(q_address0_r[31]),
        .I1(\q_address0_r[11]_i_1_n_0 ),
        .I2(Q[31]),
        .I3(\cam_a_0_bits_address[31]_i_3_n_0 ),
        .I4(acquireOk),
        .I5(\saved_address[31]_i_3_n_0 ),
        .O(mbypass_auto_in_1_a_bits_address[31]));
  LUT6 #(
    .INIT(64'h7770777F777F777F)) 
    \saved_address[31]_i_3 
       (.I0(r_1[1]),
        .I1(r_1[2]),
        .I2(a_first_reg_0),
        .I3(a_first_reg_1),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\saved_address[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    \saved_address[31]_i_4 
       (.I0(q_address0_r[30]),
        .I1(Q[30]),
        .I2(q_address0_r[31]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(Q[31]),
        .O(\saved_address[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    \saved_address[31]_i_5 
       (.I0(q_address0_r[29]),
        .I1(Q[29]),
        .I2(q_address0_r[28]),
        .I3(a_first_reg_1),
        .I4(a_first_reg_0),
        .I5(Q[28]),
        .O(\saved_address[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[3]_i_1 
       (.I0(Q[3]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[3]),
        .O(mbypass_auto_in_1_a_bits_address[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[4]_i_1 
       (.I0(Q[4]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[4]),
        .O(mbypass_auto_in_1_a_bits_address[4]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[5]_i_1 
       (.I0(Q[5]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[5]),
        .O(mbypass_auto_in_1_a_bits_address[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[6]_i_1 
       (.I0(Q[6]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[6]),
        .O(mbypass_auto_in_1_a_bits_address[6]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[7]_i_1 
       (.I0(Q[7]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[7]),
        .O(mbypass_auto_in_1_a_bits_address[7]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[8]_i_1 
       (.I0(Q[8]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[8]),
        .O(mbypass_auto_in_1_a_bits_address[8]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \saved_address[9]_i_1 
       (.I0(Q[9]),
        .I1(a_first_reg_0),
        .I2(a_first_reg_1),
        .I3(q_address0_r[9]),
        .O(mbypass_auto_in_1_a_bits_address[9]));
  CARRY4 \saved_address_reg[31]_i_2 
       (.CI(1'b0),
        .CO({\NLW_saved_address_reg[31]_i_2_CO_UNCONNECTED [3:2],acquireOk,\saved_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_saved_address_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\saved_address[31]_i_4_n_0 ,\saved_address[31]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hF0F0F0F000D00000)) 
    \saved_opcode[0]_i_1 
       (.I0(mbypass_auto_in_1_a_bits_opcode[1]),
        .I1(\cam_a_0_bits_mask_reg[2] ),
        .I2(muxStateEarly_1),
        .I3(bypass_reg_rep_0),
        .I4(mbypass_auto_in_1_a_bits_opcode[0]),
        .I5(\cam_a_0_bits_source_reg[0] ),
        .O(\saved_opcode_reg[1] [0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \saved_opcode[1]_i_1 
       (.I0(\cam_a_0_bits_mask_reg[2] ),
        .I1(muxStateEarly_1),
        .I2(bypass_reg_rep_0),
        .I3(mbypass_auto_in_1_a_bits_opcode[1]),
        .I4(\cam_a_0_bits_source_reg[0] ),
        .O(\saved_opcode_reg[1] [1]));
  LUT6 #(
    .INIT(64'h0000FFFF00004540)) 
    \saved_opcode[2]_i_4 
       (.I0(bypass_reg_rep_0),
        .I1(r_1[1]),
        .I2(divertprobes_reg),
        .I3(Q[4]),
        .I4(\cam_a_0_bits_source_reg[0] ),
        .I5(\cam_a_0_bits_mask_reg[2] ),
        .O(\saved_opcode_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000C000CAA)) 
    \shift[31]_i_3 
       (.I0(Q[3]),
        .I1(r_1[0]),
        .I2(r_1[1]),
        .I3(divertprobes_reg),
        .I4(Q[4]),
        .I5(mbypass_auto_in_1_a_bits_opcode[2]),
        .O(\cam_a_0_bits_data_reg[34] ));
  FDRE \source_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_source[0]),
        .Q(source_r[0]),
        .R(1'b0));
  FDRE \source_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_source[1]),
        .Q(source_r[1]),
        .R(1'b0));
  FDRE \source_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(mbypass_auto_in_1_a_bits_source[2]),
        .Q(source_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88F0220000000000)) 
    \stalls_id_3[1]_i_3 
       (.I0(\cam_s_0_state_reg[0]_1 ),
        .I1(\stalls_id_5_reg[1] ),
        .I2(\stalls_id_5_reg[1]_0 ),
        .I3(stalls_id_3[0]),
        .I4(stalls_id_3[1]),
        .I5(\saved_source_reg[4] ),
        .O(\stalls_id_3_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000FBFFFB)) 
    \stalls_id_6[0]_i_10 
       (.I0(bypass_reg_rep_0),
        .I1(extract_io_i_bits_address_lo[30]),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(full_reg_0),
        .I4(saved_address[28]),
        .I5(\cam_a_0_bits_address_reg[31] ),
        .O(\stalls_id_6[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \stalls_id_6[0]_i_2 
       (.I0(\stalls_id_5_reg[0]_1 ),
        .I1(\stalls_id_5_reg[0]_0 ),
        .I2(\cam_a_0_bits_address_reg[31] ),
        .I3(\cam_a_0_bits_address_reg[30] ),
        .I4(\fixer_1/_a_id_T_9 ),
        .O(\stalls_id_5_reg[0] ));
  LUT6 #(
    .INIT(64'hFF04000400000000)) 
    \stalls_id_6[0]_i_6 
       (.I0(bypass_reg_rep_0),
        .I1(extract_io_i_bits_address_lo[30]),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(full_reg_0),
        .I4(saved_address[28]),
        .I5(\cam_a_0_bits_address_reg[31] ),
        .O(\stalls_id_6[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FBFFFB)) 
    \stalls_id_6[0]_i_8 
       (.I0(bypass_reg_rep_0),
        .I1(extract_io_i_bits_address_lo[30]),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(full_reg_0),
        .I4(saved_address[28]),
        .I5(\cam_a_0_bits_address_reg[31] ),
        .O(\stalls_id_6[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \stalls_id_6[0]_i_9 
       (.I0(\cam_a_0_bits_address_reg[28] ),
        .I1(\saved_address_reg[29] ),
        .O(\stalls_id_6[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FBFFFB)) 
    \stalls_id_6[1]_i_4 
       (.I0(bypass_reg_rep_0),
        .I1(extract_io_i_bits_address_lo[30]),
        .I2(\io_axi4_0_araddr[28]_INST_0_i_2_n_0 ),
        .I3(full_reg_0),
        .I4(saved_address[28]),
        .I5(\cam_a_0_bits_address_reg[31] ),
        .O(\stalls_id_6[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \stalls_id_6[1]_i_5 
       (.I0(\cam_a_0_bits_address_reg[28] ),
        .I1(\saved_address_reg[29] ),
        .O(\stalls_id_6[1]_i_5_n_0 ));
  CARRY4 \stalls_id_6_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_stalls_id_6_reg[0]_i_3_CO_UNCONNECTED [3:2],\stalls_id_5_reg[0]_1 ,\stalls_id_6_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_stalls_id_6_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\stalls_id_6[0]_i_6_n_0 ,\saved_address_reg[29]_0 }));
  CARRY4 \stalls_id_6_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\NLW_stalls_id_6_reg[0]_i_4_CO_UNCONNECTED [3:2],\stalls_id_5_reg[0]_0 ,\stalls_id_6_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_stalls_id_6_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\stalls_id_6[0]_i_8_n_0 ,\stalls_id_6[0]_i_9_n_0 }));
  CARRY4 \stalls_id_6_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\NLW_stalls_id_6_reg[0]_i_5_CO_UNCONNECTED [3:2],\fixer_1/_a_id_T_9 ,\stalls_id_6_reg[0]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_stalls_id_6_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\stalls_id_6[0]_i_10_n_0 ,S}));
  CARRY4 \stalls_id_6_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\NLW_stalls_id_6_reg[1]_i_2_CO_UNCONNECTED [3:2],\stalls_id_5_reg[1] ,\stalls_id_6_reg[1]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_stalls_id_6_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\stalls_id_6[1]_i_4_n_0 ,\stalls_id_6[1]_i_5_n_0 }));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_n_83),
        .Q(a_first_reg_0),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_n_84),
        .Q(a_first_reg_1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceB
   (\state_reg[0]_0 ,
    \q_last_count_reg[2]_0 ,
    \q_last_count_reg[3]_0 ,
    \q_last_count_reg[0]_0 ,
    valid_reg,
    source_valid_io_out,
    sync_0_reg,
    Q,
    D,
    \cdc_reg_reg[5] ,
    \cdc_reg_reg[9] ,
    \cdc_reg_reg[12] ,
    \cdc_reg_reg[4] ,
    resetn,
    clk,
    SR);
  output \state_reg[0]_0 ;
  output [4:0]\q_last_count_reg[2]_0 ;
  output \q_last_count_reg[3]_0 ;
  output \q_last_count_reg[0]_0 ;
  input valid_reg;
  input source_valid_io_out;
  input sync_0_reg;
  input [4:0]Q;
  input [1:0]D;
  input \cdc_reg_reg[5] ;
  input \cdc_reg_reg[9] ;
  input \cdc_reg_reg[12] ;
  input \cdc_reg_reg[4] ;
  input resetn;
  input clk;
  input [0:0]SR;

  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \cdc_reg_reg[12] ;
  wire \cdc_reg_reg[4] ;
  wire \cdc_reg_reg[5] ;
  wire \cdc_reg_reg[9] ;
  wire clk;
  wire extract_n_0;
  wire extract_n_2;
  wire extract_n_3;
  wire [4:1]p_0_in;
  wire \q_last_count[1]_i_3_n_0 ;
  wire \q_last_count[1]_i_4_n_0 ;
  wire \q_last_count_reg[0]_0 ;
  wire [4:0]\q_last_count_reg[2]_0 ;
  wire \q_last_count_reg[3]_0 ;
  wire [2:0]r_1;
  wire \r_1[0]_i_1__0_n_0 ;
  wire \r_1[1]_i_1__0_n_0 ;
  wire \r_1[2]_i_1__0_n_0 ;
  wire resetn;
  wire source_valid_io_out;
  wire [1:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state_reg[0]_0 ;
  wire sync_0_reg;
  wire valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ParitalExtractor_1 extract
       (.E(extract_n_0),
        .Q(Q[2:0]),
        .clk(clk),
        .\q_last_count_reg[4] (\q_last_count_reg[2]_0 ),
        .\r_1_reg[0] (\state[3]_i_8_n_0 ),
        .\r_1_reg[2] (r_1),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .state(state),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\state_reg[0]_1 (\state[0]_i_5_n_0 ),
        .\state_reg[1]_0 (extract_n_2),
        .\state_reg[1]_1 (extract_n_3),
        .sync_0_reg(sync_0_reg),
        .valid_reg(valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q_last_count[0]_i_6 
       (.I0(\q_last_count_reg[2]_0 [4]),
        .I1(\q_last_count_reg[2]_0 [3]),
        .I2(\q_last_count_reg[2]_0 [2]),
        .I3(\q_last_count_reg[2]_0 [1]),
        .O(\q_last_count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAAFFAAFFFE)) 
    \q_last_count[1]_i_1__0 
       (.I0(\cdc_reg_reg[12] ),
        .I1(\q_last_count_reg[2]_0 [2]),
        .I2(Q[2]),
        .I3(\q_last_count[1]_i_3_n_0 ),
        .I4(\q_last_count_reg[2]_0 [1]),
        .I5(\q_last_count_reg[2]_0 [0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0E0F0F0F0E0E0E0E)) 
    \q_last_count[1]_i_3 
       (.I0(\q_last_count_reg[2]_0 [3]),
        .I1(\q_last_count_reg[2]_0 [4]),
        .I2(\q_last_count[1]_i_4_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\cdc_reg_reg[4] ),
        .O(\q_last_count[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q_last_count[1]_i_4 
       (.I0(\q_last_count_reg[2]_0 [0]),
        .I1(\q_last_count_reg[2]_0 [1]),
        .O(\q_last_count[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAAAFE)) 
    \q_last_count[2]_i_1__0 
       (.I0(\cdc_reg_reg[5] ),
        .I1(\q_last_count_reg[2]_0 [4]),
        .I2(\q_last_count_reg[2]_0 [3]),
        .I3(\q_last_count_reg[2]_0 [2]),
        .I4(\q_last_count_reg[2]_0 [0]),
        .I5(\q_last_count_reg[2]_0 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_last_count[3]_i_3 
       (.I0(\q_last_count_reg[2]_0 [2]),
        .I1(\q_last_count_reg[2]_0 [1]),
        .I2(\q_last_count_reg[2]_0 [0]),
        .O(\q_last_count_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCBCCCCCCC8)) 
    \q_last_count[4]_i_1 
       (.I0(\q_last_count_reg[2]_0 [0]),
        .I1(\q_last_count_reg[2]_0 [4]),
        .I2(\q_last_count_reg[2]_0 [3]),
        .I3(\q_last_count_reg[2]_0 [2]),
        .I4(\q_last_count_reg[2]_0 [1]),
        .I5(\cdc_reg_reg[9] ),
        .O(p_0_in[4]));
  FDRE \q_last_count_reg[0] 
       (.C(clk),
        .CE(extract_n_0),
        .D(D[0]),
        .Q(\q_last_count_reg[2]_0 [0]),
        .R(SR));
  FDRE \q_last_count_reg[1] 
       (.C(clk),
        .CE(extract_n_0),
        .D(p_0_in[1]),
        .Q(\q_last_count_reg[2]_0 [1]),
        .R(SR));
  FDRE \q_last_count_reg[2] 
       (.C(clk),
        .CE(extract_n_0),
        .D(p_0_in[2]),
        .Q(\q_last_count_reg[2]_0 [2]),
        .R(SR));
  FDRE \q_last_count_reg[3] 
       (.C(clk),
        .CE(extract_n_0),
        .D(D[1]),
        .Q(\q_last_count_reg[2]_0 [3]),
        .R(SR));
  FDRE \q_last_count_reg[4] 
       (.C(clk),
        .CE(extract_n_0),
        .D(p_0_in[4]),
        .Q(\q_last_count_reg[2]_0 [4]),
        .R(SR));
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_1[0]_i_1__0 
       (.I0(r_1[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(Q[0]),
        .O(\r_1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_1[1]_i_1__0 
       (.I0(r_1[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(Q[1]),
        .O(\r_1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_1[2]_i_1__0 
       (.I0(r_1[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(Q[2]),
        .O(\r_1[2]_i_1__0_n_0 ));
  FDRE \r_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_1[0]_i_1__0_n_0 ),
        .Q(r_1[0]),
        .R(1'b0));
  FDRE \r_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_1[1]_i_1__0_n_0 ),
        .Q(r_1[1]),
        .R(1'b0));
  FDRE \r_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_1[2]_i_1__0_n_0 ),
        .Q(r_1[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC50F)) 
    \state[0]_i_2 
       (.I0(r_1[2]),
        .I1(extract_n_2),
        .I2(state[0]),
        .I3(state[1]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \state[0]_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\state[3]_i_8_n_0 ),
        .O(\state[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h02020200)) 
    \state[3]_i_8 
       (.I0(r_1[0]),
        .I1(r_1[1]),
        .I2(r_1[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\state[3]_i_8_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(extract_n_0),
        .D(\state[0]_i_2_n_0 ),
        .Q(state[0]),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(extract_n_3),
        .Q(state[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceC
   (\state_reg[0]_0 ,
    p_0_in,
    count_1_reg,
    \free_reg[1] ,
    \counter_2_reg[0] ,
    \saved_size_reg[0] ,
    D,
    \counter_2_reg[2] ,
    mbypass_auto_in_1_c_bits_size,
    \flight_reg[3] ,
    \ram_param_reg[1] ,
    full_reg,
    repeat_count_1_reg,
    \ram_size_reg[2] ,
    auto_in_c_bits_opcode,
    \saved_opcode_reg[0] ,
    sinkD_io_c_clSource,
    mbypass_auto_in_1_c_valid,
    mbypass_auto_in_1_c_bits_source,
    mbypass_auto_in_1_c_bits_param,
    \saved_size_reg[2] ,
    \saved_param_reg[0] ,
    \saved_size_reg[1] ,
    clk,
    SR,
    bypass_reg_rep,
    valid_reg,
    source_valid_io_out,
    sync_0_reg,
    count_1,
    Q,
    divertprobes_reg,
    resetn,
    bypass_reg_rep_0,
    divertprobes,
    \counter_2_reg[3] ,
    \counter_2_reg[1] ,
    saved_param,
    full_1,
    repeat_count_1,
    hints_auto_in_c_valid,
    saved_size_3,
    saved_opcode,
    full_reg_0,
    \free_reg[1]_0 ,
    sinkD_io_a_tlSource_bits,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    q_last_beats_c,
    _q_last_beats_c_T_1);
  output \state_reg[0]_0 ;
  output p_0_in;
  output count_1_reg;
  output [1:0]\free_reg[1] ;
  output \counter_2_reg[0] ;
  output \saved_size_reg[0] ;
  output [0:0]D;
  output \counter_2_reg[2] ;
  output [0:0]mbypass_auto_in_1_c_bits_size;
  output \flight_reg[3] ;
  output [1:0]\ram_param_reg[1] ;
  output full_reg;
  output repeat_count_1_reg;
  output [2:0]\ram_size_reg[2] ;
  output [0:0]auto_in_c_bits_opcode;
  output \saved_opcode_reg[0] ;
  output [15:0]sinkD_io_c_clSource;
  output mbypass_auto_in_1_c_valid;
  output [2:0]mbypass_auto_in_1_c_bits_source;
  output [0:0]mbypass_auto_in_1_c_bits_param;
  output [0:0]\saved_size_reg[2] ;
  output \saved_param_reg[0] ;
  output \saved_size_reg[1] ;
  input clk;
  input [0:0]SR;
  input bypass_reg_rep;
  input valid_reg;
  input source_valid_io_out;
  input sync_0_reg;
  input count_1;
  input [23:0]Q;
  input divertprobes_reg;
  input resetn;
  input bypass_reg_rep_0;
  input divertprobes;
  input [1:0]\counter_2_reg[3] ;
  input \counter_2_reg[1] ;
  input [1:0]saved_param;
  input full_1;
  input repeat_count_1;
  input hints_auto_in_c_valid;
  input [2:0]saved_size_3;
  input [0:0]saved_opcode;
  input full_reg_0;
  input [1:0]\free_reg[1]_0 ;
  input [2:0]sinkD_io_a_tlSource_bits;
  input \state_reg[0]_1 ;
  input \state_reg[0]_2 ;
  input [2:0]q_last_beats_c;
  input [1:0]_q_last_beats_c_T_1;

  wire [0:0]D;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [2:0]_GEN_15;
  wire [1:0]_q_last_beats_c_T_1;
  wire [0:0]auto_in_c_bits_opcode;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire c_first;
  wire [15:0]cam_io_alloc_bits;
  wire cam_n_22;
  wire cam_n_23;
  wire cam_n_24;
  wire cam_n_25;
  wire cam_n_26;
  wire cam_n_4;
  wire cam_n_5;
  wire cam_n_50;
  wire [0:0]chiplink_auto_mbypass_out_c_bits_opcode;
  wire [2:0]chiplink_auto_mbypass_out_c_bits_size;
  wire clk;
  wire count_1;
  wire count_1_i_4_n_0;
  wire count_1_reg;
  wire \counter_2[0]_i_3_n_0 ;
  wire \counter_2_reg[0] ;
  wire \counter_2_reg[1] ;
  wire \counter_2_reg[2] ;
  wire [1:0]\counter_2_reg[3] ;
  wire divertprobes;
  wire divertprobes_reg;
  wire \flight_reg[3] ;
  wire [1:0]\free_reg[1] ;
  wire [1:0]\free_reg[1]_0 ;
  wire full_1;
  wire full_reg;
  wire full_reg_0;
  wire hints_auto_in_c_valid;
  wire [0:0]mbypass_auto_in_1_c_bits_param;
  wire [0:0]mbypass_auto_in_1_c_bits_size;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire mbypass_auto_in_1_c_valid;
  wire p_0_in;
  wire [2:0]q_last_beats_c;
  wire \q_last_count[2]_i_2__1_n_0 ;
  wire \q_last_count[3]_i_2__1_n_0 ;
  wire \q_last_count[4]_i_2__1_n_0 ;
  wire [4:0]q_last_count_reg;
  wire q_last_first;
  wire q_release;
  wire [2:0]r_1;
  wire \r_1[2]_i_1__1_n_0 ;
  wire [1:0]r_2;
  wire [2:0]r_3;
  wire [15:0]r_5;
  wire [1:0]\ram_param_reg[1] ;
  wire [2:0]\ram_size_reg[2] ;
  wire repeat_count_1;
  wire repeat_count_1_reg;
  wire resetn;
  wire [0:0]saved_opcode;
  wire \saved_opcode_reg[0] ;
  wire [1:0]saved_param;
  wire \saved_param_reg[0] ;
  wire [2:0]saved_size_3;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire [0:0]\saved_size_reg[2] ;
  wire [2:0]sinkD_io_a_tlSource_bits;
  wire [15:0]sinkD_io_c_clSource;
  wire [2:0]source_r;
  wire source_valid_io_out;
  wire [1:0]state;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire sync_0_reg;
  wire valid_reg;

  FDRE c_first_reg
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_50),
        .Q(c_first),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_8 cam
       (.D(_GEN_15),
        .Q(\free_reg[1] ),
        .SR(SR),
        ._q_last_beats_c_T_1(_q_last_beats_c_T_1),
        .bypass_reg_rep(bypass_reg_rep),
        .c_first(c_first),
        .c_first_reg(cam_n_50),
        .\cdc_reg_reg[31] (Q[23:8]),
        .clk(clk),
        .\free_reg[1]_0 (\free_reg[1]_0 ),
        .io_alloc_bits(cam_io_alloc_bits),
        .mbypass_auto_in_1_c_bits_source(mbypass_auto_in_1_c_bits_source),
        .mbypass_auto_in_1_c_valid(mbypass_auto_in_1_c_valid),
        .p_0_in(p_0_in),
        .q_last_beats_c(q_last_beats_c),
        .q_last_count_reg(q_last_count_reg),
        .\q_last_count_reg[0]_0 (\q_last_count[2]_i_2__1_n_0 ),
        .\q_last_count_reg[1]_0 (\q_last_count[3]_i_2__1_n_0 ),
        .\q_last_count_reg[2]_0 (\q_last_count[4]_i_2__1_n_0 ),
        .\q_last_count_reg_0__s_port_] (cam_n_26),
        .\q_last_count_reg_1__s_port_] (cam_n_25),
        .\q_last_count_reg_2__s_port_] (cam_n_24),
        .\q_last_count_reg_3__s_port_] (cam_n_23),
        .\q_last_count_reg_4__s_port_] (cam_n_22),
        .q_last_first(q_last_first),
        .q_release(q_release),
        .r_1(r_1[0]),
        .\r_5_reg[15] (r_5),
        .resetn(resetn),
        .sinkD_io_a_tlSource_bits(sinkD_io_a_tlSource_bits),
        .sinkD_io_c_clSource(sinkD_io_c_clSource),
        .\source_r_reg[2] (source_r),
        .source_valid_io_out(source_valid_io_out),
        .state(state),
        .\state_reg[0] (\state_reg[0]_0 ),
        .\state_reg[0]_0 (cam_n_5),
        .\state_reg[0]_1 (\state_reg[0]_1 ),
        .\state_reg[0]_2 (\state_reg[0]_2 ),
        .\state_reg[1] (cam_n_4),
        .sync_0_reg(sync_0_reg),
        .valid_reg(valid_reg));
  LUT4 #(
    .INIT(16'hA6FF)) 
    count_1_i_3
       (.I0(count_1),
        .I1(count_1_i_4_n_0),
        .I2(chiplink_auto_mbypass_out_c_bits_size[2]),
        .I3(chiplink_auto_mbypass_out_c_bits_opcode),
        .O(count_1_reg));
  LUT6 #(
    .INIT(64'hF5FFF3F3F5FFFFFF)) 
    count_1_i_4
       (.I0(Q[6]),
        .I1(r_3[1]),
        .I2(divertprobes_reg),
        .I3(Q[5]),
        .I4(\r_1[2]_i_1__1_n_0 ),
        .I5(r_3[0]),
        .O(count_1_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000000000ABA8)) 
    count_1_i_5
       (.I0(r_3[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(Q[7]),
        .I4(bypass_reg_rep_0),
        .I5(divertprobes),
        .O(chiplink_auto_mbypass_out_c_bits_size[2]));
  LUT6 #(
    .INIT(64'hB8FFB8B800000000)) 
    \counter_2[0]_i_2 
       (.I0(Q[7]),
        .I1(\r_1[2]_i_1__1_n_0 ),
        .I2(r_3[2]),
        .I3(\counter_2[0]_i_3_n_0 ),
        .I4(\saved_size_reg[0] ),
        .I5(chiplink_auto_mbypass_out_c_bits_opcode),
        .O(\counter_2_reg[0] ));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEFEFFF)) 
    \counter_2[0]_i_3 
       (.I0(bypass_reg_rep_0),
        .I1(divertprobes),
        .I2(r_3[1]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(Q[6]),
        .O(\counter_2[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000ABA8)) 
    \counter_2[0]_i_4 
       (.I0(r_1[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(Q[0]),
        .I4(bypass_reg_rep_0),
        .I5(divertprobes),
        .O(chiplink_auto_mbypass_out_c_bits_opcode));
  LUT6 #(
    .INIT(64'hFFFF00000000FFA8)) 
    \counter_2[2]_i_1 
       (.I0(\counter_2_reg[2] ),
        .I1(mbypass_auto_in_1_c_bits_size),
        .I2(\saved_size_reg[0] ),
        .I3(\counter_2_reg[3] [1]),
        .I4(\counter_2_reg[3] [0]),
        .I5(\counter_2_reg[1] ),
        .O(D));
  LUT4 #(
    .INIT(16'hFE02)) 
    \counter_2[3]_i_4 
       (.I0(Q[6]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(r_3[1]),
        .O(mbypass_auto_in_1_c_bits_size));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \counter_2[3]_i_5 
       (.I0(r_3[2]),
        .I1(Q[7]),
        .I2(divertprobes_reg),
        .I3(Q[0]),
        .I4(\r_1[2]_i_1__1_n_0 ),
        .I5(r_1[0]),
        .O(\counter_2_reg[2] ));
  LUT6 #(
    .INIT(64'hFFF8000800080008)) 
    data_reg_0_7_0_5_i_15__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(r_1[1]),
        .I5(r_1[2]),
        .O(q_release));
  LUT6 #(
    .INIT(64'hA0A0A0CCA0A0A000)) 
    \flight[3]_i_19 
       (.I0(r_1[1]),
        .I1(Q[1]),
        .I2(r_1[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(Q[2]),
        .O(\flight_reg[3] ));
  LUT6 #(
    .INIT(64'hABAA5455FFFFFFFF)) 
    full_i_4__0
       (.I0(chiplink_auto_mbypass_out_c_bits_size[2]),
        .I1(\counter_2[0]_i_3_n_0 ),
        .I2(divertprobes_reg),
        .I3(\saved_size_reg[0] ),
        .I4(repeat_count_1),
        .I5(chiplink_auto_mbypass_out_c_bits_opcode),
        .O(repeat_count_1_reg));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q_last_count[2]_i_2__1 
       (.I0(q_last_count_reg[0]),
        .I1(q_last_count_reg[1]),
        .O(\q_last_count[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_last_count[3]_i_2__1 
       (.I0(q_last_count_reg[1]),
        .I1(q_last_count_reg[0]),
        .I2(q_last_count_reg[2]),
        .O(\q_last_count[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q_last_count[4]_i_2__1 
       (.I0(q_last_count_reg[2]),
        .I1(q_last_count_reg[0]),
        .I2(q_last_count_reg[1]),
        .I3(q_last_count_reg[3]),
        .O(\q_last_count[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \q_last_count[4]_i_3__0 
       (.I0(q_last_count_reg[2]),
        .I1(q_last_count_reg[3]),
        .I2(q_last_count_reg[4]),
        .I3(q_last_count_reg[1]),
        .I4(q_last_count_reg[0]),
        .O(q_last_first));
  FDRE \q_last_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_26),
        .Q(q_last_count_reg[0]),
        .R(SR));
  FDRE \q_last_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_25),
        .Q(q_last_count_reg[1]),
        .R(1'b0));
  FDRE \q_last_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_24),
        .Q(q_last_count_reg[2]),
        .R(1'b0));
  FDRE \q_last_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_23),
        .Q(q_last_count_reg[3]),
        .R(1'b0));
  FDRE \q_last_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_22),
        .Q(q_last_count_reg[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \r_1[2]_i_1__1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\r_1[2]_i_1__1_n_0 ));
  FDRE \r_1_reg[0] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[0]),
        .Q(r_1[0]),
        .R(1'b0));
  FDRE \r_1_reg[1] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[1]),
        .Q(r_1[1]),
        .R(1'b0));
  FDRE \r_1_reg[2] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[2]),
        .Q(r_1[2]),
        .R(1'b0));
  FDRE \r_2_reg[0] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[3]),
        .Q(r_2[0]),
        .R(1'b0));
  FDRE \r_2_reg[1] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[4]),
        .Q(r_2[1]),
        .R(1'b0));
  FDRE \r_3_reg[0] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[5]),
        .Q(r_3[0]),
        .R(1'b0));
  FDRE \r_3_reg[1] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[6]),
        .Q(r_3[1]),
        .R(1'b0));
  FDRE \r_3_reg[2] 
       (.C(clk),
        .CE(\r_1[2]_i_1__1_n_0 ),
        .D(Q[7]),
        .Q(r_3[2]),
        .R(1'b0));
  FDRE \r_5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[0]),
        .Q(r_5[0]),
        .R(1'b0));
  FDRE \r_5_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[10]),
        .Q(r_5[10]),
        .R(1'b0));
  FDRE \r_5_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[11]),
        .Q(r_5[11]),
        .R(1'b0));
  FDRE \r_5_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[12]),
        .Q(r_5[12]),
        .R(1'b0));
  FDRE \r_5_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[13]),
        .Q(r_5[13]),
        .R(1'b0));
  FDRE \r_5_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[14]),
        .Q(r_5[14]),
        .R(1'b0));
  FDRE \r_5_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[15]),
        .Q(r_5[15]),
        .R(1'b0));
  FDRE \r_5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[1]),
        .Q(r_5[1]),
        .R(1'b0));
  FDRE \r_5_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[2]),
        .Q(r_5[2]),
        .R(1'b0));
  FDRE \r_5_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[3]),
        .Q(r_5[3]),
        .R(1'b0));
  FDRE \r_5_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[4]),
        .Q(r_5[4]),
        .R(1'b0));
  FDRE \r_5_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[5]),
        .Q(r_5[5]),
        .R(1'b0));
  FDRE \r_5_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[6]),
        .Q(r_5[6]),
        .R(1'b0));
  FDRE \r_5_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[7]),
        .Q(r_5[7]),
        .R(1'b0));
  FDRE \r_5_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[8]),
        .Q(r_5[8]),
        .R(1'b0));
  FDRE \r_5_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_io_alloc_bits[9]),
        .Q(r_5[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \ram_opcode[0]_i_2__0 
       (.I0(saved_opcode),
        .I1(full_1),
        .I2(r_1[0]),
        .I3(\r_1[2]_i_1__1_n_0 ),
        .I4(Q[0]),
        .I5(divertprobes_reg),
        .O(auto_in_c_bits_opcode));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \ram_param[0]_i_1__0 
       (.I0(saved_param[0]),
        .I1(full_1),
        .I2(r_2[0]),
        .I3(\r_1[2]_i_1__1_n_0 ),
        .I4(Q[3]),
        .I5(divertprobes_reg),
        .O(\ram_param_reg[1] [0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \ram_param[1]_i_1__0 
       (.I0(saved_param[1]),
        .I1(full_1),
        .I2(r_2[1]),
        .I3(\r_1[2]_i_1__1_n_0 ),
        .I4(Q[4]),
        .I5(divertprobes_reg),
        .O(\ram_param_reg[1] [1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \ram_size[0]_i_1__1 
       (.I0(saved_size_3[0]),
        .I1(full_1),
        .I2(r_3[0]),
        .I3(\r_1[2]_i_1__1_n_0 ),
        .I4(Q[5]),
        .I5(divertprobes_reg),
        .O(\ram_size_reg[2] [0]));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \ram_size[1]_i_1__1 
       (.I0(saved_size_3[1]),
        .I1(full_1),
        .I2(Q[6]),
        .I3(\r_1[2]_i_1__1_n_0 ),
        .I4(r_3[1]),
        .I5(divertprobes_reg),
        .O(\ram_size_reg[2] [1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \ram_size[2]_i_1__0 
       (.I0(saved_size_3[2]),
        .I1(full_1),
        .I2(r_3[2]),
        .I3(\r_1[2]_i_1__1_n_0 ),
        .I4(Q[7]),
        .I5(divertprobes_reg),
        .O(\ram_size_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFE2FFFFFFE20000)) 
    \repeated_repeater_1/saved_param[0]_i_1 
       (.I0(r_2[0]),
        .I1(\r_1[2]_i_1__1_n_0 ),
        .I2(Q[3]),
        .I3(divertprobes_reg),
        .I4(full_reg_0),
        .I5(saved_param[0]),
        .O(\saved_param_reg[0] ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \repeated_repeater_1/saved_size[1]_i_1 
       (.I0(Q[6]),
        .I1(\r_1[2]_i_1__1_n_0 ),
        .I2(r_3[1]),
        .I3(divertprobes_reg),
        .I4(full_reg_0),
        .I5(saved_size_3[1]),
        .O(\saved_size_reg[1] ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \saved_opcode[0]_i_1__0 
       (.I0(r_1[0]),
        .I1(\r_1[2]_i_1__1_n_0 ),
        .I2(Q[0]),
        .I3(divertprobes_reg),
        .I4(full_reg_0),
        .I5(saved_opcode),
        .O(\saved_opcode_reg[0] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \saved_param[1]_i_3 
       (.I0(Q[4]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(r_2[1]),
        .O(mbypass_auto_in_1_c_bits_param));
  LUT6 #(
    .INIT(64'h2222828800000000)) 
    \saved_param[1]_i_4 
       (.I0(chiplink_auto_mbypass_out_c_bits_opcode),
        .I1(repeat_count_1),
        .I2(\counter_2[0]_i_3_n_0 ),
        .I3(chiplink_auto_mbypass_out_c_bits_size[0]),
        .I4(chiplink_auto_mbypass_out_c_bits_size[2]),
        .I5(hints_auto_in_c_valid),
        .O(full_reg));
  LUT6 #(
    .INIT(64'h000000000000ABA8)) 
    \saved_param[1]_i_5 
       (.I0(r_3[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(Q[5]),
        .I4(bypass_reg_rep_0),
        .I5(divertprobes),
        .O(chiplink_auto_mbypass_out_c_bits_size[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \saved_size[0]_i_1__0 
       (.I0(Q[5]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(r_3[0]),
        .O(\saved_size_reg[0] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \saved_size[2]_i_1__0 
       (.I0(Q[7]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(r_3[2]),
        .O(\saved_size_reg[2] ));
  FDRE \source_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_15[0]),
        .Q(source_r[0]),
        .R(1'b0));
  FDRE \source_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_15[1]),
        .Q(source_r[1]),
        .R(1'b0));
  FDRE \source_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_15[2]),
        .Q(source_r[2]),
        .R(1'b0));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_5),
        .Q(state[0]),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_4),
        .Q(state[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_SourceD
   (\q_last_count_reg[0]_0 ,
    \q_last_count_reg[0]_1 ,
    \q_last_count_reg[0]_2 ,
    \counter_3_reg[0] ,
    \beatsLeft_reg[2] ,
    maybe_full_reg,
    xbar_1_auto_out_0_d_bits_size,
    maybe_full_reg_0,
    E,
    maybe_full_reg_1,
    maybe_full_reg_2,
    \beatsLeft_reg[2]_0 ,
    \r_3_reg[1]_0 ,
    \beatsLeft_reg[3] ,
    xbar_1_auto_in_d_bits_source,
    \flight_reg[3] ,
    \counter_3_reg[2] ,
    \counter_3_reg[0]_0 ,
    \counter_3_reg[0]_1 ,
    clk,
    SR,
    resetn,
    \cdc_reg_reg[3] ,
    \cdc_reg_reg[4] ,
    valid_reg,
    source_valid_io_out,
    state_0_reg,
    \beatsLeft_reg[1] ,
    Q,
    sync_0_reg,
    count_reg,
    muxStateEarly_0,
    valid_reg_reg,
    \beatsLeft_reg[1]_0 ,
    maybe_full_reg_3,
    state_0,
    xbar_1_auto_in_d_valid,
    maybe_full_0,
    \beatsLeft_reg[3]_0 ,
    state_0_reg_0,
    \beatsLeft_reg[2]_1 ,
    \beatsLeft_reg[1]_1 ,
    \counter_3_reg[3] ,
    \cdc_reg_reg[9] ,
    \cdc_reg_reg[12] ,
    \cdc_reg_reg[11] ,
    \cdc_reg_reg[10] ,
    \cdc_reg_reg[5] );
  output \q_last_count_reg[0]_0 ;
  output \q_last_count_reg[0]_1 ;
  output \q_last_count_reg[0]_2 ;
  output \counter_3_reg[0] ;
  output \beatsLeft_reg[2] ;
  output maybe_full_reg;
  output [1:0]xbar_1_auto_out_0_d_bits_size;
  output maybe_full_reg_0;
  output [0:0]E;
  output maybe_full_reg_1;
  output maybe_full_reg_2;
  output [1:0]\beatsLeft_reg[2]_0 ;
  output [0:0]\r_3_reg[1]_0 ;
  output \beatsLeft_reg[3] ;
  output [0:0]xbar_1_auto_in_d_bits_source;
  output \flight_reg[3] ;
  output \counter_3_reg[2] ;
  output \counter_3_reg[0]_0 ;
  output \counter_3_reg[0]_1 ;
  input clk;
  input [0:0]SR;
  input resetn;
  input \cdc_reg_reg[3] ;
  input \cdc_reg_reg[4] ;
  input valid_reg;
  input source_valid_io_out;
  input state_0_reg;
  input \beatsLeft_reg[1] ;
  input [8:0]Q;
  input sync_0_reg;
  input count_reg;
  input muxStateEarly_0;
  input valid_reg_reg;
  input \beatsLeft_reg[1]_0 ;
  input maybe_full_reg_3;
  input state_0;
  input xbar_1_auto_in_d_valid;
  input maybe_full_0;
  input [3:0]\beatsLeft_reg[3]_0 ;
  input state_0_reg_0;
  input \beatsLeft_reg[2]_1 ;
  input \beatsLeft_reg[1]_1 ;
  input \counter_3_reg[3] ;
  input \cdc_reg_reg[9] ;
  input \cdc_reg_reg[12] ;
  input \cdc_reg_reg[11] ;
  input \cdc_reg_reg[10] ;
  input \cdc_reg_reg[5] ;

  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [2:0]_GEN_4;
  wire \beatsLeft[0]_i_3__0_n_0 ;
  wire \beatsLeft[0]_i_4_n_0 ;
  wire \beatsLeft_reg[1] ;
  wire \beatsLeft_reg[1]_0 ;
  wire \beatsLeft_reg[1]_1 ;
  wire \beatsLeft_reg[2] ;
  wire [1:0]\beatsLeft_reg[2]_0 ;
  wire \beatsLeft_reg[2]_1 ;
  wire \beatsLeft_reg[3] ;
  wire [3:0]\beatsLeft_reg[3]_0 ;
  wire cam_n_0;
  wire cam_n_10;
  wire cam_n_11;
  wire cam_n_2;
  wire cam_n_3;
  wire cam_n_7;
  wire cam_n_8;
  wire cam_n_9;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[11] ;
  wire \cdc_reg_reg[12] ;
  wire \cdc_reg_reg[3] ;
  wire \cdc_reg_reg[4] ;
  wire \cdc_reg_reg[5] ;
  wire \cdc_reg_reg[9] ;
  wire clk;
  wire count_i_4_n_0;
  wire count_reg;
  wire \counter_3_reg[0] ;
  wire \counter_3_reg[0]_0 ;
  wire \counter_3_reg[0]_1 ;
  wire \counter_3_reg[2] ;
  wire \counter_3_reg[3] ;
  wire d_first;
  wire \flight_reg[3] ;
  wire maybe_full_0;
  wire maybe_full_reg;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire muxStateEarly_0;
  wire \q_last_count[2]_i_2__2_n_0 ;
  wire \q_last_count[3]_i_3__1_n_0 ;
  wire [4:0]q_last_count_reg;
  wire \q_last_count_reg[0]_0 ;
  wire \q_last_count_reg[0]_1 ;
  wire \q_last_count_reg[0]_2 ;
  wire [2:0]r_1;
  wire [2:0]r_3;
  wire [0:0]\r_3_reg[1]_0 ;
  wire [2:0]r_4;
  wire \ram_id[0]_i_3_n_0 ;
  wire resetn;
  wire [2:0]sbypass_auto_node_out_out_d_bits_opcode;
  wire [2:0]sbypass_auto_node_out_out_d_bits_size;
  wire source_valid_io_out;
  wire \state[1]_i_2__1_n_0 ;
  wire state_0;
  wire state_0_reg;
  wire state_0_reg_0;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sync_0_reg;
  wire valid_reg;
  wire valid_reg_reg;
  wire [0:0]xbar_1_auto_in_d_bits_source;
  wire xbar_1_auto_in_d_valid;
  wire [1:0]xbar_1_auto_out_0_d_bits_size;

  LUT6 #(
    .INIT(64'hFFFFFFFFFAAFFAAE)) 
    \beatsLeft[0]_i_1 
       (.I0(\beatsLeft_reg[2] ),
        .I1(\beatsLeft_reg[3]_0 [1]),
        .I2(\beatsLeft_reg[3]_0 [0]),
        .I3(state_0_reg_0),
        .I4(\beatsLeft_reg[2]_1 ),
        .I5(\beatsLeft[0]_i_3__0_n_0 ),
        .O(\beatsLeft_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    \beatsLeft[0]_i_3__0 
       (.I0(\r_3_reg[1]_0 ),
        .I1(sync_0_reg),
        .I2(r_3[0]),
        .I3(\beatsLeft[0]_i_4_n_0 ),
        .I4(Q[3]),
        .I5(\beatsLeft_reg[1] ),
        .O(\beatsLeft[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \beatsLeft[0]_i_4 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .O(\beatsLeft[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC8C8FFFFC8C8C8)) 
    \beatsLeft[2]_i_1 
       (.I0(xbar_1_auto_out_0_d_bits_size[0]),
        .I1(\beatsLeft_reg[2] ),
        .I2(xbar_1_auto_out_0_d_bits_size[1]),
        .I3(\beatsLeft_reg[1]_1 ),
        .I4(\beatsLeft_reg[3]_0 [2]),
        .I5(\beatsLeft_reg[3]_0 [3]),
        .O(\beatsLeft_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \beatsLeft[2]_i_2 
       (.I0(r_3[0]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(Q[3]),
        .I4(sync_0_reg),
        .O(xbar_1_auto_out_0_d_bits_size[0]));
  LUT6 #(
    .INIT(64'h00000000AAA80008)) 
    \beatsLeft[2]_i_3__2 
       (.I0(\beatsLeft_reg[1] ),
        .I1(Q[5]),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(r_3[2]),
        .I5(sync_0_reg),
        .O(\beatsLeft_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \beatsLeft[2]_i_4__1 
       (.I0(r_3[1]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(Q[4]),
        .I4(sync_0_reg),
        .O(xbar_1_auto_out_0_d_bits_size[1]));
  LUT6 #(
    .INIT(64'h2222222000000020)) 
    \beatsLeft[3]_i_3 
       (.I0(\beatsLeft_reg[2] ),
        .I1(sync_0_reg),
        .I2(Q[4]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(r_3[1]),
        .O(\beatsLeft_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_CAM_9 cam
       (.D(sbypass_auto_node_out_out_d_bits_opcode[2:1]),
        .E(E),
        .Q(r_1[2:1]),
        .SR(SR),
        .\beatsLeft_reg[1] (\beatsLeft_reg[1]_0 ),
        .\cdc_reg_reg[12] (\cdc_reg_reg[12] ),
        .\cdc_reg_reg[3] (\cdc_reg_reg[3] ),
        .\cdc_reg_reg[4] (\cdc_reg_reg[4] ),
        .\cdc_reg_reg[5] (\cdc_reg_reg[5] ),
        .\cdc_reg_reg[5]_0 (Q[2:1]),
        .\cdc_reg_reg[9] (\cdc_reg_reg[9] ),
        .clk(clk),
        .\counter_3_reg[0] (\counter_3_reg[0] ),
        .\counter_3_reg[3] (\counter_3_reg[3] ),
        .d_first(d_first),
        .d_first_reg(cam_n_9),
        .\flight_reg[3] (\flight_reg[3] ),
        .maybe_full_reg(maybe_full_reg_3),
        .q_last_count_reg(q_last_count_reg),
        .\q_last_count_reg[0]_0 (cam_n_3),
        .\q_last_count_reg[0]_1 (\q_last_count_reg[0]_1 ),
        .\q_last_count_reg[2]_0 (\q_last_count[3]_i_3__1_n_0 ),
        .\q_last_count_reg[2]_1 (\q_last_count[2]_i_2__2_n_0 ),
        .\q_last_count_reg[2]_2 (\state[1]_i_2__1_n_0 ),
        .\q_last_count_reg_0__s_port_] (\q_last_count_reg[0]_0 ),
        .\q_last_count_reg_1__s_port_] (cam_n_8),
        .\q_last_count_reg_2__s_port_] (cam_n_2),
        .\q_last_count_reg_3__s_port_] (cam_n_0),
        .\q_last_count_reg_4__s_port_] (cam_n_7),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .state_0(state_0),
        .state_0_reg(state_0_reg),
        .\state_reg[0] (cam_n_11),
        .\state_reg[0]_0 (\state_reg_n_0_[0] ),
        .\state_reg[1] (cam_n_10),
        .\state_reg[1]_0 (\q_last_count_reg[0]_2 ),
        .\state_reg[1]_1 (\beatsLeft[0]_i_4_n_0 ),
        .\state_reg[1]_2 (\state_reg_n_0_[1] ),
        .sync_0_reg(sync_0_reg),
        .valid_reg(valid_reg),
        .valid_reg_reg(valid_reg_reg));
  LUT6 #(
    .INIT(64'h95AA5555FFFFFFFF)) 
    count_i_3__0
       (.I0(count_reg),
        .I1(xbar_1_auto_out_0_d_bits_size[0]),
        .I2(xbar_1_auto_out_0_d_bits_size[1]),
        .I3(count_i_4_n_0),
        .I4(muxStateEarly_0),
        .I5(maybe_full_reg_0),
        .O(maybe_full_reg));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hBBBABBBF)) 
    count_i_4
       (.I0(sync_0_reg),
        .I1(r_3[2]),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(Q[5]),
        .O(count_i_4_n_0));
  LUT6 #(
    .INIT(64'hAABFAAAAAABFBFBF)) 
    \counter_3[0]_i_2 
       (.I0(\counter_3_reg[0]_1 ),
        .I1(sbypass_auto_node_out_out_d_bits_size[0]),
        .I2(\r_3_reg[1]_0 ),
        .I3(Q[5]),
        .I4(\beatsLeft[0]_i_4_n_0 ),
        .I5(r_3[2]),
        .O(\counter_3_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hBBBABBBF)) 
    \counter_3[0]_i_3 
       (.I0(sync_0_reg),
        .I1(r_1[0]),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(Q[0]),
        .O(\counter_3_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \counter_3[3]_i_10 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state[1]_i_2__1_n_0 ),
        .O(\q_last_count_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \counter_3[3]_i_8 
       (.I0(r_1[0]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(\beatsLeft[0]_i_4_n_0 ),
        .I4(r_3[2]),
        .I5(sync_0_reg),
        .O(\counter_3_reg[2] ));
  FDRE d_first_reg
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_9),
        .Q(d_first),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    maybe_full_i_1__18
       (.I0(xbar_1_auto_in_d_valid),
        .I1(maybe_full_reg),
        .I2(maybe_full_reg_0),
        .I3(maybe_full_0),
        .O(maybe_full_reg_1));
  LUT6 #(
    .INIT(64'h00000000AAA80008)) 
    maybe_full_i_2__8
       (.I0(muxStateEarly_0),
        .I1(Q[0]),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(r_1[0]),
        .I5(sync_0_reg),
        .O(maybe_full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    maybe_full_i_2__9
       (.I0(xbar_1_auto_in_d_valid),
        .I1(maybe_full_reg),
        .I2(maybe_full_reg_0),
        .O(maybe_full_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \q_last_count[0]_i_2__2 
       (.I0(q_last_count_reg[0]),
        .I1(q_last_count_reg[1]),
        .I2(q_last_count_reg[2]),
        .I3(q_last_count_reg[4]),
        .I4(q_last_count_reg[3]),
        .O(\q_last_count_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h56FF56FF56FF5600)) 
    \q_last_count[2]_i_2__2 
       (.I0(q_last_count_reg[2]),
        .I1(q_last_count_reg[1]),
        .I2(q_last_count_reg[0]),
        .I3(\q_last_count_reg[0]_1 ),
        .I4(Q[3]),
        .I5(\cdc_reg_reg[10] ),
        .O(\q_last_count[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_last_count[3]_i_3__1 
       (.I0(q_last_count_reg[2]),
        .I1(q_last_count_reg[1]),
        .I2(q_last_count_reg[0]),
        .O(\q_last_count[3]_i_3__1_n_0 ));
  FDRE \q_last_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_3),
        .Q(q_last_count_reg[0]),
        .R(1'b0));
  FDRE \q_last_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_8),
        .Q(q_last_count_reg[1]),
        .R(SR));
  FDRE \q_last_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_2),
        .Q(q_last_count_reg[2]),
        .R(1'b0));
  FDRE \q_last_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_0),
        .Q(q_last_count_reg[3]),
        .R(1'b0));
  FDRE \q_last_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_7),
        .Q(q_last_count_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_1[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_1[0]),
        .O(sbypass_auto_node_out_out_d_bits_opcode[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_1[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_1[1]),
        .O(sbypass_auto_node_out_out_d_bits_opcode[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_1[2]_i_1__2 
       (.I0(Q[2]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_1[2]),
        .O(sbypass_auto_node_out_out_d_bits_opcode[2]));
  FDRE \r_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sbypass_auto_node_out_out_d_bits_opcode[0]),
        .Q(r_1[0]),
        .R(1'b0));
  FDRE \r_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sbypass_auto_node_out_out_d_bits_opcode[1]),
        .Q(r_1[1]),
        .R(1'b0));
  FDRE \r_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sbypass_auto_node_out_out_d_bits_opcode[2]),
        .Q(r_1[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_3[0]_i_1__0 
       (.I0(Q[3]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_3[0]),
        .O(sbypass_auto_node_out_out_d_bits_size[0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_3[1]_i_1__0 
       (.I0(Q[4]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_3[1]),
        .O(\r_3_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_3[2]_i_1__0 
       (.I0(Q[5]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_3[2]),
        .O(sbypass_auto_node_out_out_d_bits_size[2]));
  FDRE \r_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sbypass_auto_node_out_out_d_bits_size[0]),
        .Q(r_3[0]),
        .R(1'b0));
  FDRE \r_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_3_reg[1]_0 ),
        .Q(r_3[1]),
        .R(1'b0));
  FDRE \r_3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sbypass_auto_node_out_out_d_bits_size[2]),
        .Q(r_3[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_4[0]_i_1__0 
       (.I0(Q[6]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_4[0]),
        .O(_GEN_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_4[1]_i_1__0 
       (.I0(Q[7]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_4[1]),
        .O(_GEN_4[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \r_4[2]_i_1__0 
       (.I0(Q[8]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(r_4[2]),
        .O(_GEN_4[2]));
  FDRE \r_4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_4[0]),
        .Q(r_4[0]),
        .R(1'b0));
  FDRE \r_4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_4[1]),
        .Q(r_4[1]),
        .R(1'b0));
  FDRE \r_4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_4[2]),
        .Q(r_4[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002020200020)) 
    \ram_id[0]_i_2 
       (.I0(muxStateEarly_0),
        .I1(sync_0_reg),
        .I2(\ram_id[0]_i_3_n_0 ),
        .I3(r_4[0]),
        .I4(\beatsLeft[0]_i_4_n_0 ),
        .I5(Q[6]),
        .O(xbar_1_auto_in_d_bits_source));
  LUT6 #(
    .INIT(64'h0A0A0A000A0A0ACC)) 
    \ram_id[0]_i_3 
       (.I0(r_4[1]),
        .I1(Q[7]),
        .I2(r_4[2]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(Q[8]),
        .O(\ram_id[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \state[1]_i_2__1 
       (.I0(\cdc_reg_reg[11] ),
        .I1(q_last_count_reg[2]),
        .I2(q_last_count_reg[1]),
        .I3(q_last_count_reg[0]),
        .I4(q_last_count_reg[3]),
        .I5(q_last_count_reg[4]),
        .O(\state[1]_i_2__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_11),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cam_n_10),
        .Q(\state_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_StuckSnooper
   (divertprobes,
    bypass,
    \cam_a_0_bits_data_reg[63] ,
    repeat_count_reg,
    valid_1_reg,
    sinkD_io_q_valid,
    Q,
    \counter_2_reg[0]_0 ,
    \ram_data_reg[0] ,
    full_reg,
    \cam_a_0_bits_data_reg[63]_0 ,
    hints_auto_in_c_valid,
    count_1_reg,
    \counter_2_reg[0]_1 ,
    \ridx_ridx_bin_reg[1] ,
    \saved_address_reg[0] ,
    \counter_reg[3]_0 ,
    \counter_2_reg[2]_0 ,
    \counter_3_reg[2]_0 ,
    bypass_reg_0,
    bypass_reg_1,
    \ram_source_reg[3] ,
    \saved_address_reg[0]_0 ,
    \saved_source_reg[1] ,
    SR,
    divertprobes_reg_0,
    clk,
    sync_0_reg,
    sync_0_reg_0,
    repeat_count_reg_0,
    resetn,
    valid_1,
    \saved_size_reg[2] ,
    \cdc_reg_reg[11] ,
    \cdc_reg_reg[9] ,
    full,
    state_0_reg,
    maybe_full_reg,
    cam_a_0_fifoId,
    count_1_reg_0,
    count_1,
    maybe_full_reg_0,
    full_1,
    p_11_in,
    \saved_opcode_reg[2] ,
    full_reg_0,
    sync_0_reg_1,
    \saved_size_reg[2]_0 ,
    chiplink_auto_mbypass_out_d_bits_size,
    \r_1_reg[1] ,
    mbypass_auto_in_1_c_valid,
    D,
    \r_3_reg[2] ,
    mbypass_auto_in_1_c_bits_size,
    mbypass_auto_in_1_a_bits_size,
    bypass_reg_rep_0,
    \cdc_reg_reg[9]_0 ,
    sync_0,
    sync_0_reg_2,
    saved_source_2,
    mbypass_auto_in_1_c_bits_source,
    _GEN_00,
    full_reg_1,
    \counter_3_reg[3]_0 );
  output divertprobes;
  output bypass;
  output \cam_a_0_bits_data_reg[63] ;
  output repeat_count_reg;
  output valid_1_reg;
  output sinkD_io_q_valid;
  output [1:0]Q;
  output [1:0]\counter_2_reg[0]_0 ;
  output \ram_data_reg[0] ;
  output full_reg;
  output \cam_a_0_bits_data_reg[63]_0 ;
  output hints_auto_in_c_valid;
  output count_1_reg;
  output \counter_2_reg[0]_1 ;
  output \ridx_ridx_bin_reg[1] ;
  output \saved_address_reg[0] ;
  output \counter_reg[3]_0 ;
  output \counter_2_reg[2]_0 ;
  output \counter_3_reg[2]_0 ;
  output bypass_reg_0;
  output bypass_reg_1;
  output [2:0]\ram_source_reg[3] ;
  output \saved_address_reg[0]_0 ;
  output \saved_source_reg[1] ;
  input [0:0]SR;
  input divertprobes_reg_0;
  input clk;
  input sync_0_reg;
  input sync_0_reg_0;
  input repeat_count_reg_0;
  input resetn;
  input valid_1;
  input \saved_size_reg[2] ;
  input \cdc_reg_reg[11] ;
  input \cdc_reg_reg[9] ;
  input full;
  input state_0_reg;
  input maybe_full_reg;
  input cam_a_0_fifoId;
  input count_1_reg_0;
  input count_1;
  input maybe_full_reg_0;
  input full_1;
  input p_11_in;
  input [1:0]\saved_opcode_reg[2] ;
  input full_reg_0;
  input sync_0_reg_1;
  input \saved_size_reg[2]_0 ;
  input [0:0]chiplink_auto_mbypass_out_d_bits_size;
  input \r_1_reg[1] ;
  input mbypass_auto_in_1_c_valid;
  input [0:0]D;
  input \r_3_reg[2] ;
  input [0:0]mbypass_auto_in_1_c_bits_size;
  input [0:0]mbypass_auto_in_1_a_bits_size;
  input bypass_reg_rep_0;
  input \cdc_reg_reg[9]_0 ;
  input sync_0;
  input sync_0_reg_2;
  input [2:0]saved_source_2;
  input [2:0]mbypass_auto_in_1_c_bits_source;
  input _GEN_00;
  input full_reg_1;
  input [0:0]\counter_3_reg[3]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire _GEN_00;
  wire bypass;
  wire bypass_reg_0;
  wire bypass_reg_1;
  wire bypass_reg_rep_0;
  wire \cam_a_0_bits_data_reg[63] ;
  wire \cam_a_0_bits_data_reg[63]_0 ;
  wire cam_a_0_fifoId;
  wire \cdc_reg_reg[11] ;
  wire \cdc_reg_reg[9] ;
  wire \cdc_reg_reg[9]_0 ;
  wire chiplink_auto_mbypass_out_c_valid;
  wire [0:0]chiplink_auto_mbypass_out_d_bits_size;
  wire clk;
  wire count_1;
  wire count_1_reg;
  wire count_1_reg_0;
  wire \counter[0]_i_1__0_n_0 ;
  wire \counter_2[0]_i_1_n_0 ;
  wire \counter_2[3]_i_3_n_0 ;
  wire [1:0]\counter_2_reg[0]_0 ;
  wire \counter_2_reg[0]_1 ;
  wire \counter_2_reg[2]_0 ;
  wire [1:0]counter_2_reg__0;
  wire \counter_3[0]_i_1_n_0 ;
  wire \counter_3_reg[2]_0 ;
  wire [0:0]\counter_3_reg[3]_0 ;
  wire [1:0]counter_3_reg__0;
  wire \counter_reg[3]_0 ;
  wire [3:0]counter_reg__0;
  wire divertprobes;
  wire divertprobes_reg_0;
  wire [7:0]flight;
  wire \flight[3]_i_10_n_0 ;
  wire \flight[3]_i_11_n_0 ;
  wire \flight[3]_i_12_n_0 ;
  wire \flight[3]_i_13_n_0 ;
  wire \flight[3]_i_15_n_0 ;
  wire \flight[3]_i_16_n_0 ;
  wire \flight[3]_i_17_n_0 ;
  wire \flight[3]_i_18_n_0 ;
  wire \flight[3]_i_20_n_0 ;
  wire \flight[3]_i_2_n_0 ;
  wire \flight[3]_i_3_n_0 ;
  wire \flight[3]_i_4_n_0 ;
  wire \flight[3]_i_5_n_0 ;
  wire \flight[3]_i_6_n_0 ;
  wire \flight[3]_i_7_n_0 ;
  wire \flight[3]_i_8_n_0 ;
  wire \flight[3]_i_9_n_0 ;
  wire \flight[7]_i_2_n_0 ;
  wire \flight[7]_i_3_n_0 ;
  wire \flight[7]_i_4_n_0 ;
  wire \flight[7]_i_5_n_0 ;
  wire \flight_reg[3]_i_1_n_0 ;
  wire \flight_reg[3]_i_1_n_1 ;
  wire \flight_reg[3]_i_1_n_2 ;
  wire \flight_reg[3]_i_1_n_3 ;
  wire \flight_reg[7]_i_1_n_1 ;
  wire \flight_reg[7]_i_1_n_2 ;
  wire \flight_reg[7]_i_1_n_3 ;
  wire full;
  wire full_1;
  wire full_i_2__0_n_0;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire hints_auto_in_c_valid;
  wire maybe_full_reg;
  wire maybe_full_reg_0;
  wire [0:0]mbypass_auto_in_1_a_bits_size;
  wire [0:0]mbypass_auto_in_1_c_bits_size;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire mbypass_auto_in_1_c_valid;
  wire [7:0]next_flight;
  wire [3:1]p_0_in;
  wire [3:1]p_0_in__0;
  wire [3:1]p_0_in__1;
  wire [3:1]p_0_in__2;
  wire p_11_in;
  wire p_7_in;
  wire \r_1_reg[1] ;
  wire \r_3_reg[2] ;
  wire \ram_data_reg[0] ;
  wire [2:0]\ram_source_reg[3] ;
  wire repeat_count_reg;
  wire repeat_count_reg_0;
  wire resetn;
  wire \ridx_ridx_bin_reg[1] ;
  wire \saved_address_reg[0] ;
  wire \saved_address_reg[0]_0 ;
  wire [1:0]\saved_opcode_reg[2] ;
  wire \saved_size_reg[2] ;
  wire \saved_size_reg[2]_0 ;
  wire [2:0]saved_source_2;
  wire \saved_source_reg[1] ;
  wire sinkD_io_q_valid;
  wire \stall_counter[0]_i_1_n_0 ;
  wire [3:0]stall_counter_reg__0;
  wire state_0_reg;
  wire sync_0;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire sync_0_reg_1;
  wire sync_0_reg_2;
  wire valid_1;
  wire valid_1_reg;
  wire [3:3]\NLW_flight_reg[7]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_repeater/saved_source[5]_i_1 
       (.I0(\cam_a_0_bits_data_reg[63] ),
        .I1(_GEN_00),
        .O(\saved_address_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    bypass_i_2
       (.I0(next_flight[6]),
        .I1(next_flight[5]),
        .I2(next_flight[2]),
        .I3(next_flight[0]),
        .O(bypass_reg_0));
  LUT4 #(
    .INIT(16'h0001)) 
    bypass_i_3
       (.I0(next_flight[3]),
        .I1(next_flight[1]),
        .I2(next_flight[7]),
        .I3(next_flight[4]),
        .O(bypass_reg_1));
  (* ORIG_CELL_NAME = "bypass_reg" *) 
  FDRE bypass_reg
       (.C(clk),
        .CE(1'b1),
        .D(sync_0_reg),
        .Q(bypass),
        .R(1'b0));
  (* ORIG_CELL_NAME = "bypass_reg" *) 
  FDRE bypass_reg_rep
       (.C(clk),
        .CE(1'b1),
        .D(sync_0_reg_0),
        .Q(\cam_a_0_bits_data_reg[63] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cam_a_0_bits_data[63]_i_1 
       (.I0(\cam_a_0_bits_data_reg[63] ),
        .I1(cam_a_0_fifoId),
        .O(\cam_a_0_bits_data_reg[63]_0 ));
  LUT6 #(
    .INIT(64'h8888880848484848)) 
    count_1_i_1
       (.I0(count_1),
        .I1(resetn),
        .I2(chiplink_auto_mbypass_out_c_valid),
        .I3(maybe_full_reg_0),
        .I4(full_1),
        .I5(count_1_reg_0),
        .O(count_1_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h02)) 
    count_1_i_2
       (.I0(mbypass_auto_in_1_c_valid),
        .I1(\cam_a_0_bits_data_reg[63] ),
        .I2(divertprobes),
        .O(chiplink_auto_mbypass_out_c_valid));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    \counter[0]_i_1__0 
       (.I0(\cdc_reg_reg[9] ),
        .I1(counter_reg__0[3]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[2]),
        .O(\counter[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF00FF00E)) 
    \counter[1]_i_1 
       (.I0(bypass_reg_rep_0),
        .I1(counter_reg__0[3]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[2]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hFC03FC02)) 
    \counter[2]_i_1 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[2]),
        .I4(\cdc_reg_reg[9]_0 ),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[3]_i_11 
       (.I0(stall_counter_reg__0[1]),
        .I1(stall_counter_reg__0[0]),
        .I2(stall_counter_reg__0[3]),
        .I3(stall_counter_reg__0[2]),
        .O(\counter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F008)) 
    \counter[3]_i_2 
       (.I0(mbypass_auto_in_1_a_bits_size),
        .I1(bypass_reg_rep_0),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \counter_2[0]_i_1 
       (.I0(\cdc_reg_reg[11] ),
        .I1(\counter_2_reg[0]_0 [1]),
        .I2(\counter_2_reg[0]_0 [0]),
        .I3(counter_2_reg__0[0]),
        .I4(counter_2_reg__0[1]),
        .O(\counter_2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \counter_2[1]_i_1 
       (.I0(\r_3_reg[2] ),
        .I1(\counter_2_reg[0]_0 [1]),
        .I2(\counter_2_reg[0]_0 [0]),
        .I3(counter_2_reg__0[0]),
        .I4(counter_2_reg__0[1]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \counter_2[2]_i_2 
       (.I0(counter_2_reg__0[1]),
        .I1(counter_2_reg__0[0]),
        .O(\counter_2_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_2[3]_i_1 
       (.I0(\counter_2[3]_i_3_n_0 ),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'hFFFC0002FFFC0000)) 
    \counter_2[3]_i_2 
       (.I0(mbypass_auto_in_1_c_bits_size),
        .I1(counter_2_reg__0[1]),
        .I2(counter_2_reg__0[0]),
        .I3(\counter_2_reg[0]_0 [0]),
        .I4(\counter_2_reg[0]_0 [1]),
        .I5(\r_3_reg[2] ),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \counter_2[3]_i_3 
       (.I0(\counter_2_reg[0]_1 ),
        .I1(mbypass_auto_in_1_c_valid),
        .O(\counter_2[3]_i_3_n_0 ));
  FDRE \counter_2_reg[0] 
       (.C(clk),
        .CE(p_7_in),
        .D(\counter_2[0]_i_1_n_0 ),
        .Q(counter_2_reg__0[0]),
        .R(SR));
  FDRE \counter_2_reg[1] 
       (.C(clk),
        .CE(p_7_in),
        .D(p_0_in[1]),
        .Q(counter_2_reg__0[1]),
        .R(SR));
  FDRE \counter_2_reg[2] 
       (.C(clk),
        .CE(p_7_in),
        .D(D),
        .Q(\counter_2_reg[0]_0 [0]),
        .R(SR));
  FDRE \counter_2_reg[3] 
       (.C(clk),
        .CE(p_7_in),
        .D(p_0_in[3]),
        .Q(\counter_2_reg[0]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \counter_3[0]_i_1 
       (.I0(\saved_size_reg[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(counter_3_reg__0[0]),
        .I4(counter_3_reg__0[1]),
        .O(\counter_3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \counter_3[1]_i_1__0 
       (.I0(\saved_size_reg[2]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(counter_3_reg__0[0]),
        .I4(counter_3_reg__0[1]),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \counter_3[2]_i_2__0 
       (.I0(counter_3_reg__0[1]),
        .I1(counter_3_reg__0[0]),
        .O(\counter_3_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F008)) 
    \counter_3[3]_i_2__0 
       (.I0(chiplink_auto_mbypass_out_d_bits_size),
        .I1(\saved_size_reg[2]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(counter_3_reg__0[0]),
        .I5(counter_3_reg__0[1]),
        .O(p_0_in__0[3]));
  FDRE \counter_3_reg[0] 
       (.C(clk),
        .CE(full_reg_0),
        .D(\counter_3[0]_i_1_n_0 ),
        .Q(counter_3_reg__0[0]),
        .R(SR));
  FDRE \counter_3_reg[1] 
       (.C(clk),
        .CE(full_reg_0),
        .D(p_0_in__0[1]),
        .Q(counter_3_reg__0[1]),
        .R(SR));
  FDRE \counter_3_reg[2] 
       (.C(clk),
        .CE(full_reg_0),
        .D(\counter_3_reg[3]_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \counter_3_reg[3] 
       (.C(clk),
        .CE(full_reg_0),
        .D(p_0_in__0[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE \counter_reg[0] 
       (.C(clk),
        .CE(p_11_in),
        .D(\counter[0]_i_1__0_n_0 ),
        .Q(counter_reg__0[0]),
        .R(SR));
  FDRE \counter_reg[1] 
       (.C(clk),
        .CE(p_11_in),
        .D(p_0_in__1[1]),
        .Q(counter_reg__0[1]),
        .R(SR));
  FDRE \counter_reg[2] 
       (.C(clk),
        .CE(p_11_in),
        .D(p_0_in__1[2]),
        .Q(counter_reg__0[2]),
        .R(SR));
  FDRE \counter_reg[3] 
       (.C(clk),
        .CE(p_11_in),
        .D(p_0_in__1[3]),
        .Q(counter_reg__0[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \d_last_counter[3]_i_3 
       (.I0(\cam_a_0_bits_data_reg[63] ),
        .I1(state_0_reg),
        .I2(full),
        .I3(maybe_full_reg),
        .O(sinkD_io_q_valid));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    data_reg_0_7_0_5_i_13
       (.I0(\cam_a_0_bits_data_reg[63] ),
        .I1(divertprobes),
        .I2(count_1_reg_0),
        .I3(full_1),
        .I4(maybe_full_reg_0),
        .O(\counter_2_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    data_reg_0_7_0_5_i_22
       (.I0(\cam_a_0_bits_data_reg[63] ),
        .I1(\counter_reg[3]_0 ),
        .I2(sync_0),
        .I3(sync_0_reg_2),
        .O(\saved_address_reg[0] ));
  FDSE divertprobes_reg
       (.C(clk),
        .CE(1'b1),
        .D(divertprobes_reg_0),
        .Q(divertprobes),
        .S(SR));
  LUT4 #(
    .INIT(16'h0800)) 
    \flight[3]_i_10 
       (.I0(\flight[3]_i_17_n_0 ),
        .I1(\saved_opcode_reg[2] [1]),
        .I2(\saved_opcode_reg[2] [0]),
        .I3(full_reg_0),
        .O(\flight[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \flight[3]_i_11 
       (.I0(\flight[3]_i_18_n_0 ),
        .I1(\cam_a_0_bits_data_reg[63] ),
        .I2(divertprobes),
        .I3(\r_1_reg[1] ),
        .I4(\counter_2[3]_i_3_n_0 ),
        .O(\flight[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \flight[3]_i_12 
       (.I0(sync_0_reg_1),
        .I1(full_reg_0),
        .I2(\flight[3]_i_15_n_0 ),
        .I3(\flight[3]_i_16_n_0 ),
        .O(\flight[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \flight[3]_i_13 
       (.I0(p_11_in),
        .I1(counter_reg__0[2]),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[3]),
        .O(\flight[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \flight[3]_i_15 
       (.I0(\saved_size_reg[2] ),
        .I1(counter_3_reg__0[1]),
        .I2(counter_3_reg__0[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\flight[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEFEFEFE)) 
    \flight[3]_i_16 
       (.I0(\r_1_reg[1] ),
        .I1(\counter_2[3]_i_3_n_0 ),
        .I2(\cdc_reg_reg[11] ),
        .I3(\flight[3]_i_20_n_0 ),
        .I4(counter_2_reg__0[0]),
        .I5(counter_2_reg__0[1]),
        .O(\flight[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \flight[3]_i_17 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(counter_3_reg__0[0]),
        .I3(counter_3_reg__0[1]),
        .O(\flight[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \flight[3]_i_18 
       (.I0(\counter_2_reg[0]_0 [1]),
        .I1(\counter_2_reg[0]_0 [0]),
        .I2(counter_2_reg__0[0]),
        .I3(counter_2_reg__0[1]),
        .O(\flight[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7555FF7510005510)) 
    \flight[3]_i_2 
       (.I0(\flight[3]_i_8_n_0 ),
        .I1(\flight[3]_i_9_n_0 ),
        .I2(p_11_in),
        .I3(\flight[3]_i_10_n_0 ),
        .I4(\flight[3]_i_11_n_0 ),
        .I5(flight[1]),
        .O(\flight[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \flight[3]_i_20 
       (.I0(\counter_2_reg[0]_0 [0]),
        .I1(\counter_2_reg[0]_0 [1]),
        .O(\flight[3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEBEEBEBB)) 
    \flight[3]_i_3 
       (.I0(\flight[3]_i_12_n_0 ),
        .I1(\flight[3]_i_11_n_0 ),
        .I2(\flight[3]_i_9_n_0 ),
        .I3(p_11_in),
        .I4(\flight[3]_i_10_n_0 ),
        .O(\flight[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flight[3]_i_4 
       (.I0(flight[2]),
        .I1(flight[3]),
        .O(\flight[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA220FBBA5DDF0445)) 
    \flight[3]_i_5 
       (.I0(flight[1]),
        .I1(\flight[3]_i_11_n_0 ),
        .I2(\flight[3]_i_10_n_0 ),
        .I3(\flight[3]_i_13_n_0 ),
        .I4(\flight[3]_i_8_n_0 ),
        .I5(flight[2]),
        .O(\flight[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB2244DDB4DDBB224)) 
    \flight[3]_i_6 
       (.I0(\flight[3]_i_12_n_0 ),
        .I1(\flight[3]_i_11_n_0 ),
        .I2(\flight[3]_i_10_n_0 ),
        .I3(\flight[3]_i_13_n_0 ),
        .I4(\flight[3]_i_8_n_0 ),
        .I5(flight[1]),
        .O(\flight[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6696996999696696)) 
    \flight[3]_i_7 
       (.I0(\flight[3]_i_12_n_0 ),
        .I1(\flight[3]_i_10_n_0 ),
        .I2(p_11_in),
        .I3(\flight[3]_i_9_n_0 ),
        .I4(\flight[3]_i_11_n_0 ),
        .I5(flight[0]),
        .O(\flight[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    \flight[3]_i_8 
       (.I0(sync_0_reg_1),
        .I1(full_reg_0),
        .I2(\flight[3]_i_15_n_0 ),
        .I3(\flight[3]_i_16_n_0 ),
        .O(\flight[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \flight[3]_i_9 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[2]),
        .O(\flight[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flight[7]_i_2 
       (.I0(flight[6]),
        .I1(flight[7]),
        .O(\flight[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flight[7]_i_3 
       (.I0(flight[5]),
        .I1(flight[6]),
        .O(\flight[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flight[7]_i_4 
       (.I0(flight[4]),
        .I1(flight[5]),
        .O(\flight[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flight[7]_i_5 
       (.I0(flight[3]),
        .I1(flight[4]),
        .O(\flight[7]_i_5_n_0 ));
  FDRE \flight_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[0]),
        .Q(flight[0]),
        .R(SR));
  FDRE \flight_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[1]),
        .Q(flight[1]),
        .R(SR));
  FDRE \flight_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[2]),
        .Q(flight[2]),
        .R(SR));
  FDRE \flight_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[3]),
        .Q(flight[3]),
        .R(SR));
  CARRY4 \flight_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\flight_reg[3]_i_1_n_0 ,\flight_reg[3]_i_1_n_1 ,\flight_reg[3]_i_1_n_2 ,\flight_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({flight[2],\flight[3]_i_2_n_0 ,\flight[3]_i_3_n_0 ,flight[0]}),
        .O(next_flight[3:0]),
        .S({\flight[3]_i_4_n_0 ,\flight[3]_i_5_n_0 ,\flight[3]_i_6_n_0 ,\flight[3]_i_7_n_0 }));
  FDRE \flight_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[4]),
        .Q(flight[4]),
        .R(SR));
  FDRE \flight_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[5]),
        .Q(flight[5]),
        .R(SR));
  FDRE \flight_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[6]),
        .Q(flight[6]),
        .R(SR));
  FDRE \flight_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight[7]),
        .Q(flight[7]),
        .R(SR));
  CARRY4 \flight_reg[7]_i_1 
       (.CI(\flight_reg[3]_i_1_n_0 ),
        .CO({\NLW_flight_reg[7]_i_1_CO_UNCONNECTED [3],\flight_reg[7]_i_1_n_1 ,\flight_reg[7]_i_1_n_2 ,\flight_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,flight[5:3]}),
        .O(next_flight[7:4]),
        .S({\flight[7]_i_2_n_0 ,\flight[7]_i_3_n_0 ,\flight[7]_i_4_n_0 ,\flight[7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h00000000AAAAEFAA)) 
    full_i_1__2
       (.I0(full),
        .I1(\cam_a_0_bits_data_reg[63] ),
        .I2(maybe_full_reg),
        .I3(state_0_reg),
        .I4(repeat_count_reg_0),
        .I5(full_i_2__0_n_0),
        .O(full_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    full_i_2__0
       (.I0(repeat_count_reg),
        .I1(repeat_count_reg_0),
        .I2(resetn),
        .O(full_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \ram_opcode[0]_i_3 
       (.I0(chiplink_auto_mbypass_out_c_valid),
        .I1(count_1_reg_0),
        .O(hints_auto_in_c_valid));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \ram_opcode[2]_i_5__0 
       (.I0(full),
        .I1(state_0_reg),
        .I2(\cam_a_0_bits_data_reg[63] ),
        .I3(maybe_full_reg),
        .O(\ram_data_reg[0] ));
  LUT5 #(
    .INIT(32'h888888B8)) 
    \ram_source[1]_i_1__0 
       (.I0(saved_source_2[0]),
        .I1(full_1),
        .I2(mbypass_auto_in_1_c_bits_source[0]),
        .I3(\cam_a_0_bits_data_reg[63] ),
        .I4(divertprobes),
        .O(\ram_source_reg[3] [0]));
  LUT5 #(
    .INIT(32'h888888B8)) 
    \ram_source[2]_i_1__0 
       (.I0(saved_source_2[1]),
        .I1(full_1),
        .I2(mbypass_auto_in_1_c_bits_source[1]),
        .I3(\cam_a_0_bits_data_reg[63] ),
        .I4(divertprobes),
        .O(\ram_source_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h888888B8)) 
    \ram_source[3]_i_1__0 
       (.I0(saved_source_2[2]),
        .I1(full_1),
        .I2(mbypass_auto_in_1_c_bits_source[2]),
        .I3(\cam_a_0_bits_data_reg[63] ),
        .I4(divertprobes),
        .O(\ram_source_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    repeat_count_i_2
       (.I0(state_0_reg),
        .I1(full),
        .I2(\cam_a_0_bits_data_reg[63] ),
        .I3(maybe_full_reg),
        .O(repeat_count_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \repeated_repeater_1/saved_param[1]_i_1 
       (.I0(\cam_a_0_bits_data_reg[63] ),
        .I1(divertprobes),
        .I2(full_reg_1),
        .O(\saved_source_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ridx_ridx_bin[1]_i_2 
       (.I0(divertprobes),
        .I1(\cam_a_0_bits_data_reg[63] ),
        .O(\ridx_ridx_bin_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    \stall_counter[0]_i_1 
       (.I0(\cdc_reg_reg[9] ),
        .I1(stall_counter_reg__0[1]),
        .I2(stall_counter_reg__0[0]),
        .I3(stall_counter_reg__0[3]),
        .I4(stall_counter_reg__0[2]),
        .O(\stall_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC3C3C3C2)) 
    \stall_counter[1]_i_1 
       (.I0(bypass_reg_rep_0),
        .I1(stall_counter_reg__0[1]),
        .I2(stall_counter_reg__0[0]),
        .I3(stall_counter_reg__0[3]),
        .I4(stall_counter_reg__0[2]),
        .O(p_0_in__2[1]));
  LUT5 #(
    .INIT(32'hEE11EE10)) 
    \stall_counter[2]_i_1 
       (.I0(stall_counter_reg__0[1]),
        .I1(stall_counter_reg__0[0]),
        .I2(stall_counter_reg__0[3]),
        .I3(stall_counter_reg__0[2]),
        .I4(\cdc_reg_reg[9]_0 ),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'hF0E1F0E0F0E0F0E0)) 
    \stall_counter[3]_i_1 
       (.I0(stall_counter_reg__0[1]),
        .I1(stall_counter_reg__0[0]),
        .I2(stall_counter_reg__0[3]),
        .I3(stall_counter_reg__0[2]),
        .I4(mbypass_auto_in_1_a_bits_size),
        .I5(bypass_reg_rep_0),
        .O(p_0_in__2[3]));
  FDRE \stall_counter_reg[0] 
       (.C(clk),
        .CE(p_11_in),
        .D(\stall_counter[0]_i_1_n_0 ),
        .Q(stall_counter_reg__0[0]),
        .R(SR));
  FDRE \stall_counter_reg[1] 
       (.C(clk),
        .CE(p_11_in),
        .D(p_0_in__2[1]),
        .Q(stall_counter_reg__0[1]),
        .R(SR));
  FDRE \stall_counter_reg[2] 
       (.C(clk),
        .CE(p_11_in),
        .D(p_0_in__2[2]),
        .Q(stall_counter_reg__0[2]),
        .R(SR));
  FDRE \stall_counter_reg[3] 
       (.C(clk),
        .CE(p_11_in),
        .D(p_0_in__2[3]),
        .Q(stall_counter_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_2__2 
       (.I0(sinkD_io_q_valid),
        .I1(valid_1),
        .O(valid_1_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLAtomicAutomata
   (muxStateEarly_1,
    muxStateEarly_0,
    \d_first_counter_reg[2]_0 ,
    \d_first_counter_reg[2]_1 ,
    \d_first_counter_reg[2]_2 ,
    \ram_data_reg[30] ,
    \ram_data_reg[29] ,
    \ram_data_reg[28] ,
    \ram_data_reg[27] ,
    \ram_data_reg[26] ,
    \ram_data_reg[25] ,
    \ram_data_reg[24] ,
    \ram_data_reg[22] ,
    \ram_data_reg[21] ,
    \ram_data_reg[20] ,
    \ram_data_reg[19] ,
    \ram_data_reg[18] ,
    \ram_data_reg[17] ,
    \ram_data_reg[16] ,
    \ram_data_reg[14] ,
    \ram_data_reg[13] ,
    \ram_data_reg[12] ,
    \ram_data_reg[11] ,
    \ram_data_reg[10] ,
    \ram_data_reg[9] ,
    \ram_data_reg[8] ,
    \ram_data_reg[6] ,
    \ram_data_reg[5] ,
    \ram_data_reg[4] ,
    \ram_data_reg[3] ,
    \ram_data_reg[2] ,
    \ram_data_reg[1] ,
    \ram_data_reg[0] ,
    \saved_data_reg[63] ,
    \saved_data_reg[62] ,
    \saved_data_reg[61] ,
    \saved_data_reg[60] ,
    \saved_data_reg[59] ,
    \saved_data_reg[58] ,
    \saved_data_reg[57] ,
    \saved_data_reg[56] ,
    \saved_data_reg[54] ,
    \saved_data_reg[53] ,
    \saved_data_reg[52] ,
    \saved_data_reg[51] ,
    \saved_data_reg[50] ,
    \saved_data_reg[49] ,
    \saved_data_reg[48] ,
    \saved_data_reg[46] ,
    \saved_data_reg[45] ,
    \saved_data_reg[44] ,
    \saved_data_reg[43] ,
    \saved_data_reg[42] ,
    \saved_data_reg[41] ,
    \saved_data_reg[40] ,
    \saved_data_reg[38] ,
    \saved_data_reg[37] ,
    \saved_data_reg[36] ,
    \saved_data_reg[35] ,
    \saved_data_reg[34] ,
    \saved_data_reg[33] ,
    \saved_data_reg[32] ,
    cam_d_0_denied,
    count_9_reg,
    \enq_ptr_value_reg[4] ,
    count_9_reg_0,
    \enq_ptr_value_reg[4]_0 ,
    count_9_reg_1,
    \enq_ptr_value_reg[4]_1 ,
    E,
    \enq_ptr_value_reg[4]_2 ,
    do_enq,
    count_9_reg_2,
    do_enq_0,
    count_9_reg_3,
    do_enq_1,
    count_9_reg_4,
    do_enq_2,
    \stalls_id_3_reg[1] ,
    atomics_auto_in_a_ready,
    cam_d_0_data,
    \saved_opcode_reg[2] ,
    d_replace,
    p_0_in5_in,
    xbar_auto_in_a_bits_address,
    \ram_id_reg[3] ,
    \saved_source_reg[6] ,
    \ram_id_reg[0] ,
    \beatsLeft_reg[1]_0 ,
    indexes_lo_55,
    indexes_lo_47,
    indexes_lo_39,
    indexes_lo_31,
    indexes_lo_23,
    indexes_lo_15,
    indexes_lo_7,
    \ram_data_reg[63] ,
    axi4index_1_auto_in_arvalid,
    \enq_ptr_value_reg[4]_3 ,
    \enq_ptr_value_reg[4]_4 ,
    axi4index_1_auto_in_awvalid,
    \io_axi4_0_awid[0] ,
    xbar_auto_in_a_bits_source,
    count_15_reg,
    count_14_reg,
    count_13_reg,
    count_11_reg,
    count_10_reg,
    count_12_reg,
    count_9_reg_5,
    count_16_reg,
    io_enq_bits_extra_id,
    \ram_extra_id_reg[0] ,
    \ram_id_reg[3]_0 ,
    maybe_full_reg,
    deq_io_enq_valid,
    maybe_full_reg_0,
    out_arw_valid,
    \count_1_reg[0] ,
    \count_1_reg[0]_0 ,
    \count_2_reg[0] ,
    \count_3_reg[0] ,
    \count_4_reg[0] ,
    \count_5_reg[0] ,
    \count_6_reg[0] ,
    \count_7_reg[0] ,
    \counter_reg[2] ,
    xbar_auto_in_a_bits_opcode,
    write_6_reg,
    write_5_reg,
    write_4_reg,
    write_3_reg,
    write_2_reg,
    write_1_reg,
    write_reg,
    latch,
    io_axi4_0_araddr,
    \saved_source_reg[0] ,
    \saved_source_reg[0]_0 ,
    io_axi4_0_wvalid,
    count_901_out,
    count_1002_out,
    count_1103_out,
    count_1204_out,
    count_1305_out,
    count_1406_out,
    count_1507_out,
    count_1608_out,
    count_1709_out,
    count_18010_out,
    count_19011_out,
    count_20012_out,
    count_21013_out,
    count_22014_out,
    count_23015_out,
    \counter_reg[1] ,
    xbar_auto_in_a_bits_size,
    io_axi4_0_arlen,
    \ram_len_reg[3] ,
    \counter_reg[2]_0 ,
    a_isPut,
    io_enq_bits_tl_state_source,
    \ram_size_reg[1] ,
    \ram_id_reg[1] ,
    p_29_in,
    \cam_a_0_bits_opcode_reg[0]_0 ,
    p_30_in,
    atomics_auto_in_d_bits_data,
    atomics_auto_in_d_bits_opcode,
    d_first,
    d_drop,
    \ram_strb_reg[7] ,
    \a_first_counter_reg[2] ,
    \q_last_count_reg[4] ,
    full_reg,
    xbar_auto_out_1_a_valid,
    \ram_source_reg[5] ,
    count_9_reg_6,
    count_9_reg_7,
    count_9_reg_8,
    count_9_reg_9,
    count_9_reg_10,
    count_9_reg_11,
    io_axi4_0_arvalid,
    io_axi4_0_awvalid,
    resetn_0,
    clk,
    \d_first_counter_reg[1]_0 ,
    \d_first_counter_reg[0]_0 ,
    cam_a_0_fifoId,
    D,
    bypass_reg_rep,
    mbypass_auto_in_1_a_bits_data,
    full_reg_0,
    hints_auto_in_a_bits_mask,
    fixer_1_auto_in_a_bits_opcode,
    CO,
    cam_d_0_denied_reg_0,
    Q,
    \enq_ptr_value_reg[4]_5 ,
    \enq_ptr_value_reg[4]_6 ,
    maybe_full_reg_1,
    maybe_full_reg_2,
    maybe_full_reg_3,
    maybe_full_reg_4,
    \enq_ptr_value_reg[4]_7 ,
    \enq_ptr_value_reg[4]_8 ,
    \enq_ptr_value_reg[4]_9 ,
    full_reg_1,
    muxStateEarly_0_3,
    xbar_auto_in_d_bits_opcode,
    xbar_auto_in_d_bits_source,
    \cam_a_0_bits_source_reg[0]_0 ,
    \cam_a_0_bits_source_reg[3]_0 ,
    \cam_a_0_bits_source_reg[6]_0 ,
    fixer_1_auto_in_a_bits_source,
    p_31_in,
    bypass,
    io_axi4_0_arready,
    \ram_id_reg[3]_1 ,
    \ram_id_reg[2] ,
    maybe_full_reg_5,
    maybe_full_reg_6,
    maybe_full_reg_7,
    io_axi4_0_awready,
    maybe_full_reg_8,
    maybe_full_reg_9,
    maybe_full_reg_10,
    full_reg_2,
    \ram_id_reg[4] ,
    maybe_full_reg_11,
    state_1_reg_0,
    \cam_a_0_bits_source_reg[2]_0 ,
    maybe_full,
    io_axi4_0_wready,
    queue_arw_deq_io_deq_ready,
    \count_1_reg[4] ,
    \b_delay_reg[0] ,
    \count_2_reg[0]_0 ,
    \b_delay_reg[0]_0 ,
    \count_3_reg[0]_0 ,
    \b_delay_reg[0]_1 ,
    \count_4_reg[4] ,
    \b_delay_reg[0]_2 ,
    \count_5_reg[4] ,
    \b_delay_reg[0]_3 ,
    \count_6_reg[4] ,
    \b_delay_reg[0]_4 ,
    \count_7_reg[4] ,
    \b_delay_reg[0]_5 ,
    doneAW,
    write_6,
    write_5,
    write_4,
    write_3,
    write_2,
    write_1,
    write,
    ram_wen,
    \saved_size_reg[2] ,
    full_reg_3,
    state_0_reg_0,
    d_ackd,
    resetn,
    fixer_1_auto_in_a_bits_address,
    \ram_addr_reg[29] ,
    maybe_full_4,
    full,
    \b_delay_reg[0]_6 ,
    \b_delay_reg[0]_7 ,
    count_9,
    \b_delay_reg[0]_8 ,
    count_10,
    \b_delay_reg[0]_9 ,
    count_11,
    \b_delay_reg[0]_10 ,
    count_12,
    \b_delay_reg[0]_11 ,
    count_13,
    \b_delay_reg[0]_12 ,
    count_14,
    \b_delay_reg[0]_13 ,
    count_15,
    \b_delay_reg[0]_14 ,
    count_16,
    \b_delay_reg[0]_15 ,
    count_17,
    count_18,
    count_19,
    count_20,
    count_21,
    count_22,
    count_23,
    \ram_len_reg[3]_0 ,
    \count_3_reg[4] ,
    count_13_reg_0,
    write_1_reg_0,
    \count_1_reg[0]_1 ,
    a_first,
    \count_4_reg[0]_0 ,
    \count_6_reg[0]_0 ,
    \count_5_reg[0]_0 ,
    \count_7_reg[0]_0 ,
    \ram_echo_tl_state_source_reg[5] ,
    state_1_reg_1,
    maybe_full_reg_12,
    io_axi4_0_rdata,
    \ram_source_reg[1] ,
    \b_delay_reg[0]_16 ,
    \ram_source_reg[2] ,
    \b_delay_reg[0]_17 ,
    chiplink_auto_mbypass_out_a_bits_data,
    saved_address,
    full_reg_4,
    chiplink_auto_mbypass_out_a_bits_address,
    saved_size,
    chiplink_auto_mbypass_out_a_bits_size,
    \saved_size_reg[1] ,
    \cdc_reg_reg[10] ,
    bypass_reg_rep_0,
    saved_source,
    \cdc_reg_reg[15] ,
    chiplink_auto_mbypass_out_a_bits_source,
    a_isSupported,
    a_id,
    \a_first_counter_reg[2]_0 ,
    repeat_count_reg,
    \saved_source_reg[5] ,
    maybe_full_reg_13,
    maybe_full_reg_14,
    \ram_id_reg[1]_0 ,
    \cdc_reg_reg[7] ,
    \state_reg[0] ,
    \r_2_reg[1] ,
    bypass_reg_rep_1,
    fixer_1_auto_in_a_bits_param,
    state,
    \saved_size_reg[0] ,
    \saved_size_reg[1]_0 ,
    chiplink_auto_mbypass_out_a_bits_param,
    \cdc_reg_reg[6] );
  output muxStateEarly_1;
  output muxStateEarly_0;
  output \d_first_counter_reg[2]_0 ;
  output \d_first_counter_reg[2]_1 ;
  output \d_first_counter_reg[2]_2 ;
  output [0:0]\ram_data_reg[30] ;
  output [0:0]\ram_data_reg[29] ;
  output [0:0]\ram_data_reg[28] ;
  output [0:0]\ram_data_reg[27] ;
  output [0:0]\ram_data_reg[26] ;
  output [0:0]\ram_data_reg[25] ;
  output [0:0]\ram_data_reg[24] ;
  output [0:0]\ram_data_reg[22] ;
  output [0:0]\ram_data_reg[21] ;
  output [0:0]\ram_data_reg[20] ;
  output [0:0]\ram_data_reg[19] ;
  output [0:0]\ram_data_reg[18] ;
  output [0:0]\ram_data_reg[17] ;
  output [0:0]\ram_data_reg[16] ;
  output [0:0]\ram_data_reg[14] ;
  output [0:0]\ram_data_reg[13] ;
  output [0:0]\ram_data_reg[12] ;
  output [0:0]\ram_data_reg[11] ;
  output [0:0]\ram_data_reg[10] ;
  output [0:0]\ram_data_reg[9] ;
  output [0:0]\ram_data_reg[8] ;
  output [0:0]\ram_data_reg[6] ;
  output [0:0]\ram_data_reg[5] ;
  output [0:0]\ram_data_reg[4] ;
  output [0:0]\ram_data_reg[3] ;
  output [0:0]\ram_data_reg[2] ;
  output [0:0]\ram_data_reg[1] ;
  output [0:0]\ram_data_reg[0] ;
  output [0:0]\saved_data_reg[63] ;
  output [0:0]\saved_data_reg[62] ;
  output [0:0]\saved_data_reg[61] ;
  output [0:0]\saved_data_reg[60] ;
  output [0:0]\saved_data_reg[59] ;
  output [0:0]\saved_data_reg[58] ;
  output [0:0]\saved_data_reg[57] ;
  output [0:0]\saved_data_reg[56] ;
  output [0:0]\saved_data_reg[54] ;
  output [0:0]\saved_data_reg[53] ;
  output [0:0]\saved_data_reg[52] ;
  output [0:0]\saved_data_reg[51] ;
  output [0:0]\saved_data_reg[50] ;
  output [0:0]\saved_data_reg[49] ;
  output [0:0]\saved_data_reg[48] ;
  output [0:0]\saved_data_reg[46] ;
  output [0:0]\saved_data_reg[45] ;
  output [0:0]\saved_data_reg[44] ;
  output [0:0]\saved_data_reg[43] ;
  output [0:0]\saved_data_reg[42] ;
  output [0:0]\saved_data_reg[41] ;
  output [0:0]\saved_data_reg[40] ;
  output [0:0]\saved_data_reg[38] ;
  output [0:0]\saved_data_reg[37] ;
  output [0:0]\saved_data_reg[36] ;
  output [0:0]\saved_data_reg[35] ;
  output [0:0]\saved_data_reg[34] ;
  output [0:0]\saved_data_reg[33] ;
  output [0:0]\saved_data_reg[32] ;
  output cam_d_0_denied;
  output count_9_reg;
  output \enq_ptr_value_reg[4] ;
  output count_9_reg_0;
  output \enq_ptr_value_reg[4]_0 ;
  output count_9_reg_1;
  output \enq_ptr_value_reg[4]_1 ;
  output [0:0]E;
  output \enq_ptr_value_reg[4]_2 ;
  output do_enq;
  output count_9_reg_2;
  output do_enq_0;
  output count_9_reg_3;
  output do_enq_1;
  output count_9_reg_4;
  output do_enq_2;
  output \stalls_id_3_reg[1] ;
  output atomics_auto_in_a_ready;
  output cam_d_0_data;
  output [0:0]\saved_opcode_reg[2] ;
  output d_replace;
  output p_0_in5_in;
  output [31:0]xbar_auto_in_a_bits_address;
  output \ram_id_reg[3] ;
  output [4:0]\saved_source_reg[6] ;
  output \ram_id_reg[0] ;
  output \beatsLeft_reg[1]_0 ;
  output indexes_lo_55;
  output indexes_lo_47;
  output indexes_lo_39;
  output indexes_lo_31;
  output indexes_lo_23;
  output indexes_lo_15;
  output indexes_lo_7;
  output [63:0]\ram_data_reg[63] ;
  output axi4index_1_auto_in_arvalid;
  output \enq_ptr_value_reg[4]_3 ;
  output \enq_ptr_value_reg[4]_4 ;
  output axi4index_1_auto_in_awvalid;
  output \io_axi4_0_awid[0] ;
  output [6:0]xbar_auto_in_a_bits_source;
  output count_15_reg;
  output count_14_reg;
  output count_13_reg;
  output count_11_reg;
  output count_10_reg;
  output count_12_reg;
  output count_9_reg_5;
  output count_16_reg;
  output io_enq_bits_extra_id;
  output \ram_extra_id_reg[0] ;
  output \ram_id_reg[3]_0 ;
  output maybe_full_reg;
  output deq_io_enq_valid;
  output maybe_full_reg_0;
  output out_arw_valid;
  output [0:0]\count_1_reg[0] ;
  output \count_1_reg[0]_0 ;
  output [0:0]\count_2_reg[0] ;
  output [0:0]\count_3_reg[0] ;
  output [0:0]\count_4_reg[0] ;
  output [0:0]\count_5_reg[0] ;
  output [0:0]\count_6_reg[0] ;
  output [0:0]\count_7_reg[0] ;
  output [0:0]\counter_reg[2] ;
  output [0:0]xbar_auto_in_a_bits_opcode;
  output write_6_reg;
  output write_5_reg;
  output write_4_reg;
  output write_3_reg;
  output write_2_reg;
  output write_1_reg;
  output write_reg;
  output latch;
  output [28:0]io_axi4_0_araddr;
  output [0:0]\saved_source_reg[0] ;
  output \saved_source_reg[0]_0 ;
  output io_axi4_0_wvalid;
  output count_901_out;
  output count_1002_out;
  output count_1103_out;
  output count_1204_out;
  output count_1305_out;
  output count_1406_out;
  output count_1507_out;
  output count_1608_out;
  output count_1709_out;
  output count_18010_out;
  output count_19011_out;
  output count_20012_out;
  output count_21013_out;
  output count_22014_out;
  output count_23015_out;
  output \counter_reg[1] ;
  output [2:0]xbar_auto_in_a_bits_size;
  output [1:0]io_axi4_0_arlen;
  output [2:0]\ram_len_reg[3] ;
  output \counter_reg[2]_0 ;
  output a_isPut;
  output [2:0]io_enq_bits_tl_state_source;
  output [1:0]\ram_size_reg[1] ;
  output \ram_id_reg[1] ;
  output p_29_in;
  output \cam_a_0_bits_opcode_reg[0]_0 ;
  output p_30_in;
  output [61:0]atomics_auto_in_d_bits_data;
  output [0:0]atomics_auto_in_d_bits_opcode;
  output d_first;
  output d_drop;
  output [7:0]\ram_strb_reg[7] ;
  output \a_first_counter_reg[2] ;
  output \q_last_count_reg[4] ;
  output full_reg;
  output xbar_auto_out_1_a_valid;
  output [2:0]\ram_source_reg[5] ;
  output count_9_reg_6;
  output count_9_reg_7;
  output count_9_reg_8;
  output count_9_reg_9;
  output count_9_reg_10;
  output count_9_reg_11;
  output io_axi4_0_arvalid;
  output io_axi4_0_awvalid;
  input resetn_0;
  input clk;
  input \d_first_counter_reg[1]_0 ;
  input \d_first_counter_reg[0]_0 ;
  input cam_a_0_fifoId;
  input [31:0]D;
  input bypass_reg_rep;
  input [31:0]mbypass_auto_in_1_a_bits_data;
  input full_reg_0;
  input [7:0]hints_auto_in_a_bits_mask;
  input [0:0]fixer_1_auto_in_a_bits_opcode;
  input [0:0]CO;
  input cam_d_0_denied_reg_0;
  input [0:0]Q;
  input [0:0]\enq_ptr_value_reg[4]_5 ;
  input [0:0]\enq_ptr_value_reg[4]_6 ;
  input maybe_full_reg_1;
  input maybe_full_reg_2;
  input maybe_full_reg_3;
  input maybe_full_reg_4;
  input [0:0]\enq_ptr_value_reg[4]_7 ;
  input [0:0]\enq_ptr_value_reg[4]_8 ;
  input [0:0]\enq_ptr_value_reg[4]_9 ;
  input full_reg_1;
  input muxStateEarly_0_3;
  input [2:0]xbar_auto_in_d_bits_opcode;
  input [2:0]xbar_auto_in_d_bits_source;
  input \cam_a_0_bits_source_reg[0]_0 ;
  input \cam_a_0_bits_source_reg[3]_0 ;
  input \cam_a_0_bits_source_reg[6]_0 ;
  input [6:0]fixer_1_auto_in_a_bits_source;
  input p_31_in;
  input bypass;
  input io_axi4_0_arready;
  input \ram_id_reg[3]_1 ;
  input \ram_id_reg[2] ;
  input maybe_full_reg_5;
  input maybe_full_reg_6;
  input maybe_full_reg_7;
  input io_axi4_0_awready;
  input maybe_full_reg_8;
  input maybe_full_reg_9;
  input maybe_full_reg_10;
  input full_reg_2;
  input [1:0]\ram_id_reg[4] ;
  input maybe_full_reg_11;
  input state_1_reg_0;
  input \cam_a_0_bits_source_reg[2]_0 ;
  input maybe_full;
  input io_axi4_0_wready;
  input queue_arw_deq_io_deq_ready;
  input [1:0]\count_1_reg[4] ;
  input \b_delay_reg[0] ;
  input [0:0]\count_2_reg[0]_0 ;
  input \b_delay_reg[0]_0 ;
  input [0:0]\count_3_reg[0]_0 ;
  input \b_delay_reg[0]_1 ;
  input [1:0]\count_4_reg[4] ;
  input \b_delay_reg[0]_2 ;
  input [1:0]\count_5_reg[4] ;
  input \b_delay_reg[0]_3 ;
  input [1:0]\count_6_reg[4] ;
  input \b_delay_reg[0]_4 ;
  input [1:0]\count_7_reg[4] ;
  input \b_delay_reg[0]_5 ;
  input doneAW;
  input write_6;
  input write_5;
  input write_4;
  input write_3;
  input write_2;
  input write_1;
  input write;
  input ram_wen;
  input [2:0]\saved_size_reg[2] ;
  input full_reg_3;
  input state_0_reg_0;
  input d_ackd;
  input resetn;
  input [31:0]fixer_1_auto_in_a_bits_address;
  input [28:0]\ram_addr_reg[29] ;
  input maybe_full_4;
  input full;
  input \b_delay_reg[0]_6 ;
  input \b_delay_reg[0]_7 ;
  input count_9;
  input \b_delay_reg[0]_8 ;
  input count_10;
  input \b_delay_reg[0]_9 ;
  input count_11;
  input \b_delay_reg[0]_10 ;
  input count_12;
  input \b_delay_reg[0]_11 ;
  input count_13;
  input \b_delay_reg[0]_12 ;
  input count_14;
  input \b_delay_reg[0]_13 ;
  input count_15;
  input \b_delay_reg[0]_14 ;
  input count_16;
  input \b_delay_reg[0]_15 ;
  input count_17;
  input count_18;
  input count_19;
  input count_20;
  input count_21;
  input count_22;
  input count_23;
  input [1:0]\ram_len_reg[3]_0 ;
  input \count_3_reg[4] ;
  input count_13_reg_0;
  input write_1_reg_0;
  input \count_1_reg[0]_1 ;
  input a_first;
  input \count_4_reg[0]_0 ;
  input \count_6_reg[0]_0 ;
  input \count_5_reg[0]_0 ;
  input \count_7_reg[0]_0 ;
  input [2:0]\ram_echo_tl_state_source_reg[5] ;
  input state_1_reg_1;
  input maybe_full_reg_12;
  input [63:0]io_axi4_0_rdata;
  input \ram_source_reg[1] ;
  input \b_delay_reg[0]_16 ;
  input \ram_source_reg[2] ;
  input \b_delay_reg[0]_17 ;
  input [16:0]chiplink_auto_mbypass_out_a_bits_data;
  input [2:0]saved_address;
  input full_reg_4;
  input [2:0]chiplink_auto_mbypass_out_a_bits_address;
  input [0:0]saved_size;
  input [0:0]chiplink_auto_mbypass_out_a_bits_size;
  input \saved_size_reg[1] ;
  input \cdc_reg_reg[10] ;
  input bypass_reg_rep_0;
  input [2:0]saved_source;
  input \cdc_reg_reg[15] ;
  input [1:0]chiplink_auto_mbypass_out_a_bits_source;
  input a_isSupported;
  input [0:0]a_id;
  input \a_first_counter_reg[2]_0 ;
  input repeat_count_reg;
  input [2:0]\saved_source_reg[5] ;
  input maybe_full_reg_13;
  input maybe_full_reg_14;
  input \ram_id_reg[1]_0 ;
  input [1:0]\cdc_reg_reg[7] ;
  input \state_reg[0] ;
  input [1:0]\r_2_reg[1] ;
  input bypass_reg_rep_1;
  input [0:0]fixer_1_auto_in_a_bits_param;
  input [1:0]state;
  input \saved_size_reg[0] ;
  input \saved_size_reg[1]_0 ;
  input [2:0]chiplink_auto_mbypass_out_a_bits_param;
  input [0:0]\cdc_reg_reg[6] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [5:0]_T_38;
  wire _readys_T;
  wire [7:5]_signext_a_T_8;
  wire [7:5]_signext_d_T_8;
  wire a_first;
  wire \a_first_counter_reg[2] ;
  wire \a_first_counter_reg[2]_0 ;
  wire [0:0]a_id;
  wire a_isPut;
  wire a_isSupported;
  wire allowed_1;
  wire atomics_auto_in_a_ready;
  wire [61:0]atomics_auto_in_d_bits_data;
  wire [0:0]atomics_auto_in_d_bits_opcode;
  wire axi4index_1_auto_in_arvalid;
  wire axi4index_1_auto_in_awvalid;
  wire \b_delay_reg[0] ;
  wire \b_delay_reg[0]_0 ;
  wire \b_delay_reg[0]_1 ;
  wire \b_delay_reg[0]_10 ;
  wire \b_delay_reg[0]_11 ;
  wire \b_delay_reg[0]_12 ;
  wire \b_delay_reg[0]_13 ;
  wire \b_delay_reg[0]_14 ;
  wire \b_delay_reg[0]_15 ;
  wire \b_delay_reg[0]_16 ;
  wire \b_delay_reg[0]_17 ;
  wire \b_delay_reg[0]_2 ;
  wire \b_delay_reg[0]_3 ;
  wire \b_delay_reg[0]_4 ;
  wire \b_delay_reg[0]_5 ;
  wire \b_delay_reg[0]_6 ;
  wire \b_delay_reg[0]_7 ;
  wire \b_delay_reg[0]_8 ;
  wire \b_delay_reg[0]_9 ;
  wire \beatsLeft[0]_i_1__1_n_0 ;
  wire \beatsLeft[0]_i_6_n_0 ;
  wire \beatsLeft[1]_i_1__0_n_0 ;
  wire \beatsLeft[2]_i_1__1_n_0 ;
  wire \beatsLeft[2]_i_2__2_n_0 ;
  wire \beatsLeft_reg[1]_0 ;
  wire \beatsLeft_reg_n_0_[0] ;
  wire \beatsLeft_reg_n_0_[1] ;
  wire \beatsLeft_reg_n_0_[2] ;
  wire bypass;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire bypass_reg_rep_1;
  wire \cam_a_0_bits_address_reg_n_0_[0] ;
  wire \cam_a_0_bits_address_reg_n_0_[10] ;
  wire \cam_a_0_bits_address_reg_n_0_[11] ;
  wire \cam_a_0_bits_address_reg_n_0_[12] ;
  wire \cam_a_0_bits_address_reg_n_0_[13] ;
  wire \cam_a_0_bits_address_reg_n_0_[14] ;
  wire \cam_a_0_bits_address_reg_n_0_[15] ;
  wire \cam_a_0_bits_address_reg_n_0_[16] ;
  wire \cam_a_0_bits_address_reg_n_0_[17] ;
  wire \cam_a_0_bits_address_reg_n_0_[18] ;
  wire \cam_a_0_bits_address_reg_n_0_[19] ;
  wire \cam_a_0_bits_address_reg_n_0_[20] ;
  wire \cam_a_0_bits_address_reg_n_0_[21] ;
  wire \cam_a_0_bits_address_reg_n_0_[22] ;
  wire \cam_a_0_bits_address_reg_n_0_[23] ;
  wire \cam_a_0_bits_address_reg_n_0_[24] ;
  wire \cam_a_0_bits_address_reg_n_0_[25] ;
  wire \cam_a_0_bits_address_reg_n_0_[26] ;
  wire \cam_a_0_bits_address_reg_n_0_[27] ;
  wire \cam_a_0_bits_address_reg_n_0_[28] ;
  wire \cam_a_0_bits_address_reg_n_0_[29] ;
  wire \cam_a_0_bits_address_reg_n_0_[30] ;
  wire \cam_a_0_bits_address_reg_n_0_[31] ;
  wire \cam_a_0_bits_address_reg_n_0_[3] ;
  wire \cam_a_0_bits_address_reg_n_0_[4] ;
  wire \cam_a_0_bits_address_reg_n_0_[5] ;
  wire \cam_a_0_bits_address_reg_n_0_[6] ;
  wire \cam_a_0_bits_address_reg_n_0_[7] ;
  wire \cam_a_0_bits_address_reg_n_0_[8] ;
  wire \cam_a_0_bits_address_reg_n_0_[9] ;
  wire cam_a_0_bits_opcode;
  wire \cam_a_0_bits_opcode_reg[0]_0 ;
  wire \cam_a_0_bits_param_reg_n_0_[0] ;
  wire [2:0]cam_a_0_bits_size;
  wire [2:1]cam_a_0_bits_source;
  wire \cam_a_0_bits_source_reg[0]_0 ;
  wire \cam_a_0_bits_source_reg[2]_0 ;
  wire \cam_a_0_bits_source_reg[3]_0 ;
  wire \cam_a_0_bits_source_reg[6]_0 ;
  wire cam_a_0_fifoId;
  wire cam_a_0_fifoId_reg_n_0;
  wire [3:1]cam_a_0_lut;
  wire \cam_a_0_lut[1]_i_1_n_0 ;
  wire \cam_a_0_lut[3]_i_1_n_0 ;
  wire cam_d_0_data;
  wire \cam_d_0_data[63]_i_1_n_0 ;
  wire \cam_d_0_data[63]_i_3_n_0 ;
  wire \cam_d_0_data[63]_i_4_n_0 ;
  wire \cam_d_0_data[63]_i_6_n_0 ;
  wire cam_d_0_denied;
  wire cam_d_0_denied_reg_0;
  wire [1:0]cam_s_0_state;
  wire \cam_s_0_state[0]_i_1_n_0 ;
  wire \cam_s_0_state[1]_i_1_n_0 ;
  wire \cam_s_0_state[1]_i_3_n_0 ;
  wire \cam_s_0_state[1]_i_4_n_0 ;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[15] ;
  wire [0:0]\cdc_reg_reg[6] ;
  wire [1:0]\cdc_reg_reg[7] ;
  wire [2:0]chiplink_auto_mbypass_out_a_bits_address;
  wire [16:0]chiplink_auto_mbypass_out_a_bits_data;
  wire [2:0]chiplink_auto_mbypass_out_a_bits_param;
  wire [0:0]chiplink_auto_mbypass_out_a_bits_size;
  wire [1:0]chiplink_auto_mbypass_out_a_bits_source;
  wire clk;
  wire count_10;
  wire count_1002_out;
  wire count_10_reg;
  wire count_11;
  wire count_1103_out;
  wire count_11_reg;
  wire count_12;
  wire count_1204_out;
  wire count_12_reg;
  wire count_13;
  wire count_1305_out;
  wire count_13_reg;
  wire count_13_reg_0;
  wire count_14;
  wire count_1406_out;
  wire count_14_reg;
  wire count_15;
  wire count_1507_out;
  wire count_15_reg;
  wire count_16;
  wire count_1608_out;
  wire count_16_i_2_n_0;
  wire count_16_reg;
  wire count_17;
  wire count_1709_out;
  wire count_18;
  wire count_18010_out;
  wire count_19;
  wire count_19011_out;
  wire [0:0]\count_1_reg[0] ;
  wire \count_1_reg[0]_0 ;
  wire \count_1_reg[0]_1 ;
  wire [1:0]\count_1_reg[4] ;
  wire count_20;
  wire count_20012_out;
  wire count_21;
  wire count_21013_out;
  wire count_22;
  wire count_22014_out;
  wire count_23;
  wire count_23015_out;
  wire count_23_i_2_n_0;
  wire [0:0]\count_2_reg[0] ;
  wire [0:0]\count_2_reg[0]_0 ;
  wire [0:0]\count_3_reg[0] ;
  wire [0:0]\count_3_reg[0]_0 ;
  wire \count_3_reg[4] ;
  wire [0:0]\count_4_reg[0] ;
  wire \count_4_reg[0]_0 ;
  wire [1:0]\count_4_reg[4] ;
  wire [0:0]\count_5_reg[0] ;
  wire \count_5_reg[0]_0 ;
  wire [1:0]\count_5_reg[4] ;
  wire [0:0]\count_6_reg[0] ;
  wire \count_6_reg[0]_0 ;
  wire [1:0]\count_6_reg[4] ;
  wire [0:0]\count_7_reg[0] ;
  wire \count_7_reg[0]_0 ;
  wire [1:0]\count_7_reg[4] ;
  wire count_9;
  wire count_901_out;
  wire count_9_reg;
  wire count_9_reg_0;
  wire count_9_reg_1;
  wire count_9_reg_10;
  wire count_9_reg_11;
  wire count_9_reg_2;
  wire count_9_reg_3;
  wire count_9_reg_4;
  wire count_9_reg_5;
  wire count_9_reg_6;
  wire count_9_reg_7;
  wire count_9_reg_8;
  wire count_9_reg_9;
  wire \counter_reg[1] ;
  wire [0:0]\counter_reg[2] ;
  wire \counter_reg[2]_0 ;
  wire d_ackd;
  wire d_drop;
  wire d_first;
  wire \d_first_counter[2]_i_1_n_0 ;
  wire \d_first_counter[2]_i_3__0_n_0 ;
  wire \d_first_counter_reg[0]_0 ;
  wire \d_first_counter_reg[1]_0 ;
  wire \d_first_counter_reg[2]_0 ;
  wire \d_first_counter_reg[2]_1 ;
  wire \d_first_counter_reg[2]_2 ;
  wire d_replace;
  wire [63:0]data1;
  wire deq_io_enq_valid;
  wire do_enq;
  wire do_enq_0;
  wire do_enq_1;
  wire do_enq_2;
  wire doneAW;
  wire \enq_ptr_value_reg[4] ;
  wire \enq_ptr_value_reg[4]_0 ;
  wire \enq_ptr_value_reg[4]_1 ;
  wire \enq_ptr_value_reg[4]_2 ;
  wire \enq_ptr_value_reg[4]_3 ;
  wire \enq_ptr_value_reg[4]_4 ;
  wire [0:0]\enq_ptr_value_reg[4]_5 ;
  wire [0:0]\enq_ptr_value_reg[4]_6 ;
  wire [0:0]\enq_ptr_value_reg[4]_7 ;
  wire [0:0]\enq_ptr_value_reg[4]_8 ;
  wire [0:0]\enq_ptr_value_reg[4]_9 ;
  wire [31:0]fixer_1_auto_in_a_bits_address;
  wire [0:0]fixer_1_auto_in_a_bits_opcode;
  wire [0:0]fixer_1_auto_in_a_bits_param;
  wire [6:0]fixer_1_auto_in_a_bits_source;
  wire full;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire [7:0]hints_auto_in_a_bits_mask;
  wire idle;
  wire [1:1]indexes_0;
  wire [1:1]indexes_1;
  wire [1:1]indexes_10;
  wire [1:1]indexes_11;
  wire [1:1]indexes_12;
  wire [1:1]indexes_13;
  wire [1:1]indexes_14;
  wire [1:1]indexes_16;
  wire [1:1]indexes_17;
  wire [1:1]indexes_18;
  wire [1:1]indexes_19;
  wire [1:1]indexes_2;
  wire [1:1]indexes_20;
  wire [1:1]indexes_21;
  wire [1:1]indexes_22;
  wire [1:1]indexes_24;
  wire [1:1]indexes_25;
  wire [1:1]indexes_26;
  wire [1:1]indexes_27;
  wire [1:1]indexes_28;
  wire [1:1]indexes_29;
  wire [1:1]indexes_3;
  wire [1:1]indexes_30;
  wire [1:1]indexes_32;
  wire [1:1]indexes_33;
  wire [1:1]indexes_34;
  wire [1:1]indexes_35;
  wire [1:1]indexes_36;
  wire [1:1]indexes_37;
  wire [1:1]indexes_38;
  wire [1:1]indexes_4;
  wire [1:1]indexes_40;
  wire [1:1]indexes_41;
  wire [1:1]indexes_42;
  wire [1:1]indexes_43;
  wire [1:1]indexes_44;
  wire [1:1]indexes_45;
  wire [1:1]indexes_46;
  wire [1:1]indexes_48;
  wire [1:1]indexes_49;
  wire [1:1]indexes_5;
  wire [1:1]indexes_50;
  wire [1:1]indexes_51;
  wire [1:1]indexes_52;
  wire [1:1]indexes_53;
  wire [1:1]indexes_54;
  wire [1:1]indexes_56;
  wire [1:1]indexes_57;
  wire [1:1]indexes_58;
  wire [1:1]indexes_59;
  wire [1:1]indexes_6;
  wire [1:1]indexes_60;
  wire [1:1]indexes_61;
  wire [1:1]indexes_62;
  wire [1:1]indexes_63;
  wire [1:1]indexes_8;
  wire [1:1]indexes_9;
  wire indexes_hi_15;
  wire indexes_hi_23;
  wire indexes_hi_31;
  wire indexes_hi_39;
  wire indexes_hi_47;
  wire indexes_hi_55;
  wire indexes_hi_7;
  wire indexes_lo_15;
  wire indexes_lo_23;
  wire indexes_lo_31;
  wire indexes_lo_39;
  wire indexes_lo_47;
  wire indexes_lo_55;
  wire indexes_lo_7;
  wire [28:0]io_axi4_0_araddr;
  wire [1:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire io_axi4_0_arvalid;
  wire \io_axi4_0_awid[0] ;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid;
  wire [63:0]io_axi4_0_rdata;
  wire \io_axi4_0_wdata[0]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[0]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[10]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[10]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[11]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[12]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[12]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[13]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[13]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[14]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[14]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[15]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[16]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[16]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[17]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[17]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[18]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[18]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[19]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[1]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[1]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[20]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[20]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[21]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[21]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[22]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[22]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_14_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[23]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[24]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[24]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[25]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[25]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[26]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[26]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[27]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[28]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[28]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[29]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[29]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[2]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[2]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[30]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[30]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[31]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[32]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[32]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[33]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[33]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[34]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[34]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_13_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_5_n_1 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_5_n_2 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_5_n_3 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[35]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[36]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[36]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[37]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[37]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[38]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[38]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_13_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_5_n_1 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_5_n_2 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_5_n_3 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[39]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[3]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[40]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[40]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[41]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[41]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[42]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[42]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[43]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[44]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[44]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[45]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[45]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[46]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[46]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_13_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_17_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_5_n_1 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_5_n_2 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_5_n_3 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[47]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[48]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[48]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[49]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[49]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[4]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[4]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[50]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[50]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_13_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_5_n_1 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_5_n_2 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_5_n_3 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[51]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[52]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[52]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[53]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[53]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[54]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[54]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_16_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[55]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[56]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[56]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[57]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[57]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[58]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[58]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[59]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[5]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[5]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[60]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[60]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[61]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[61]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[62]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[62]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_20_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[63]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[6]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[6]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_10_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_4_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_4_n_1 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_4_n_2 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_4_n_3 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_5_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_6_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_7_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_8_n_0 ;
  wire \io_axi4_0_wdata[7]_INST_0_i_9_n_0 ;
  wire \io_axi4_0_wdata[8]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[8]_INST_0_i_3_n_0 ;
  wire \io_axi4_0_wdata[9]_INST_0_i_2_n_0 ;
  wire \io_axi4_0_wdata[9]_INST_0_i_3_n_0 ;
  wire io_axi4_0_wready;
  wire io_axi4_0_wvalid;
  wire io_axi4_0_wvalid_INST_0_i_11_n_0;
  wire io_axi4_0_wvalid_INST_0_i_12_n_0;
  wire io_axi4_0_wvalid_INST_0_i_13_n_0;
  wire io_axi4_0_wvalid_INST_0_i_14_n_0;
  wire io_axi4_0_wvalid_INST_0_i_15_n_0;
  wire io_axi4_0_wvalid_INST_0_i_16_n_0;
  wire io_axi4_0_wvalid_INST_0_i_17_n_0;
  wire io_axi4_0_wvalid_INST_0_i_18_n_0;
  wire io_axi4_0_wvalid_INST_0_i_19_n_0;
  wire io_axi4_0_wvalid_INST_0_i_20_n_0;
  wire io_axi4_0_wvalid_INST_0_i_4_n_3;
  wire io_axi4_0_wvalid_INST_0_i_5_n_3;
  wire io_axi4_0_wvalid_INST_0_i_6_n_3;
  wire io_axi4_0_wvalid_INST_0_i_7_n_0;
  wire io_enq_bits_extra_id;
  wire [2:0]io_enq_bits_tl_state_source;
  wire latch;
  wire maybe_full;
  wire maybe_full_4;
  wire maybe_full_reg;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_10;
  wire maybe_full_reg_11;
  wire maybe_full_reg_12;
  wire maybe_full_reg_13;
  wire maybe_full_reg_14;
  wire maybe_full_reg_2;
  wire maybe_full_reg_3;
  wire maybe_full_reg_4;
  wire maybe_full_reg_5;
  wire maybe_full_reg_6;
  wire maybe_full_reg_7;
  wire maybe_full_reg_8;
  wire maybe_full_reg_9;
  wire [31:0]mbypass_auto_in_1_a_bits_data;
  wire muxStateEarly_0;
  wire muxStateEarly_0_3;
  wire muxStateEarly_1;
  wire out_arw_valid;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in5_in;
  wire [4:3]p_1_in__0;
  wire p_29_in;
  wire [5:2]p_2_in;
  wire p_30_in;
  wire p_31_in;
  wire [4:3]p_3_in__0;
  wire pick_a;
  wire \q_last_count[4]_i_15_n_0 ;
  wire \q_last_count_reg[4] ;
  wire queue_arw_deq_io_deq_ready;
  wire [1:0]\r_2_reg[1] ;
  wire [28:0]\ram_addr_reg[29] ;
  wire [0:0]\ram_data_reg[0] ;
  wire [0:0]\ram_data_reg[10] ;
  wire [0:0]\ram_data_reg[11] ;
  wire [0:0]\ram_data_reg[12] ;
  wire [0:0]\ram_data_reg[13] ;
  wire [0:0]\ram_data_reg[14] ;
  wire [0:0]\ram_data_reg[16] ;
  wire [0:0]\ram_data_reg[17] ;
  wire [0:0]\ram_data_reg[18] ;
  wire [0:0]\ram_data_reg[19] ;
  wire [0:0]\ram_data_reg[1] ;
  wire [0:0]\ram_data_reg[20] ;
  wire [0:0]\ram_data_reg[21] ;
  wire [0:0]\ram_data_reg[22] ;
  wire [0:0]\ram_data_reg[24] ;
  wire [0:0]\ram_data_reg[25] ;
  wire [0:0]\ram_data_reg[26] ;
  wire [0:0]\ram_data_reg[27] ;
  wire [0:0]\ram_data_reg[28] ;
  wire [0:0]\ram_data_reg[29] ;
  wire [0:0]\ram_data_reg[2] ;
  wire [0:0]\ram_data_reg[30] ;
  wire [0:0]\ram_data_reg[3] ;
  wire [0:0]\ram_data_reg[4] ;
  wire [0:0]\ram_data_reg[5] ;
  wire [63:0]\ram_data_reg[63] ;
  wire [0:0]\ram_data_reg[6] ;
  wire [0:0]\ram_data_reg[8] ;
  wire [0:0]\ram_data_reg[9] ;
  wire [2:0]\ram_echo_tl_state_source_reg[5] ;
  wire \ram_extra_id_reg[0] ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[1] ;
  wire \ram_id_reg[1]_0 ;
  wire \ram_id_reg[2] ;
  wire \ram_id_reg[3] ;
  wire \ram_id_reg[3]_0 ;
  wire \ram_id_reg[3]_1 ;
  wire [1:0]\ram_id_reg[4] ;
  wire [2:0]\ram_len_reg[3] ;
  wire [1:0]\ram_len_reg[3]_0 ;
  wire \ram_opcode[2]_i_5_n_0 ;
  wire \ram_opcode[2]_i_6__0_n_0 ;
  wire \ram_opcode_reg[2]_i_4_n_3 ;
  wire [1:0]\ram_size_reg[1] ;
  wire \ram_source_reg[1] ;
  wire \ram_source_reg[2] ;
  wire [2:0]\ram_source_reg[5] ;
  wire [7:0]\ram_strb_reg[7] ;
  wire ram_wen;
  wire repeat_count_reg;
  wire resetn;
  wire resetn_0;
  wire [2:0]saved_address;
  wire [0:0]\saved_data_reg[32] ;
  wire [0:0]\saved_data_reg[33] ;
  wire [0:0]\saved_data_reg[34] ;
  wire [0:0]\saved_data_reg[35] ;
  wire [0:0]\saved_data_reg[36] ;
  wire [0:0]\saved_data_reg[37] ;
  wire [0:0]\saved_data_reg[38] ;
  wire [0:0]\saved_data_reg[40] ;
  wire [0:0]\saved_data_reg[41] ;
  wire [0:0]\saved_data_reg[42] ;
  wire [0:0]\saved_data_reg[43] ;
  wire [0:0]\saved_data_reg[44] ;
  wire [0:0]\saved_data_reg[45] ;
  wire [0:0]\saved_data_reg[46] ;
  wire [0:0]\saved_data_reg[48] ;
  wire [0:0]\saved_data_reg[49] ;
  wire [0:0]\saved_data_reg[50] ;
  wire [0:0]\saved_data_reg[51] ;
  wire [0:0]\saved_data_reg[52] ;
  wire [0:0]\saved_data_reg[53] ;
  wire [0:0]\saved_data_reg[54] ;
  wire [0:0]\saved_data_reg[56] ;
  wire [0:0]\saved_data_reg[57] ;
  wire [0:0]\saved_data_reg[58] ;
  wire [0:0]\saved_data_reg[59] ;
  wire [0:0]\saved_data_reg[60] ;
  wire [0:0]\saved_data_reg[61] ;
  wire [0:0]\saved_data_reg[62] ;
  wire [0:0]\saved_data_reg[63] ;
  wire [0:0]\saved_opcode_reg[2] ;
  wire [0:0]saved_size;
  wire \saved_size_reg[0] ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[1]_0 ;
  wire [2:0]\saved_size_reg[2] ;
  wire [2:0]saved_source;
  wire [0:0]\saved_source_reg[0] ;
  wire \saved_source_reg[0]_0 ;
  wire [2:0]\saved_source_reg[5] ;
  wire [4:0]\saved_source_reg[6] ;
  wire sel00;
  wire [6:1]signbit_a;
  wire [6:1]signbit_d;
  wire [7:0]source_c_bits_a_mask;
  wire source_c_bits_a_mask_bit;
  wire source_c_bits_a_mask_bit_1;
  wire \stalls_id_3_reg[1] ;
  wire [1:0]state;
  wire state_0;
  wire state_0_reg_0;
  wire state_1;
  wire state_1_reg_0;
  wire state_1_reg_1;
  wire \state_reg[0] ;
  wire \tl2axi4/_bundleIn_0_a_ready_T ;
  wire unsigned_;
  wire wide_mask_hi_hi_hi;
  wire wide_mask_hi_hi_lo;
  wire wide_mask_hi_lo_hi;
  wire wide_mask_hi_lo_lo;
  wire wide_mask_lo_hi_hi;
  wire wide_mask_lo_hi_lo;
  wire wide_mask_lo_lo_hi;
  wire wide_mask_lo_lo_lo;
  wire write;
  wire write_1;
  wire write_1_reg;
  wire write_1_reg_0;
  wire write_2;
  wire write_2_reg;
  wire write_3;
  wire write_3_reg;
  wire write_4;
  wire write_4_reg;
  wire write_5;
  wire write_5_reg;
  wire write_6;
  wire write_6_reg;
  wire write_reg;
  wire \xbar/_requestAIO_T_24 ;
  wire \xbar/_requestAIO_T_4 ;
  wire \xbar/_requestAIO_T_9 ;
  wire \xbar/requestAIO_0_0 ;
  wire \xbar/requestAIO_0_1 ;
  wire [31:0]xbar_auto_in_a_bits_address;
  wire [0:0]xbar_auto_in_a_bits_opcode;
  wire [2:0]xbar_auto_in_a_bits_size;
  wire [6:0]xbar_auto_in_a_bits_source;
  wire xbar_auto_in_a_ready;
  wire xbar_auto_in_a_valid;
  wire [2:0]xbar_auto_in_d_bits_opcode;
  wire [2:0]xbar_auto_in_d_bits_source;
  wire xbar_auto_out_0_a_valid;
  wire xbar_auto_out_1_a_valid;
  wire [3:3]\NLW_io_axi4_0_wdata[63]_INST_0_i_4_CO_UNCONNECTED ;
  wire [3:2]NLW_io_axi4_0_wvalid_INST_0_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_io_axi4_0_wvalid_INST_0_i_4_O_UNCONNECTED;
  wire [3:2]NLW_io_axi4_0_wvalid_INST_0_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_io_axi4_0_wvalid_INST_0_i_5_O_UNCONNECTED;
  wire [3:2]NLW_io_axi4_0_wvalid_INST_0_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_io_axi4_0_wvalid_INST_0_i_6_O_UNCONNECTED;
  wire [3:2]\NLW_ram_opcode_reg[2]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ram_opcode_reg[2]_i_4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \a_first_counter[2]_i_7 
       (.I0(\stalls_id_3_reg[1] ),
        .I1(a_id),
        .O(\a_first_counter_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FF780078)) 
    \beatsLeft[0]_i_1__1 
       (.I0(xbar_auto_in_a_ready),
        .I1(xbar_auto_in_a_valid),
        .I2(\beatsLeft_reg_n_0_[0] ),
        .I3(latch),
        .I4(\saved_size_reg[2] [2]),
        .I5(full_reg_3),
        .O(\beatsLeft[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0200000)) 
    \beatsLeft[0]_i_2 
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(maybe_full_reg_11),
        .I2(\tl2axi4/_bundleIn_0_a_ready_T ),
        .I3(maybe_full_reg_12),
        .I4(\xbar/requestAIO_0_0 ),
        .I5(\beatsLeft[0]_i_6_n_0 ),
        .O(xbar_auto_in_a_ready));
  LUT6 #(
    .INIT(64'hFFFF0C0CFF080808)) 
    \beatsLeft[0]_i_3__2 
       (.I0(state_0),
        .I1(cam_s_0_state[1]),
        .I2(cam_s_0_state[0]),
        .I3(state_1),
        .I4(p_31_in),
        .I5(idle),
        .O(xbar_auto_in_a_valid));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \beatsLeft[0]_i_5 
       (.I0(\xbar/_requestAIO_T_24 ),
        .I1(\xbar/_requestAIO_T_4 ),
        .I2(\xbar/_requestAIO_T_9 ),
        .I3(xbar_auto_in_a_bits_address[30]),
        .I4(xbar_auto_in_a_bits_address[31]),
        .O(\xbar/requestAIO_0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \beatsLeft[0]_i_6 
       (.I0(\xbar/requestAIO_0_1 ),
        .I1(full),
        .I2(maybe_full_4),
        .O(\beatsLeft[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000009F9)) 
    \beatsLeft[1]_i_1__0 
       (.I0(\beatsLeft_reg_n_0_[1] ),
        .I1(\beatsLeft[2]_i_2__2_n_0 ),
        .I2(latch),
        .I3(\saved_size_reg[0] ),
        .I4(full_reg_3),
        .O(\beatsLeft[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA900A9)) 
    \beatsLeft[2]_i_1__1 
       (.I0(\beatsLeft_reg_n_0_[2] ),
        .I1(\beatsLeft[2]_i_2__2_n_0 ),
        .I2(\beatsLeft_reg_n_0_[1] ),
        .I3(latch),
        .I4(\saved_size_reg[1]_0 ),
        .I5(full_reg_3),
        .O(\beatsLeft[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \beatsLeft[2]_i_2__2 
       (.I0(xbar_auto_in_a_ready),
        .I1(xbar_auto_in_a_valid),
        .I2(\beatsLeft_reg_n_0_[0] ),
        .O(\beatsLeft[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \beatsLeft[2]_i_3__1 
       (.I0(\beatsLeft_reg_n_0_[1] ),
        .I1(\beatsLeft_reg_n_0_[0] ),
        .I2(\beatsLeft_reg_n_0_[2] ),
        .I3(xbar_auto_in_a_ready),
        .O(latch));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \beatsLeft[2]_i_6 
       (.I0(p_31_in),
        .I1(cam_s_0_state[0]),
        .I2(cam_s_0_state[1]),
        .O(\beatsLeft_reg[1]_0 ));
  FDRE \beatsLeft_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[0]_i_1__1_n_0 ),
        .Q(\beatsLeft_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \beatsLeft_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[1]_i_1__0_n_0 ),
        .Q(\beatsLeft_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \beatsLeft_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[2]_i_1__1_n_0 ),
        .Q(\beatsLeft_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[0]),
        .Q(\cam_a_0_bits_address_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[10] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[10]),
        .Q(\cam_a_0_bits_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[11] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[11]),
        .Q(\cam_a_0_bits_address_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[12] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[12]),
        .Q(\cam_a_0_bits_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[13] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[13]),
        .Q(\cam_a_0_bits_address_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[14] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[14]),
        .Q(\cam_a_0_bits_address_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[15] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[15]),
        .Q(\cam_a_0_bits_address_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[16] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[16]),
        .Q(\cam_a_0_bits_address_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[17] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[17]),
        .Q(\cam_a_0_bits_address_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[18] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[18]),
        .Q(\cam_a_0_bits_address_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[19] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[19]),
        .Q(\cam_a_0_bits_address_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[1]),
        .Q(source_c_bits_a_mask_bit_1),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[20] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[20]),
        .Q(\cam_a_0_bits_address_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[21] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[21]),
        .Q(\cam_a_0_bits_address_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[22] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[22]),
        .Q(\cam_a_0_bits_address_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[23] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[23]),
        .Q(\cam_a_0_bits_address_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[24] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[24]),
        .Q(\cam_a_0_bits_address_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[25] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[25]),
        .Q(\cam_a_0_bits_address_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[26] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[26]),
        .Q(\cam_a_0_bits_address_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[27] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[27]),
        .Q(\cam_a_0_bits_address_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[28] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[28]),
        .Q(\cam_a_0_bits_address_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[29] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[29]),
        .Q(\cam_a_0_bits_address_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[2]),
        .Q(source_c_bits_a_mask_bit),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[30] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[30]),
        .Q(\cam_a_0_bits_address_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[31] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[31]),
        .Q(\cam_a_0_bits_address_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[3] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[3]),
        .Q(\cam_a_0_bits_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[4] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[4]),
        .Q(\cam_a_0_bits_address_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[5] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[5]),
        .Q(\cam_a_0_bits_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[6] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[6]),
        .Q(\cam_a_0_bits_address_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[7] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[7]),
        .Q(\cam_a_0_bits_address_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[8] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[8]),
        .Q(\cam_a_0_bits_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_address_reg[9] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_address[9]),
        .Q(\cam_a_0_bits_address_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[0]),
        .Q(indexes_0),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[10] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[10]),
        .Q(indexes_10),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[11] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[11]),
        .Q(indexes_11),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[12] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[12]),
        .Q(indexes_12),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[13] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[13]),
        .Q(indexes_13),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[14] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[14]),
        .Q(indexes_14),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[15] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[15]),
        .Q(indexes_hi_15),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[16] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[16]),
        .Q(indexes_16),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[17] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[17]),
        .Q(indexes_17),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[18] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[18]),
        .Q(indexes_18),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[19] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[19]),
        .Q(indexes_19),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[1]),
        .Q(indexes_1),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[20] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[20]),
        .Q(indexes_20),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[21] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[21]),
        .Q(indexes_21),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[22] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[22]),
        .Q(indexes_22),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[23] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[23]),
        .Q(indexes_hi_23),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[24] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[24]),
        .Q(indexes_24),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[25] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[25]),
        .Q(indexes_25),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[26] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[26]),
        .Q(indexes_26),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[27] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[27]),
        .Q(indexes_27),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[28] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[28]),
        .Q(indexes_28),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[29] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[29]),
        .Q(indexes_29),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[2]),
        .Q(indexes_2),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[30] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[30]),
        .Q(indexes_30),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[31] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[31]),
        .Q(indexes_hi_31),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[32] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[0]),
        .Q(indexes_32),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[33] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[1]),
        .Q(indexes_33),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[34] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[2]),
        .Q(indexes_34),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[35] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[3]),
        .Q(indexes_35),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[36] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[4]),
        .Q(indexes_36),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[37] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[5]),
        .Q(indexes_37),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[38] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[6]),
        .Q(indexes_38),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[39] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[7]),
        .Q(indexes_hi_39),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[3] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[3]),
        .Q(indexes_3),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[40] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[8]),
        .Q(indexes_40),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[41] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[9]),
        .Q(indexes_41),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[42] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[10]),
        .Q(indexes_42),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[43] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[11]),
        .Q(indexes_43),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[44] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[12]),
        .Q(indexes_44),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[45] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[13]),
        .Q(indexes_45),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[46] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[14]),
        .Q(indexes_46),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[47] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[15]),
        .Q(indexes_hi_47),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[48] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[16]),
        .Q(indexes_48),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[49] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[17]),
        .Q(indexes_49),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[4] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[4]),
        .Q(indexes_4),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[50] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[18]),
        .Q(indexes_50),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[51] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[19]),
        .Q(indexes_51),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[52] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[20]),
        .Q(indexes_52),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[53] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[21]),
        .Q(indexes_53),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[54] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[22]),
        .Q(indexes_54),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[55] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[23]),
        .Q(indexes_hi_55),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[56] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[24]),
        .Q(indexes_56),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[57] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[25]),
        .Q(indexes_57),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[58] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[26]),
        .Q(indexes_58),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[59] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[27]),
        .Q(indexes_59),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[5] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[5]),
        .Q(indexes_5),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[60] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[28]),
        .Q(indexes_60),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[61] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[29]),
        .Q(indexes_61),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[62] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[30]),
        .Q(indexes_62),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[63] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(mbypass_auto_in_1_a_bits_data[31]),
        .Q(indexes_63),
        .R(bypass_reg_rep));
  FDRE \cam_a_0_bits_data_reg[6] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[6]),
        .Q(indexes_6),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[7] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[7]),
        .Q(indexes_hi_7),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[8] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[8]),
        .Q(indexes_8),
        .R(1'b0));
  FDRE \cam_a_0_bits_data_reg[9] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(D[9]),
        .Q(indexes_9),
        .R(1'b0));
  FDRE \cam_a_0_bits_mask_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[0]),
        .Q(wide_mask_lo_lo_lo),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[1]),
        .Q(wide_mask_lo_lo_hi),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[2]),
        .Q(wide_mask_lo_hi_lo),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[3] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[3]),
        .Q(wide_mask_lo_hi_hi),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[4] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[4]),
        .Q(wide_mask_hi_lo_lo),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[5] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[5]),
        .Q(wide_mask_hi_lo_hi),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[6] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[6]),
        .Q(wide_mask_hi_hi_lo),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_mask_reg[7] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(hints_auto_in_a_bits_mask[7]),
        .Q(wide_mask_hi_hi_hi),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_opcode_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_opcode),
        .Q(cam_a_0_bits_opcode),
        .R(1'b0));
  FDRE \cam_a_0_bits_param_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(chiplink_auto_mbypass_out_a_bits_param[0]),
        .Q(\cam_a_0_bits_param_reg_n_0_[0] ),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_param_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(chiplink_auto_mbypass_out_a_bits_param[1]),
        .Q(unsigned_),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_param_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(chiplink_auto_mbypass_out_a_bits_param[2]),
        .Q(sel00),
        .R(full_reg_0));
  FDRE \cam_a_0_bits_size_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(\saved_size_reg[2] [0]),
        .Q(cam_a_0_bits_size[0]),
        .R(1'b0));
  FDRE \cam_a_0_bits_size_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(\saved_size_reg[2] [1]),
        .Q(cam_a_0_bits_size[1]),
        .R(1'b0));
  FDRE \cam_a_0_bits_size_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(\saved_size_reg[2] [2]),
        .Q(cam_a_0_bits_size[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h755575FFFFFFFFFF)) 
    \cam_a_0_bits_source[6]_i_3 
       (.I0(p_31_in),
        .I1(cam_s_0_state[0]),
        .I2(cam_s_0_state[1]),
        .I3(idle),
        .I4(state_1),
        .I5(xbar_auto_in_a_ready),
        .O(\cam_a_0_bits_opcode_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cam_a_0_bits_source[6]_i_5 
       (.I0(cam_s_0_state[1]),
        .I1(cam_s_0_state[0]),
        .O(p_0_in5_in));
  FDRE \cam_a_0_bits_source_reg[0] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[0]),
        .Q(\saved_source_reg[6] [0]),
        .R(1'b0));
  FDRE \cam_a_0_bits_source_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[1]),
        .Q(cam_a_0_bits_source[1]),
        .R(1'b0));
  FDRE \cam_a_0_bits_source_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[2]),
        .Q(cam_a_0_bits_source[2]),
        .R(1'b0));
  FDRE \cam_a_0_bits_source_reg[3] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[3]),
        .Q(\saved_source_reg[6] [1]),
        .R(1'b0));
  FDRE \cam_a_0_bits_source_reg[4] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[4]),
        .Q(\saved_source_reg[6] [2]),
        .R(1'b0));
  FDRE \cam_a_0_bits_source_reg[5] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[5]),
        .Q(\saved_source_reg[6] [3]),
        .R(1'b0));
  FDRE \cam_a_0_bits_source_reg[6] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(fixer_1_auto_in_a_bits_source[6]),
        .Q(\saved_source_reg[6] [4]),
        .R(1'b0));
  FDRE cam_a_0_fifoId_reg
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(CO),
        .Q(cam_a_0_fifoId_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABFFFB)) 
    \cam_a_0_lut[1]_i_1 
       (.I0(fixer_1_auto_in_a_bits_source[0]),
        .I1(\cdc_reg_reg[7] [1]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\r_2_reg[1] [1]),
        .I5(bypass_reg_rep_1),
        .O(\cam_a_0_lut[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005404)) 
    \cam_a_0_lut[3]_i_1 
       (.I0(fixer_1_auto_in_a_bits_source[0]),
        .I1(\cdc_reg_reg[7] [0]),
        .I2(\state_reg[0] ),
        .I3(\r_2_reg[1] [0]),
        .I4(bypass_reg_rep_1),
        .I5(fixer_1_auto_in_a_bits_param),
        .O(\cam_a_0_lut[3]_i_1_n_0 ));
  FDRE \cam_a_0_lut_reg[1] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(\cam_a_0_lut[1]_i_1_n_0 ),
        .Q(cam_a_0_lut[1]),
        .R(1'b0));
  FDRE \cam_a_0_lut_reg[2] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(\cdc_reg_reg[6] ),
        .Q(cam_a_0_lut[2]),
        .R(1'b0));
  FDRE \cam_a_0_lut_reg[3] 
       (.C(clk),
        .CE(cam_a_0_fifoId),
        .D(\cam_a_0_lut[3]_i_1_n_0 ),
        .Q(cam_a_0_lut[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cam_d_0_data[63]_i_1 
       (.I0(cam_d_0_data),
        .I1(muxStateEarly_0_3),
        .O(\cam_d_0_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \cam_d_0_data[63]_i_2 
       (.I0(state_0_reg_0),
        .I1(\d_first_counter_reg[2]_1 ),
        .I2(\d_first_counter_reg[2]_2 ),
        .I3(\d_first_counter_reg[2]_0 ),
        .I4(d_ackd),
        .I5(\cam_d_0_data[63]_i_3_n_0 ),
        .O(cam_d_0_data));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \cam_d_0_data[63]_i_3 
       (.I0(\cam_d_0_data[63]_i_4_n_0 ),
        .I1(\cam_a_0_bits_source_reg[0]_0 ),
        .I2(\cam_d_0_data[63]_i_6_n_0 ),
        .I3(\cam_a_0_bits_source_reg[3]_0 ),
        .I4(\cam_a_0_bits_source_reg[6]_0 ),
        .I5(p_0_in5_in),
        .O(\cam_d_0_data[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA900A900A90000A9)) 
    \cam_d_0_data[63]_i_4 
       (.I0(cam_a_0_bits_source[1]),
        .I1(\ram_source_reg[1] ),
        .I2(\b_delay_reg[0]_16 ),
        .I3(cam_a_0_bits_source[2]),
        .I4(\ram_source_reg[2] ),
        .I5(\b_delay_reg[0]_17 ),
        .O(\cam_d_0_data[63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cam_d_0_data[63]_i_6 
       (.I0(\saved_source_reg[6] [2]),
        .I1(xbar_auto_in_d_bits_source[1]),
        .I2(\saved_source_reg[6] [3]),
        .I3(xbar_auto_in_d_bits_source[2]),
        .O(\cam_d_0_data[63]_i_6_n_0 ));
  FDRE \cam_d_0_data_reg[0] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[0]),
        .Q(\ram_data_reg[0] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[10] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[10]),
        .Q(\ram_data_reg[10] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[11] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[11]),
        .Q(\ram_data_reg[11] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[12] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[12]),
        .Q(\ram_data_reg[12] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[13] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[13]),
        .Q(\ram_data_reg[13] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[14] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[14]),
        .Q(\ram_data_reg[14] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[15] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[15]),
        .Q(indexes_lo_15),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[16] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[16]),
        .Q(\ram_data_reg[16] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[17] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[17]),
        .Q(\ram_data_reg[17] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[18] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[18]),
        .Q(\ram_data_reg[18] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[19] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[19]),
        .Q(\ram_data_reg[19] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[1] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[1]),
        .Q(\ram_data_reg[1] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[20] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[20]),
        .Q(\ram_data_reg[20] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[21] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[21]),
        .Q(\ram_data_reg[21] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[22] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[22]),
        .Q(\ram_data_reg[22] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[23] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[23]),
        .Q(indexes_lo_23),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[24] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[24]),
        .Q(\ram_data_reg[24] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[25] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[25]),
        .Q(\ram_data_reg[25] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[26] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[26]),
        .Q(\ram_data_reg[26] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[27] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[27]),
        .Q(\ram_data_reg[27] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[28] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[28]),
        .Q(\ram_data_reg[28] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[29] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[29]),
        .Q(\ram_data_reg[29] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[2] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[2]),
        .Q(\ram_data_reg[2] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[30] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[30]),
        .Q(\ram_data_reg[30] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[31] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[31]),
        .Q(indexes_lo_31),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[32] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[32]),
        .Q(\saved_data_reg[32] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[33] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[33]),
        .Q(\saved_data_reg[33] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[34] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[34]),
        .Q(\saved_data_reg[34] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[35] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[35]),
        .Q(\saved_data_reg[35] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[36] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[36]),
        .Q(\saved_data_reg[36] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[37] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[37]),
        .Q(\saved_data_reg[37] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[38] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[38]),
        .Q(\saved_data_reg[38] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[39] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[39]),
        .Q(indexes_lo_39),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[3] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[3]),
        .Q(\ram_data_reg[3] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[40] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[40]),
        .Q(\saved_data_reg[40] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[41] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[41]),
        .Q(\saved_data_reg[41] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[42] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[42]),
        .Q(\saved_data_reg[42] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[43] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[43]),
        .Q(\saved_data_reg[43] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[44] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[44]),
        .Q(\saved_data_reg[44] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[45] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[45]),
        .Q(\saved_data_reg[45] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[46] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[46]),
        .Q(\saved_data_reg[46] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[47] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[47]),
        .Q(indexes_lo_47),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[48] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[48]),
        .Q(\saved_data_reg[48] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[49] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[49]),
        .Q(\saved_data_reg[49] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[4] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[4]),
        .Q(\ram_data_reg[4] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[50] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[50]),
        .Q(\saved_data_reg[50] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[51] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[51]),
        .Q(\saved_data_reg[51] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[52] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[52]),
        .Q(\saved_data_reg[52] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[53] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[53]),
        .Q(\saved_data_reg[53] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[54] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[54]),
        .Q(\saved_data_reg[54] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[55] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[55]),
        .Q(indexes_lo_55),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[56] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[56]),
        .Q(\saved_data_reg[56] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[57] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[57]),
        .Q(\saved_data_reg[57] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[58] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[58]),
        .Q(\saved_data_reg[58] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[59] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[59]),
        .Q(\saved_data_reg[59] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[5] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[5]),
        .Q(\ram_data_reg[5] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[60] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[60]),
        .Q(\saved_data_reg[60] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[61] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[61]),
        .Q(\saved_data_reg[61] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[62] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[62]),
        .Q(\saved_data_reg[62] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[63] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[63]),
        .Q(\saved_data_reg[63] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[6] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[6]),
        .Q(\ram_data_reg[6] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[7] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[7]),
        .Q(indexes_lo_7),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[8] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[8]),
        .Q(\ram_data_reg[8] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE \cam_d_0_data_reg[9] 
       (.C(clk),
        .CE(cam_d_0_data),
        .D(io_axi4_0_rdata[9]),
        .Q(\ram_data_reg[9] ),
        .R(\cam_d_0_data[63]_i_1_n_0 ));
  FDRE cam_d_0_denied_reg
       (.C(clk),
        .CE(1'b1),
        .D(cam_d_0_denied_reg_0),
        .Q(cam_d_0_denied),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CEDE0000)) 
    \cam_s_0_state[0]_i_1 
       (.I0(cam_s_0_state[0]),
        .I1(\cam_s_0_state[1]_i_4_n_0 ),
        .I2(cam_a_0_fifoId),
        .I3(cam_s_0_state[1]),
        .I4(resetn),
        .I5(\cam_s_0_state[1]_i_3_n_0 ),
        .O(\cam_s_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA0FAA00AA30)) 
    \cam_s_0_state[1]_i_1 
       (.I0(d_ackd),
        .I1(cam_s_0_state[0]),
        .I2(cam_a_0_fifoId),
        .I3(\cam_s_0_state[1]_i_3_n_0 ),
        .I4(\cam_s_0_state[1]_i_4_n_0 ),
        .I5(cam_s_0_state[1]),
        .O(\cam_s_0_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \cam_s_0_state[1]_i_3 
       (.I0(state_0_reg_0),
        .I1(\d_first_counter_reg[2]_1 ),
        .I2(\d_first_counter_reg[2]_2 ),
        .I3(\d_first_counter_reg[2]_0 ),
        .I4(\cam_d_0_data[63]_i_3_n_0 ),
        .O(\cam_s_0_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAB000000000000)) 
    \cam_s_0_state[1]_i_4 
       (.I0(state_0),
        .I1(\beatsLeft_reg_n_0_[2] ),
        .I2(\beatsLeft_reg_n_0_[0] ),
        .I3(\beatsLeft_reg_n_0_[1] ),
        .I4(xbar_auto_in_a_ready),
        .I5(_readys_T),
        .O(\cam_s_0_state[1]_i_4_n_0 ));
  FDRE \cam_s_0_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cam_s_0_state[0]_i_1_n_0 ),
        .Q(cam_s_0_state[0]),
        .R(1'b0));
  FDRE \cam_s_0_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cam_s_0_state[1]_i_1_n_0 ),
        .Q(cam_s_0_state[1]),
        .R(resetn_0));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_10_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_10_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_8 ),
        .I4(count_10),
        .O(count_1002_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_11_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_11_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_9 ),
        .I4(count_11),
        .O(count_1103_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_12_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_12_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_10 ),
        .I4(count_12),
        .O(count_1204_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_13_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_13_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_11 ),
        .I4(count_13),
        .O(count_1305_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_14_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_14_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_12 ),
        .I4(count_14),
        .O(count_1406_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_15_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_15_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_13 ),
        .I4(count_15),
        .O(count_1507_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_16_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_16_reg),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_14 ),
        .I4(count_16),
        .O(count_1608_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h02220000)) 
    count_16_i_2
       (.I0(out_arw_valid),
        .I1(maybe_full_reg_11),
        .I2(\ram_extra_id_reg[0] ),
        .I3(xbar_auto_in_a_bits_source[3]),
        .I4(\ram_id_reg[3]_0 ),
        .O(count_16_i_2_n_0));
  LUT6 #(
    .INIT(64'h10BFFFFFFFFFFFFF)) 
    count_16_i_3
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(state_1_reg_0),
        .I5(\cam_a_0_bits_source_reg[2]_0 ),
        .O(count_16_reg));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_17_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_9_reg_5),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_7 ),
        .I4(count_17),
        .O(count_1709_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_18_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_10_reg),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_8 ),
        .I4(count_18),
        .O(count_18010_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_19_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_11_reg),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_9 ),
        .I4(count_19),
        .O(count_19011_out));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_1[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_9_reg_5),
        .I2(\count_1_reg[4] [0]),
        .I3(\b_delay_reg[0] ),
        .O(\count_1_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEF40)) 
    \count_1[1]_i_2 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(\cam_a_0_bits_source_reg[2]_0 ),
        .I5(state_1_reg_0),
        .O(count_9_reg_5));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_20_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_12_reg),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_10 ),
        .I4(count_20),
        .O(count_20012_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_21_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_13_reg),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_11 ),
        .I4(count_21),
        .O(count_21013_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_22_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_14_reg),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_12 ),
        .I4(count_22),
        .O(count_22014_out));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_23_i_1
       (.I0(count_23_i_2_n_0),
        .I1(count_15_reg),
        .I2(\b_delay_reg[0]_15 ),
        .I3(\b_delay_reg[0]_13 ),
        .I4(count_23),
        .O(count_23015_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    count_23_i_2
       (.I0(out_arw_valid),
        .I1(maybe_full_reg_11),
        .I2(\ram_extra_id_reg[0] ),
        .I3(xbar_auto_in_a_bits_source[3]),
        .I4(\ram_id_reg[3]_0 ),
        .O(count_23_i_2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_2[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_10_reg),
        .I2(\count_2_reg[0]_0 ),
        .I3(\b_delay_reg[0]_0 ),
        .O(\count_2_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10BF)) 
    \count_2[1]_i_2 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(\cam_a_0_bits_source_reg[2]_0 ),
        .I5(state_1_reg_0),
        .O(count_10_reg));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_3[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_11_reg),
        .I2(\count_3_reg[0]_0 ),
        .I3(\b_delay_reg[0]_1 ),
        .O(\count_3_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF40FFFF)) 
    \count_3[1]_i_2 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(state_1_reg_0),
        .I5(\cam_a_0_bits_source_reg[2]_0 ),
        .O(count_11_reg));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_4[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_12_reg),
        .I2(\count_4_reg[4] [0]),
        .I3(\b_delay_reg[0]_2 ),
        .O(\count_4_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF10BFFFFFFFFF)) 
    \count_4[1]_i_2 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(\cam_a_0_bits_source_reg[2]_0 ),
        .I5(state_1_reg_0),
        .O(count_12_reg));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_5[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_13_reg),
        .I2(\count_5_reg[4] [0]),
        .I3(\b_delay_reg[0]_3 ),
        .O(\count_5_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEF40FFFFFFFF)) 
    \count_5[1]_i_2 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(state_1_reg_0),
        .I5(\cam_a_0_bits_source_reg[2]_0 ),
        .O(count_13_reg));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_6[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_14_reg),
        .I2(\count_6_reg[4] [0]),
        .I3(\b_delay_reg[0]_4 ),
        .O(\count_6_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF10BFFFFFFFFF)) 
    \count_6[1]_i_2 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(state_1_reg_0),
        .I5(\cam_a_0_bits_source_reg[2]_0 ),
        .O(count_14_reg));
  LUT4 #(
    .INIT(16'hD22D)) 
    \count_7[0]_i_1 
       (.I0(\count_1_reg[0]_0 ),
        .I1(count_15_reg),
        .I2(\count_7_reg[4] [0]),
        .I3(\b_delay_reg[0]_5 ),
        .O(\count_7_reg[0] ));
  LUT5 #(
    .INIT(32'h00000222)) 
    \count_7[1]_i_2 
       (.I0(out_arw_valid),
        .I1(maybe_full_reg_11),
        .I2(\ram_extra_id_reg[0] ),
        .I3(xbar_auto_in_a_bits_source[3]),
        .I4(\ram_id_reg[3]_0 ),
        .O(\count_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEF40FFFFFFFFFFFF)) 
    \count_7[1]_i_3 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(state_1_reg_0),
        .I5(\cam_a_0_bits_source_reg[2]_0 ),
        .O(count_15_reg));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_9_i_1
       (.I0(count_16_i_2_n_0),
        .I1(count_9_reg_5),
        .I2(\b_delay_reg[0]_6 ),
        .I3(\b_delay_reg[0]_7 ),
        .I4(count_9),
        .O(count_901_out));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \counter[1]_i_2 
       (.I0(xbar_auto_in_a_bits_size[2]),
        .I1(xbar_auto_in_a_bits_size[1]),
        .I2(xbar_auto_in_a_bits_size[0]),
        .I3(xbar_auto_in_a_bits_opcode),
        .O(\counter_reg[1] ));
  LUT6 #(
    .INIT(64'h02A200A200000000)) 
    \counter[2]_i_1__1 
       (.I0(\tl2axi4/_bundleIn_0_a_ready_T ),
        .I1(maybe_full),
        .I2(xbar_auto_in_a_bits_opcode),
        .I3(maybe_full_reg_11),
        .I4(doneAW),
        .I5(xbar_auto_out_0_a_valid),
        .O(\counter_reg[2] ));
  LUT6 #(
    .INIT(64'hBFB0000000000000)) 
    \counter[3]_i_9 
       (.I0(cam_s_0_state[0]),
        .I1(cam_s_0_state[1]),
        .I2(idle),
        .I3(state_1),
        .I4(xbar_auto_in_a_ready),
        .I5(p_29_in),
        .O(atomics_auto_in_a_ready));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \d_first_counter[1]_i_3 
       (.I0(\d_first_counter_reg[2]_0 ),
        .I1(\d_first_counter_reg[2]_2 ),
        .I2(\d_first_counter_reg[2]_1 ),
        .O(d_first));
  LUT6 #(
    .INIT(64'h00000000AAA6AAA2)) 
    \d_first_counter[2]_i_1 
       (.I0(\d_first_counter_reg[2]_0 ),
        .I1(state_0_reg_0),
        .I2(\d_first_counter_reg[2]_1 ),
        .I3(\d_first_counter_reg[2]_2 ),
        .I4(state_1_reg_1),
        .I5(\d_first_counter[2]_i_3__0_n_0 ),
        .O(\d_first_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    \d_first_counter[2]_i_3__0 
       (.I0(state_0_reg_0),
        .I1(\d_first_counter_reg[2]_1 ),
        .I2(\d_first_counter_reg[2]_2 ),
        .I3(\d_first_counter_reg[2]_0 ),
        .I4(xbar_auto_in_d_bits_opcode[0]),
        .I5(resetn),
        .O(\d_first_counter[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \d_first_counter[2]_i_4 
       (.I0(d_replace),
        .I1(xbar_auto_in_d_bits_opcode[0]),
        .O(atomics_auto_in_d_bits_opcode));
  FDRE \d_first_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_first_counter_reg[0]_0 ),
        .Q(\d_first_counter_reg[2]_2 ),
        .R(1'b0));
  FDRE \d_first_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_first_counter_reg[1]_0 ),
        .Q(\d_first_counter_reg[2]_1 ),
        .R(1'b0));
  FDRE \d_first_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_first_counter[2]_i_1_n_0 ),
        .Q(\d_first_counter_reg[2]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[0]_i_3 
       (.I0(\ram_data_reg[0] ),
        .I1(io_axi4_0_rdata[0]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[10]_i_3 
       (.I0(\ram_data_reg[10] ),
        .I1(io_axi4_0_rdata[10]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[11]_i_3 
       (.I0(\ram_data_reg[11] ),
        .I1(io_axi4_0_rdata[11]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[13]_i_3 
       (.I0(\ram_data_reg[13] ),
        .I1(io_axi4_0_rdata[13]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[14]_i_3 
       (.I0(\ram_data_reg[14] ),
        .I1(io_axi4_0_rdata[14]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[15]_i_3 
       (.I0(indexes_lo_15),
        .I1(io_axi4_0_rdata[15]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[16]_i_3 
       (.I0(\ram_data_reg[16] ),
        .I1(io_axi4_0_rdata[16]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[17]_i_3 
       (.I0(\ram_data_reg[17] ),
        .I1(io_axi4_0_rdata[17]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[18]_i_3 
       (.I0(\ram_data_reg[18] ),
        .I1(io_axi4_0_rdata[18]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[16]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[19]_i_3 
       (.I0(\ram_data_reg[19] ),
        .I1(io_axi4_0_rdata[19]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[17]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[1]_i_3 
       (.I0(\ram_data_reg[1] ),
        .I1(io_axi4_0_rdata[1]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[20]_i_3 
       (.I0(\ram_data_reg[20] ),
        .I1(io_axi4_0_rdata[20]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[18]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[21]_i_3 
       (.I0(\ram_data_reg[21] ),
        .I1(io_axi4_0_rdata[21]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[19]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[22]_i_3 
       (.I0(\ram_data_reg[22] ),
        .I1(io_axi4_0_rdata[22]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[20]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[23]_i_3 
       (.I0(indexes_lo_23),
        .I1(io_axi4_0_rdata[23]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[21]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[24]_i_3 
       (.I0(\ram_data_reg[24] ),
        .I1(io_axi4_0_rdata[24]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[22]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[25]_i_3 
       (.I0(\ram_data_reg[25] ),
        .I1(io_axi4_0_rdata[25]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[23]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[26]_i_3 
       (.I0(\ram_data_reg[26] ),
        .I1(io_axi4_0_rdata[26]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[24]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[27]_i_3 
       (.I0(\ram_data_reg[27] ),
        .I1(io_axi4_0_rdata[27]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[25]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[28]_i_3 
       (.I0(\ram_data_reg[28] ),
        .I1(io_axi4_0_rdata[28]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[26]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[29]_i_3 
       (.I0(\ram_data_reg[29] ),
        .I1(io_axi4_0_rdata[29]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[27]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[30]_i_3 
       (.I0(\ram_data_reg[30] ),
        .I1(io_axi4_0_rdata[30]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[28]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[31]_i_4 
       (.I0(indexes_lo_31),
        .I1(io_axi4_0_rdata[31]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[29]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[3]_i_3 
       (.I0(\ram_data_reg[3] ),
        .I1(io_axi4_0_rdata[3]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[4]_i_3 
       (.I0(\ram_data_reg[4] ),
        .I1(io_axi4_0_rdata[4]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[5]_i_3 
       (.I0(\ram_data_reg[5] ),
        .I1(io_axi4_0_rdata[5]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[6]_i_3 
       (.I0(\ram_data_reg[6] ),
        .I1(io_axi4_0_rdata[6]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[7]_i_3 
       (.I0(indexes_lo_7),
        .I1(io_axi4_0_rdata[7]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[8]_i_3 
       (.I0(\ram_data_reg[8] ),
        .I1(io_axi4_0_rdata[8]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \elts_0_data[9]_i_3 
       (.I0(\ram_data_reg[9] ),
        .I1(io_axi4_0_rdata[9]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[8]));
  LUT6 #(
    .INIT(64'hEEEEEBBB00000000)) 
    full_i_4
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(repeat_count_reg),
        .I2(xbar_auto_in_a_bits_size[1]),
        .I3(xbar_auto_in_a_bits_size[0]),
        .I4(xbar_auto_in_a_bits_size[2]),
        .I5(xbar_auto_out_1_a_valid),
        .O(full_reg));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[0]_INST_0 
       (.I0(\ram_addr_reg[29] [0]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[0]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[0]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[10]_INST_0 
       (.I0(\ram_addr_reg[29] [9]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[10] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[10]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[9]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[11]_INST_0 
       (.I0(\ram_addr_reg[29] [10]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[11] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[11]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[10]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[12]_INST_0 
       (.I0(\ram_addr_reg[29] [11]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[12] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[12]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[11]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[13]_INST_0 
       (.I0(\ram_addr_reg[29] [12]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[13] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[13]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[12]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[14]_INST_0 
       (.I0(\ram_addr_reg[29] [13]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[14] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[14]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[13]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[15]_INST_0 
       (.I0(\ram_addr_reg[29] [14]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[15] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[15]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[14]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[16]_INST_0 
       (.I0(\ram_addr_reg[29] [15]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[16] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[16]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[15]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[17]_INST_0 
       (.I0(\ram_addr_reg[29] [16]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[17] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[17]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[16]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[18]_INST_0 
       (.I0(\ram_addr_reg[29] [17]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[18] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[18]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[17]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[19]_INST_0 
       (.I0(\ram_addr_reg[29] [18]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[19] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[19]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[18]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[1]_INST_0 
       (.I0(\ram_addr_reg[29] [1]),
        .I1(maybe_full_reg_11),
        .I2(source_c_bits_a_mask_bit_1),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[1]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[20]_INST_0 
       (.I0(\ram_addr_reg[29] [19]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[20] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[20]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[19]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[21]_INST_0 
       (.I0(\ram_addr_reg[29] [20]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[21] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[21]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[20]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[22]_INST_0 
       (.I0(\ram_addr_reg[29] [21]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[22] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[22]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[21]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[23]_INST_0 
       (.I0(\ram_addr_reg[29] [22]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[23] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[23]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[22]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[24]_INST_0 
       (.I0(\ram_addr_reg[29] [23]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[24] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[24]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[23]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[25]_INST_0 
       (.I0(\ram_addr_reg[29] [24]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[25] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[25]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[24]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[26]_INST_0 
       (.I0(\ram_addr_reg[29] [25]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[26] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[26]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[25]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[27]_INST_0 
       (.I0(\ram_addr_reg[29] [26]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[27] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[27]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[26]));
  LUT6 #(
    .INIT(64'hFFFF0000F888F888)) 
    \io_axi4_0_araddr[28]_INST_0 
       (.I0(\cam_a_0_bits_address_reg_n_0_[28] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[28]),
        .I3(muxStateEarly_1),
        .I4(\ram_addr_reg[29] [27]),
        .I5(maybe_full_reg_11),
        .O(io_axi4_0_araddr[27]));
  LUT6 #(
    .INIT(64'hFFFF0000F888F888)) 
    \io_axi4_0_araddr[29]_INST_0 
       (.I0(\cam_a_0_bits_address_reg_n_0_[29] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[29]),
        .I3(muxStateEarly_1),
        .I4(\ram_addr_reg[29] [28]),
        .I5(maybe_full_reg_11),
        .O(io_axi4_0_araddr[28]));
  LUT6 #(
    .INIT(64'hFFFFFFF200000002)) 
    \io_axi4_0_araddr[29]_INST_0_i_1 
       (.I0(cam_s_0_state[1]),
        .I1(cam_s_0_state[0]),
        .I2(\beatsLeft_reg_n_0_[2] ),
        .I3(\beatsLeft_reg_n_0_[0] ),
        .I4(\beatsLeft_reg_n_0_[1] ),
        .I5(state_0),
        .O(muxStateEarly_0));
  LUT6 #(
    .INIT(64'hFFFFFFF200000002)) 
    \io_axi4_0_araddr[29]_INST_0_i_3 
       (.I0(p_31_in),
        .I1(_readys_T),
        .I2(\beatsLeft_reg_n_0_[2] ),
        .I3(\beatsLeft_reg_n_0_[0] ),
        .I4(\beatsLeft_reg_n_0_[1] ),
        .I5(state_1),
        .O(muxStateEarly_1));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \io_axi4_0_araddr[2]_INST_0_i_1 
       (.I0(source_c_bits_a_mask_bit),
        .I1(muxStateEarly_0),
        .I2(saved_address[2]),
        .I3(full_reg_4),
        .I4(chiplink_auto_mbypass_out_a_bits_address[2]),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_axi4_0_araddr[30]_INST_0_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[30] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[30]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_axi4_0_araddr[31]_INST_0_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[31] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[31]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[31]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[3]_INST_0 
       (.I0(\ram_addr_reg[29] [2]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[3] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[3]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[4]_INST_0 
       (.I0(\ram_addr_reg[29] [3]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[4] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[4]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[5]_INST_0 
       (.I0(\ram_addr_reg[29] [4]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[5] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[5]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[4]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[6]_INST_0 
       (.I0(\ram_addr_reg[29] [5]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[6] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[6]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[5]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[7]_INST_0 
       (.I0(\ram_addr_reg[29] [6]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[7] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[7]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[6]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[8]_INST_0 
       (.I0(\ram_addr_reg[29] [7]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[8] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[8]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[7]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \io_axi4_0_araddr[9]_INST_0 
       (.I0(\ram_addr_reg[29] [8]),
        .I1(maybe_full_reg_11),
        .I2(\cam_a_0_bits_address_reg_n_0_[9] ),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_address[9]),
        .I5(muxStateEarly_1),
        .O(io_axi4_0_araddr[8]));
  LUT6 #(
    .INIT(64'hFFFF0000EF40EF40)) 
    \io_axi4_0_arid[0]_INST_0 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\ram_id_reg[0] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(full_reg_2),
        .I4(\ram_id_reg[4] [0]),
        .I5(maybe_full_reg_11),
        .O(\io_axi4_0_awid[0] ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \io_axi4_0_arid[0]_INST_0_i_1 
       (.I0(\saved_source_reg[6] [4]),
        .I1(muxStateEarly_0),
        .I2(saved_source[2]),
        .I3(full_reg_4),
        .I4(\cdc_reg_reg[15] ),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_source[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h5FF51111)) 
    \io_axi4_0_arid[0]_INST_0_i_15 
       (.I0(cam_s_0_state[1]),
        .I1(cam_s_0_state[0]),
        .I2(CO),
        .I3(cam_a_0_fifoId_reg_n_0),
        .I4(a_isSupported),
        .O(p_29_in));
  LUT6 #(
    .INIT(64'h000000A00CEC00A0)) 
    \io_axi4_0_arid[0]_INST_0_i_2 
       (.I0(fixer_1_auto_in_a_bits_source[5]),
        .I1(\saved_source_reg[6] [3]),
        .I2(muxStateEarly_1),
        .I3(fixer_1_auto_in_a_bits_source[4]),
        .I4(muxStateEarly_0),
        .I5(\saved_source_reg[6] [2]),
        .O(\ram_id_reg[0] ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAAA)) 
    \io_axi4_0_arid[0]_INST_0_i_3 
       (.I0(_T_38[0]),
        .I1(fixer_1_auto_in_a_bits_source[0]),
        .I2(p_31_in),
        .I3(_readys_T),
        .I4(idle),
        .I5(state_1),
        .O(xbar_auto_in_a_bits_source[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_arid[0]_INST_0_i_6 
       (.I0(muxStateEarly_0),
        .I1(\saved_source_reg[6] [0]),
        .O(_T_38[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_axi4_0_arid[0]_INST_0_i_8 
       (.I0(cam_s_0_state[1]),
        .I1(cam_s_0_state[0]),
        .O(_readys_T));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \io_axi4_0_arid[0]_INST_0_i_9 
       (.I0(\beatsLeft_reg_n_0_[2] ),
        .I1(\beatsLeft_reg_n_0_[0] ),
        .I2(\beatsLeft_reg_n_0_[1] ),
        .O(idle));
  LUT6 #(
    .INIT(64'hECECA000E000A000)) 
    \io_axi4_0_arid[1]_INST_0_i_2 
       (.I0(fixer_1_auto_in_a_bits_source[4]),
        .I1(\saved_source_reg[6] [2]),
        .I2(muxStateEarly_1),
        .I3(fixer_1_auto_in_a_bits_source[5]),
        .I4(muxStateEarly_0),
        .I5(\saved_source_reg[6] [3]),
        .O(\ram_id_reg[1] ));
  LUT6 #(
    .INIT(64'h0202020202020220)) 
    \io_axi4_0_arid[3]_INST_0_i_1 
       (.I0(\ram_id_reg[3] ),
        .I1(xbar_auto_in_a_bits_source[6]),
        .I2(xbar_auto_in_a_bits_source[3]),
        .I3(xbar_auto_in_a_bits_source[2]),
        .I4(xbar_auto_in_a_bits_source[1]),
        .I5(xbar_auto_in_a_bits_source[0]),
        .O(\ram_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000F5F03130F5F)) 
    \io_axi4_0_arid[3]_INST_0_i_2 
       (.I0(fixer_1_auto_in_a_bits_source[4]),
        .I1(\saved_source_reg[6] [2]),
        .I2(muxStateEarly_1),
        .I3(fixer_1_auto_in_a_bits_source[5]),
        .I4(muxStateEarly_0),
        .I5(\saved_source_reg[6] [3]),
        .O(\ram_id_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hBBB88888)) 
    \io_axi4_0_arlen[1]_INST_0 
       (.I0(\ram_len_reg[3]_0 [0]),
        .I1(maybe_full_reg_11),
        .I2(xbar_auto_in_a_bits_size[0]),
        .I3(xbar_auto_in_a_bits_size[1]),
        .I4(xbar_auto_in_a_bits_size[2]),
        .O(io_axi4_0_arlen[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \io_axi4_0_arlen[3]_INST_0 
       (.I0(\ram_len_reg[3]_0 [1]),
        .I1(xbar_auto_in_a_bits_size[2]),
        .I2(xbar_auto_in_a_bits_size[1]),
        .I3(xbar_auto_in_a_bits_size[0]),
        .I4(maybe_full_reg_11),
        .O(io_axi4_0_arlen[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_axi4_0_arlen[3]_INST_0_i_1 
       (.I0(cam_a_0_bits_size[2]),
        .I1(muxStateEarly_0),
        .I2(\saved_size_reg[2] [2]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_size[2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \io_axi4_0_arlen[3]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(muxStateEarly_0),
        .I2(\saved_size_reg[1] ),
        .I3(full_reg_4),
        .I4(\cdc_reg_reg[10] ),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_size[1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \io_axi4_0_arlen[3]_INST_0_i_3 
       (.I0(cam_a_0_bits_size[0]),
        .I1(muxStateEarly_0),
        .I2(saved_size),
        .I3(full_reg_4),
        .I4(chiplink_auto_mbypass_out_a_bits_size),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_size[0]));
  LUT2 #(
    .INIT(4'h2)) 
    io_axi4_0_arvalid_INST_0
       (.I0(axi4index_1_auto_in_arvalid),
        .I1(maybe_full_reg_13),
        .O(io_axi4_0_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    io_axi4_0_arvalid_INST_0_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(out_arw_valid),
        .I2(maybe_full_reg_11),
        .I3(ram_wen),
        .O(axi4index_1_auto_in_arvalid));
  LUT2 #(
    .INIT(4'h2)) 
    io_axi4_0_awvalid_INST_0
       (.I0(axi4index_1_auto_in_awvalid),
        .I1(maybe_full_reg_14),
        .O(io_axi4_0_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hF404)) 
    io_axi4_0_awvalid_INST_0_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(out_arw_valid),
        .I2(maybe_full_reg_11),
        .I3(ram_wen),
        .O(axi4index_1_auto_in_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAA020000)) 
    io_axi4_0_awvalid_INST_0_i_3
       (.I0(xbar_auto_out_0_a_valid),
        .I1(doneAW),
        .I2(maybe_full),
        .I3(xbar_auto_in_a_bits_opcode),
        .I4(\tl2axi4/_bundleIn_0_a_ready_T ),
        .O(out_arw_valid));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    io_axi4_0_bready_INST_0_i_7
       (.I0(\cam_d_0_data[63]_i_3_n_0 ),
        .I1(\d_first_counter_reg[2]_0 ),
        .I2(\d_first_counter_reg[2]_2 ),
        .I3(\d_first_counter_reg[2]_1 ),
        .I4(d_ackd),
        .O(d_drop));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[0]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[0]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[0]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[0]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [0]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[0]_INST_0_i_2 
       (.I0(data1[0]),
        .I1(sel00),
        .I2(\ram_data_reg[0] ),
        .I3(indexes_0),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[0]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[0] ),
        .I3(indexes_0),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[10]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[10]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[10]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[10]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [10]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[10]_INST_0_i_2 
       (.I0(data1[10]),
        .I1(sel00),
        .I2(\ram_data_reg[10] ),
        .I3(indexes_10),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[10]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[10] ),
        .I3(indexes_10),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[10]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[11]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[11]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[11]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[11]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [11]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[11]_INST_0_i_10 
       (.I0(indexes_10),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[10] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[11]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[11]_INST_0_i_11 
       (.I0(indexes_9),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[9] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[11]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[11]_INST_0_i_12 
       (.I0(indexes_8),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[8] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[11]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[11]_INST_0_i_2 
       (.I0(data1[11]),
        .I1(sel00),
        .I2(\ram_data_reg[11] ),
        .I3(indexes_11),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[11]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[11] ),
        .I3(indexes_11),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[11]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[11]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[7]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[11]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[11]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[11]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[11]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_8_n_0 }),
        .O(data1[11:8]),
        .S({\io_axi4_0_wdata[11]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[11]_INST_0_i_12_n_0 }));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[11]_INST_0_i_5 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_11),
        .O(\io_axi4_0_wdata[11]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[11]_INST_0_i_6 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_10),
        .O(\io_axi4_0_wdata[11]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[11]_INST_0_i_7 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_9),
        .O(\io_axi4_0_wdata[11]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[11]_INST_0_i_8 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_8),
        .O(\io_axi4_0_wdata[11]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[11]_INST_0_i_9 
       (.I0(indexes_11),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[11] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[11]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[12]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[12]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[12]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[12]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [12]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[12]_INST_0_i_2 
       (.I0(data1[12]),
        .I1(sel00),
        .I2(\ram_data_reg[12] ),
        .I3(indexes_12),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[12]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[12] ),
        .I3(indexes_12),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[12]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[13]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[13]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[13]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[13]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [13]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[13]_INST_0_i_2 
       (.I0(data1[13]),
        .I1(sel00),
        .I2(\ram_data_reg[13] ),
        .I3(indexes_13),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[13]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[13] ),
        .I3(indexes_13),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[13]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[14]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[14]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[14]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[14]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [14]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[14]_INST_0_i_2 
       (.I0(data1[14]),
        .I1(sel00),
        .I2(\ram_data_reg[14] ),
        .I3(indexes_14),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[14]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[14] ),
        .I3(indexes_14),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[14]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[15]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[15]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[15]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[15]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [15]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[15]_INST_0_i_10 
       (.I0(indexes_14),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[14] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[15]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[15]_INST_0_i_11 
       (.I0(indexes_13),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[13] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[15]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[15]_INST_0_i_12 
       (.I0(indexes_12),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(\ram_data_reg[12] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[15]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \io_axi4_0_wdata[15]_INST_0_i_13 
       (.I0(indexes_hi_7),
        .I1(wide_mask_lo_lo_hi),
        .I2(wide_mask_lo_lo_lo),
        .O(signbit_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \io_axi4_0_wdata[15]_INST_0_i_14 
       (.I0(indexes_lo_7),
        .I1(wide_mask_lo_lo_hi),
        .I2(wide_mask_lo_lo_lo),
        .O(signbit_d[1]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[15]_INST_0_i_2 
       (.I0(data1[15]),
        .I1(sel00),
        .I2(indexes_lo_15),
        .I3(indexes_hi_15),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[15]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_15),
        .I3(indexes_hi_15),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[15]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[15]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[11]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[15]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[15]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[15]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[15]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_8_n_0 }),
        .O(data1[15:12]),
        .S({\io_axi4_0_wdata[15]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[15]_INST_0_i_12_n_0 }));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[15]_INST_0_i_5 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_hi_15),
        .O(\io_axi4_0_wdata[15]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[15]_INST_0_i_6 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_14),
        .O(\io_axi4_0_wdata[15]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[15]_INST_0_i_7 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_13),
        .O(\io_axi4_0_wdata[15]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \io_axi4_0_wdata[15]_INST_0_i_8 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(indexes_12),
        .O(\io_axi4_0_wdata[15]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[15]_INST_0_i_9 
       (.I0(indexes_hi_15),
        .I1(signbit_a[1]),
        .I2(signbit_d[1]),
        .I3(wide_mask_lo_lo_hi),
        .I4(indexes_lo_15),
        .I5(sel00),
        .O(\io_axi4_0_wdata[15]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[16]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[16]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[16]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[16]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [16]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[16]_INST_0_i_2 
       (.I0(data1[16]),
        .I1(sel00),
        .I2(\ram_data_reg[16] ),
        .I3(indexes_16),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[16]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[16] ),
        .I3(indexes_16),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[16]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[17]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[17]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[17]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[17]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [17]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[17]_INST_0_i_2 
       (.I0(data1[17]),
        .I1(sel00),
        .I2(\ram_data_reg[17] ),
        .I3(indexes_17),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[17]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[17] ),
        .I3(indexes_17),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[17]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[18]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[18]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[18]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[18]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [18]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[18]_INST_0_i_2 
       (.I0(data1[18]),
        .I1(sel00),
        .I2(\ram_data_reg[18] ),
        .I3(indexes_18),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[18]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[18] ),
        .I3(indexes_18),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[18]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[19]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[19]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[19]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[19]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [19]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[19]_INST_0_i_10 
       (.I0(indexes_18),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[18] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[19]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[19]_INST_0_i_11 
       (.I0(indexes_17),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[17] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[19]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[19]_INST_0_i_12 
       (.I0(indexes_16),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[16] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[19]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[19]_INST_0_i_2 
       (.I0(data1[19]),
        .I1(sel00),
        .I2(\ram_data_reg[19] ),
        .I3(indexes_19),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[19]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[19] ),
        .I3(indexes_19),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[19]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[19]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[15]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[19]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[19]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[19]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[19]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_8_n_0 }),
        .O(data1[19:16]),
        .S({\io_axi4_0_wdata[19]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[19]_INST_0_i_12_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[19]_INST_0_i_5 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_19),
        .O(\io_axi4_0_wdata[19]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[19]_INST_0_i_6 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_18),
        .O(\io_axi4_0_wdata[19]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[19]_INST_0_i_7 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_17),
        .O(\io_axi4_0_wdata[19]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[19]_INST_0_i_8 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_16),
        .O(\io_axi4_0_wdata[19]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[19]_INST_0_i_9 
       (.I0(indexes_19),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[19] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[19]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[1]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[1]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[1]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[1]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [1]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[1]_INST_0_i_2 
       (.I0(data1[1]),
        .I1(sel00),
        .I2(\ram_data_reg[1] ),
        .I3(indexes_1),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[1]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[1] ),
        .I3(indexes_1),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[20]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[20]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[20]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[20]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [20]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[20]_INST_0_i_2 
       (.I0(data1[20]),
        .I1(sel00),
        .I2(\ram_data_reg[20] ),
        .I3(indexes_20),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[20]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[20] ),
        .I3(indexes_20),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[20]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[21]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[21]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[21]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[21]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [21]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[21]_INST_0_i_2 
       (.I0(data1[21]),
        .I1(sel00),
        .I2(\ram_data_reg[21] ),
        .I3(indexes_21),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[21]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[21] ),
        .I3(indexes_21),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[21]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[22]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[22]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[22]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[22]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [22]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[22]_INST_0_i_2 
       (.I0(data1[22]),
        .I1(sel00),
        .I2(\ram_data_reg[22] ),
        .I3(indexes_22),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[22]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[22] ),
        .I3(indexes_22),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[22]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[23]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[23]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[23]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[23]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [23]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[23]_INST_0_i_10 
       (.I0(indexes_22),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[22] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[23]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[23]_INST_0_i_11 
       (.I0(indexes_21),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[21] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[23]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[23]_INST_0_i_12 
       (.I0(indexes_20),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(\ram_data_reg[20] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[23]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[23]_INST_0_i_13 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_hi_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(wide_mask_lo_hi_lo),
        .I4(indexes_hi_15),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[23]_INST_0_i_14 
       (.I0(wide_mask_lo_lo_lo),
        .I1(indexes_lo_7),
        .I2(wide_mask_lo_lo_hi),
        .I3(wide_mask_lo_hi_lo),
        .I4(indexes_lo_15),
        .O(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[23]_INST_0_i_2 
       (.I0(data1[23]),
        .I1(sel00),
        .I2(indexes_lo_23),
        .I3(indexes_hi_23),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[23]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_23),
        .I3(indexes_hi_23),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[23]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[23]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[19]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[23]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[23]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[23]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[23]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_8_n_0 }),
        .O(data1[23:20]),
        .S({\io_axi4_0_wdata[23]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[23]_INST_0_i_12_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[23]_INST_0_i_5 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_hi_23),
        .O(\io_axi4_0_wdata[23]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[23]_INST_0_i_6 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_22),
        .O(\io_axi4_0_wdata[23]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[23]_INST_0_i_7 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_21),
        .O(\io_axi4_0_wdata[23]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8883000B888)) 
    \io_axi4_0_wdata[23]_INST_0_i_8 
       (.I0(indexes_hi_15),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(wide_mask_lo_lo_lo),
        .I4(wide_mask_lo_hi_lo),
        .I5(indexes_20),
        .O(\io_axi4_0_wdata[23]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[23]_INST_0_i_9 
       (.I0(indexes_hi_23),
        .I1(p_2_in[2]),
        .I2(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I3(wide_mask_lo_hi_lo),
        .I4(indexes_lo_23),
        .I5(sel00),
        .O(\io_axi4_0_wdata[23]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[24]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[24]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[24]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[24]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [24]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[24]_INST_0_i_2 
       (.I0(data1[24]),
        .I1(sel00),
        .I2(\ram_data_reg[24] ),
        .I3(indexes_24),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[24]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[24] ),
        .I3(indexes_24),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[24]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[25]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[25]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[25]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[25]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [25]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[25]_INST_0_i_2 
       (.I0(data1[25]),
        .I1(sel00),
        .I2(\ram_data_reg[25] ),
        .I3(indexes_25),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[25]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[25] ),
        .I3(indexes_25),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[25]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[26]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[26]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[26]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[26]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [26]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[26]_INST_0_i_2 
       (.I0(data1[26]),
        .I1(sel00),
        .I2(\ram_data_reg[26] ),
        .I3(indexes_26),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[26]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[26] ),
        .I3(indexes_26),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[26]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[27]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[27]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[27]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[27]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [27]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[27]_INST_0_i_10 
       (.I0(indexes_26),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[26] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[27]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[27]_INST_0_i_11 
       (.I0(indexes_25),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[25] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[27]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[27]_INST_0_i_12 
       (.I0(indexes_24),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[24] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[27]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[27]_INST_0_i_2 
       (.I0(data1[27]),
        .I1(sel00),
        .I2(\ram_data_reg[27] ),
        .I3(indexes_27),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[27]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[27] ),
        .I3(indexes_27),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[27]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[27]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[23]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[27]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[27]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[27]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[27]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_8_n_0 }),
        .O(data1[27:24]),
        .S({\io_axi4_0_wdata[27]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[27]_INST_0_i_12_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[27]_INST_0_i_5 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_27),
        .O(\io_axi4_0_wdata[27]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[27]_INST_0_i_6 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_26),
        .O(\io_axi4_0_wdata[27]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[27]_INST_0_i_7 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_25),
        .O(\io_axi4_0_wdata[27]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[27]_INST_0_i_8 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_24),
        .O(\io_axi4_0_wdata[27]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[27]_INST_0_i_9 
       (.I0(indexes_27),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[27] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[27]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[28]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[28]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[28]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[28]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [28]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[28]_INST_0_i_2 
       (.I0(data1[28]),
        .I1(sel00),
        .I2(\ram_data_reg[28] ),
        .I3(indexes_28),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[28]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[28] ),
        .I3(indexes_28),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[28]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[29]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[29]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[29]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[29]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [29]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[29]_INST_0_i_2 
       (.I0(data1[29]),
        .I1(sel00),
        .I2(\ram_data_reg[29] ),
        .I3(indexes_29),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[29]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[29] ),
        .I3(indexes_29),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[29]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[2]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[2]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[2]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[2]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [2]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[2]_INST_0_i_2 
       (.I0(data1[2]),
        .I1(sel00),
        .I2(\ram_data_reg[2] ),
        .I3(indexes_2),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[2]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[2] ),
        .I3(indexes_2),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[2]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[30]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[30]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[30]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[30]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [30]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[30]_INST_0_i_2 
       (.I0(data1[30]),
        .I1(sel00),
        .I2(\ram_data_reg[30] ),
        .I3(indexes_30),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[30]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[30] ),
        .I3(indexes_30),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[30]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[31]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[31]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[31]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[31]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [31]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[31]_INST_0_i_10 
       (.I0(indexes_30),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[30] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[31]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[31]_INST_0_i_11 
       (.I0(indexes_29),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[29] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[31]_INST_0_i_12 
       (.I0(indexes_28),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(\ram_data_reg[28] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[31]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAEAAAEAA)) 
    \io_axi4_0_wdata[31]_INST_0_i_13 
       (.I0(signbit_a[1]),
        .I1(indexes_hi_23),
        .I2(wide_mask_lo_hi_hi),
        .I3(wide_mask_lo_hi_lo),
        .I4(indexes_hi_15),
        .I5(wide_mask_lo_lo_hi),
        .O(p_3_in__0[3]));
  LUT6 #(
    .INIT(64'hAEFFAEAAAEAAAEAA)) 
    \io_axi4_0_wdata[31]_INST_0_i_14 
       (.I0(signbit_d[1]),
        .I1(indexes_lo_23),
        .I2(wide_mask_lo_hi_hi),
        .I3(wide_mask_lo_hi_lo),
        .I4(indexes_lo_15),
        .I5(wide_mask_lo_lo_hi),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[31]_INST_0_i_2 
       (.I0(data1[31]),
        .I1(sel00),
        .I2(indexes_lo_31),
        .I3(indexes_hi_31),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[31]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_31),
        .I3(indexes_hi_31),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[31]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[31]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[27]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[31]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[31]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[31]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[31]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_8_n_0 }),
        .O(data1[31:28]),
        .S({\io_axi4_0_wdata[31]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[31]_INST_0_i_12_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[31]_INST_0_i_5 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_hi_31),
        .O(\io_axi4_0_wdata[31]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[31]_INST_0_i_6 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_30),
        .O(\io_axi4_0_wdata[31]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[31]_INST_0_i_7 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_29),
        .O(\io_axi4_0_wdata[31]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[31]_INST_0_i_8 
       (.I0(p_3_in__0[3]),
        .I1(wide_mask_lo_hi_hi),
        .I2(indexes_28),
        .O(\io_axi4_0_wdata[31]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[31]_INST_0_i_9 
       (.I0(indexes_hi_31),
        .I1(p_3_in__0[3]),
        .I2(p_1_in__0[3]),
        .I3(wide_mask_lo_hi_hi),
        .I4(indexes_lo_31),
        .I5(sel00),
        .O(\io_axi4_0_wdata[31]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[32]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[32]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[32]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[0]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [32]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[32]_INST_0_i_2 
       (.I0(data1[32]),
        .I1(sel00),
        .I2(\saved_data_reg[32] ),
        .I3(indexes_32),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[32]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[32]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[32] ),
        .I3(indexes_32),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[32]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[33]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[33]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[33]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[1]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [33]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[33]_INST_0_i_2 
       (.I0(data1[33]),
        .I1(sel00),
        .I2(\saved_data_reg[33] ),
        .I3(indexes_33),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[33]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[33]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[33] ),
        .I3(indexes_33),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[33]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[34]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[34]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[34]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[2]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [34]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[34]_INST_0_i_2 
       (.I0(data1[34]),
        .I1(sel00),
        .I2(\saved_data_reg[34] ),
        .I3(indexes_34),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[34]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[34]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[34] ),
        .I3(indexes_34),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[34]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[35]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[35]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[35]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[3]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [35]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[35]_INST_0_i_10 
       (.I0(indexes_35),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[35] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[35]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[35]_INST_0_i_11 
       (.I0(indexes_34),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[34] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[35]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[35]_INST_0_i_12 
       (.I0(indexes_33),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[33] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[35]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[35]_INST_0_i_13 
       (.I0(indexes_32),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[32] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[35]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[35]_INST_0_i_2 
       (.I0(data1[35]),
        .I1(sel00),
        .I2(\saved_data_reg[35] ),
        .I3(indexes_35),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[35]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[35]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[35] ),
        .I3(indexes_35),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[35]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[35]_INST_0_i_5 
       (.CI(\io_axi4_0_wdata[31]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[35]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_5_n_1 ,\io_axi4_0_wdata[35]_INST_0_i_5_n_2 ,\io_axi4_0_wdata[35]_INST_0_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[35]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_8_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_9_n_0 }),
        .O(data1[35:32]),
        .S({\io_axi4_0_wdata[35]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_12_n_0 ,\io_axi4_0_wdata[35]_INST_0_i_13_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[35]_INST_0_i_6 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_35),
        .O(\io_axi4_0_wdata[35]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[35]_INST_0_i_7 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_34),
        .O(\io_axi4_0_wdata[35]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[35]_INST_0_i_8 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_33),
        .O(\io_axi4_0_wdata[35]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[35]_INST_0_i_9 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_32),
        .O(\io_axi4_0_wdata[35]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[36]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[36]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[36]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[4]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [36]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[36]_INST_0_i_2 
       (.I0(data1[36]),
        .I1(sel00),
        .I2(\saved_data_reg[36] ),
        .I3(indexes_36),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[36]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[36]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[36] ),
        .I3(indexes_36),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[36]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[37]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[37]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[37]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[5]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [37]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[37]_INST_0_i_2 
       (.I0(data1[37]),
        .I1(sel00),
        .I2(\saved_data_reg[37] ),
        .I3(indexes_37),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[37]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[37]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[37] ),
        .I3(indexes_37),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[37]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[38]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[38]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[38]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[6]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [38]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[38]_INST_0_i_2 
       (.I0(data1[38]),
        .I1(sel00),
        .I2(\saved_data_reg[38] ),
        .I3(indexes_38),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[38]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[38]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[38] ),
        .I3(indexes_38),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[38]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[39]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[39]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[39]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[7]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [39]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[39]_INST_0_i_10 
       (.I0(indexes_hi_39),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(indexes_lo_39),
        .I5(sel00),
        .O(\io_axi4_0_wdata[39]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[39]_INST_0_i_11 
       (.I0(indexes_38),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[38] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[39]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[39]_INST_0_i_12 
       (.I0(indexes_37),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[37] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[39]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[39]_INST_0_i_13 
       (.I0(indexes_36),
        .I1(p_3_in__0[4]),
        .I2(p_1_in__0[4]),
        .I3(wide_mask_hi_lo_lo),
        .I4(\saved_data_reg[36] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[39]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAEAAAEAA)) 
    \io_axi4_0_wdata[39]_INST_0_i_14 
       (.I0(p_2_in[2]),
        .I1(indexes_hi_31),
        .I2(wide_mask_hi_lo_lo),
        .I3(wide_mask_lo_hi_hi),
        .I4(indexes_hi_23),
        .I5(wide_mask_lo_hi_lo),
        .O(p_3_in__0[4]));
  LUT6 #(
    .INIT(64'hAEFFAEAAAEAAAEAA)) 
    \io_axi4_0_wdata[39]_INST_0_i_15 
       (.I0(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I1(indexes_lo_31),
        .I2(wide_mask_hi_lo_lo),
        .I3(wide_mask_lo_hi_hi),
        .I4(indexes_lo_23),
        .I5(wide_mask_lo_hi_lo),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[39]_INST_0_i_2 
       (.I0(data1[39]),
        .I1(sel00),
        .I2(indexes_lo_39),
        .I3(indexes_hi_39),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[39]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[39]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_39),
        .I3(indexes_hi_39),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[39]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[39]_INST_0_i_5 
       (.CI(\io_axi4_0_wdata[35]_INST_0_i_5_n_0 ),
        .CO({\io_axi4_0_wdata[39]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_5_n_1 ,\io_axi4_0_wdata[39]_INST_0_i_5_n_2 ,\io_axi4_0_wdata[39]_INST_0_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[39]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_8_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_9_n_0 }),
        .O(data1[39:36]),
        .S({\io_axi4_0_wdata[39]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_12_n_0 ,\io_axi4_0_wdata[39]_INST_0_i_13_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[39]_INST_0_i_6 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_hi_39),
        .O(\io_axi4_0_wdata[39]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[39]_INST_0_i_7 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_38),
        .O(\io_axi4_0_wdata[39]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[39]_INST_0_i_8 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_37),
        .O(\io_axi4_0_wdata[39]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[39]_INST_0_i_9 
       (.I0(p_3_in__0[4]),
        .I1(wide_mask_hi_lo_lo),
        .I2(indexes_36),
        .O(\io_axi4_0_wdata[39]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[3]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[3]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[3]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[3]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [3]));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[3]_INST_0_i_10 
       (.I0(indexes_2),
        .I1(\ram_data_reg[2] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[3]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[3]_INST_0_i_11 
       (.I0(indexes_1),
        .I1(\ram_data_reg[1] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[3]_INST_0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[3]_INST_0_i_12 
       (.I0(indexes_0),
        .I1(\ram_data_reg[0] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[3]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[3]_INST_0_i_2 
       (.I0(data1[3]),
        .I1(sel00),
        .I2(\ram_data_reg[3] ),
        .I3(indexes_3),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[3]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[3] ),
        .I3(indexes_3),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[3]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[3]_INST_0_i_4 
       (.CI(1'b0),
        .CO({\io_axi4_0_wdata[3]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[3]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[3]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[3]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_8_n_0 }),
        .O(data1[3:0]),
        .S({\io_axi4_0_wdata[3]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[3]_INST_0_i_12_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[3]_INST_0_i_5 
       (.I0(indexes_3),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[3]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[3]_INST_0_i_6 
       (.I0(indexes_2),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[3]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[3]_INST_0_i_7 
       (.I0(indexes_1),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[3]_INST_0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[3]_INST_0_i_8 
       (.I0(indexes_0),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[3]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[3]_INST_0_i_9 
       (.I0(indexes_3),
        .I1(\ram_data_reg[3] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[3]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[40]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[40]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[40]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[8]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [40]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[40]_INST_0_i_2 
       (.I0(data1[40]),
        .I1(sel00),
        .I2(\saved_data_reg[40] ),
        .I3(indexes_40),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[40]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[40]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[40] ),
        .I3(indexes_40),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[40]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[41]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[41]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[41]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[9]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [41]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[41]_INST_0_i_2 
       (.I0(data1[41]),
        .I1(sel00),
        .I2(\saved_data_reg[41] ),
        .I3(indexes_41),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[41]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[41]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[41] ),
        .I3(indexes_41),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[41]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0FFE0E0E0E0E0)) 
    \io_axi4_0_wdata[42]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[42]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[42]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(mbypass_auto_in_1_a_bits_data[10]),
        .I4(bypass),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [42]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[42]_INST_0_i_2 
       (.I0(data1[42]),
        .I1(sel00),
        .I2(\saved_data_reg[42] ),
        .I3(indexes_42),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[42]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[42]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[42] ),
        .I3(indexes_42),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[42]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0FFE0E0E0E0E0)) 
    \io_axi4_0_wdata[43]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[43]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[43]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(mbypass_auto_in_1_a_bits_data[11]),
        .I4(bypass),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [43]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[43]_INST_0_i_10 
       (.I0(indexes_42),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[42] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[43]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[43]_INST_0_i_11 
       (.I0(indexes_41),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[41] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[43]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[43]_INST_0_i_12 
       (.I0(indexes_40),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[40] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[43]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[43]_INST_0_i_2 
       (.I0(data1[43]),
        .I1(sel00),
        .I2(\saved_data_reg[43] ),
        .I3(indexes_43),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[43]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[43]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[43] ),
        .I3(indexes_43),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[43]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[43]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[39]_INST_0_i_5_n_0 ),
        .CO({\io_axi4_0_wdata[43]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[43]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[43]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[43]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_8_n_0 }),
        .O(data1[43:40]),
        .S({\io_axi4_0_wdata[43]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[43]_INST_0_i_12_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[43]_INST_0_i_5 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_43),
        .O(\io_axi4_0_wdata[43]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[43]_INST_0_i_6 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_42),
        .O(\io_axi4_0_wdata[43]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[43]_INST_0_i_7 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_41),
        .O(\io_axi4_0_wdata[43]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[43]_INST_0_i_8 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_40),
        .O(\io_axi4_0_wdata[43]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[43]_INST_0_i_9 
       (.I0(indexes_43),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[43] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[43]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0FFE0E0E0E0E0)) 
    \io_axi4_0_wdata[44]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[44]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[44]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(mbypass_auto_in_1_a_bits_data[12]),
        .I4(bypass),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [44]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[44]_INST_0_i_2 
       (.I0(data1[44]),
        .I1(sel00),
        .I2(\saved_data_reg[44] ),
        .I3(indexes_44),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[44]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[44]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[44] ),
        .I3(indexes_44),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[44]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0FFE0E0E0E0E0)) 
    \io_axi4_0_wdata[45]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[45]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[45]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(mbypass_auto_in_1_a_bits_data[13]),
        .I4(bypass),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [45]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[45]_INST_0_i_2 
       (.I0(data1[45]),
        .I1(sel00),
        .I2(\saved_data_reg[45] ),
        .I3(indexes_45),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[45]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[45]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[45] ),
        .I3(indexes_45),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[45]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[46]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[46]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[46]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[10]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [46]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[46]_INST_0_i_2 
       (.I0(data1[46]),
        .I1(sel00),
        .I2(\saved_data_reg[46] ),
        .I3(indexes_46),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[46]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[46]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[46] ),
        .I3(indexes_46),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[46]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[47]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[47]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[47]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[11]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [47]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[47]_INST_0_i_10 
       (.I0(indexes_hi_47),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(indexes_lo_47),
        .I5(sel00),
        .O(\io_axi4_0_wdata[47]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[47]_INST_0_i_11 
       (.I0(indexes_46),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[46] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[47]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[47]_INST_0_i_12 
       (.I0(indexes_45),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[45] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[47]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[47]_INST_0_i_13 
       (.I0(indexes_44),
        .I1(_signext_a_T_8[5]),
        .I2(_signext_d_T_8[5]),
        .I3(wide_mask_hi_lo_hi),
        .I4(\saved_data_reg[44] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[47]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFF20)) 
    \io_axi4_0_wdata[47]_INST_0_i_14 
       (.I0(wide_mask_lo_lo_lo),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_hi_7),
        .I3(p_2_in[5]),
        .I4(p_2_in[3]),
        .O(_signext_a_T_8[5]));
  LUT5 #(
    .INIT(32'hFFFFFF20)) 
    \io_axi4_0_wdata[47]_INST_0_i_15 
       (.I0(wide_mask_lo_lo_lo),
        .I1(wide_mask_lo_lo_hi),
        .I2(indexes_lo_7),
        .I3(\io_axi4_0_wdata[63]_INST_0_i_20_n_0 ),
        .I4(\io_axi4_0_wdata[47]_INST_0_i_17_n_0 ),
        .O(_signext_d_T_8[5]));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[47]_INST_0_i_16 
       (.I0(wide_mask_lo_lo_hi),
        .I1(indexes_hi_15),
        .I2(wide_mask_lo_hi_lo),
        .I3(wide_mask_lo_hi_hi),
        .I4(indexes_hi_23),
        .O(p_2_in[3]));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[47]_INST_0_i_17 
       (.I0(wide_mask_lo_lo_hi),
        .I1(indexes_lo_15),
        .I2(wide_mask_lo_hi_lo),
        .I3(wide_mask_lo_hi_hi),
        .I4(indexes_lo_23),
        .O(\io_axi4_0_wdata[47]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[47]_INST_0_i_2 
       (.I0(data1[47]),
        .I1(sel00),
        .I2(indexes_lo_47),
        .I3(indexes_hi_47),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[47]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[47]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_47),
        .I3(indexes_hi_47),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[47]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[47]_INST_0_i_5 
       (.CI(\io_axi4_0_wdata[43]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[47]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_5_n_1 ,\io_axi4_0_wdata[47]_INST_0_i_5_n_2 ,\io_axi4_0_wdata[47]_INST_0_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[47]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_8_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_9_n_0 }),
        .O(data1[47:44]),
        .S({\io_axi4_0_wdata[47]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_12_n_0 ,\io_axi4_0_wdata[47]_INST_0_i_13_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[47]_INST_0_i_6 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_hi_47),
        .O(\io_axi4_0_wdata[47]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[47]_INST_0_i_7 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_46),
        .O(\io_axi4_0_wdata[47]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[47]_INST_0_i_8 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_45),
        .O(\io_axi4_0_wdata[47]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[47]_INST_0_i_9 
       (.I0(_signext_a_T_8[5]),
        .I1(wide_mask_hi_lo_hi),
        .I2(indexes_44),
        .O(\io_axi4_0_wdata[47]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[48]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[48]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[48]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[12]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [48]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[48]_INST_0_i_2 
       (.I0(data1[48]),
        .I1(sel00),
        .I2(\saved_data_reg[48] ),
        .I3(indexes_48),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[48]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[48]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[48] ),
        .I3(indexes_48),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[48]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[49]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[49]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[49]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[13]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [49]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[49]_INST_0_i_2 
       (.I0(data1[49]),
        .I1(sel00),
        .I2(\saved_data_reg[49] ),
        .I3(indexes_49),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[49]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[49]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[49] ),
        .I3(indexes_49),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[49]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[4]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[4]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[4]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[4]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [4]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[4]_INST_0_i_2 
       (.I0(data1[4]),
        .I1(sel00),
        .I2(\ram_data_reg[4] ),
        .I3(indexes_4),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[4]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[4] ),
        .I3(indexes_4),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[50]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[50]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[50]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[14]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [50]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[50]_INST_0_i_2 
       (.I0(data1[50]),
        .I1(sel00),
        .I2(\saved_data_reg[50] ),
        .I3(indexes_50),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[50]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[50]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[50] ),
        .I3(indexes_50),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[50]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[51]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[51]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[51]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[15]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [51]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[51]_INST_0_i_10 
       (.I0(indexes_51),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[51] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[51]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[51]_INST_0_i_11 
       (.I0(indexes_50),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[50] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[51]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[51]_INST_0_i_12 
       (.I0(indexes_49),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[49] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[51]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[51]_INST_0_i_13 
       (.I0(indexes_48),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[48] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[51]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[51]_INST_0_i_2 
       (.I0(data1[51]),
        .I1(sel00),
        .I2(\saved_data_reg[51] ),
        .I3(indexes_51),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[51]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[51]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[51] ),
        .I3(indexes_51),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[51]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[51]_INST_0_i_5 
       (.CI(\io_axi4_0_wdata[47]_INST_0_i_5_n_0 ),
        .CO({\io_axi4_0_wdata[51]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_5_n_1 ,\io_axi4_0_wdata[51]_INST_0_i_5_n_2 ,\io_axi4_0_wdata[51]_INST_0_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[51]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_8_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_9_n_0 }),
        .O(data1[51:48]),
        .S({\io_axi4_0_wdata[51]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_12_n_0 ,\io_axi4_0_wdata[51]_INST_0_i_13_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[51]_INST_0_i_6 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_51),
        .O(\io_axi4_0_wdata[51]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[51]_INST_0_i_7 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_50),
        .O(\io_axi4_0_wdata[51]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[51]_INST_0_i_8 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_49),
        .O(\io_axi4_0_wdata[51]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[51]_INST_0_i_9 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_48),
        .O(\io_axi4_0_wdata[51]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[52]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[52]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[52]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(chiplink_auto_mbypass_out_a_bits_data[16]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [52]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[52]_INST_0_i_2 
       (.I0(data1[52]),
        .I1(sel00),
        .I2(\saved_data_reg[52] ),
        .I3(indexes_52),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[52]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[52]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[52] ),
        .I3(indexes_52),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[52]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[53]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[21]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[53]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[53]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [53]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[53]_INST_0_i_2 
       (.I0(data1[53]),
        .I1(sel00),
        .I2(\saved_data_reg[53] ),
        .I3(indexes_53),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[53]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[53]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[53] ),
        .I3(indexes_53),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[53]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[54]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[22]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[54]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[54]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [54]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[54]_INST_0_i_2 
       (.I0(data1[54]),
        .I1(sel00),
        .I2(\saved_data_reg[54] ),
        .I3(indexes_54),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[54]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[54]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[54] ),
        .I3(indexes_54),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[54]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[55]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[23]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[55]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[55]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [55]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[55]_INST_0_i_10 
       (.I0(indexes_54),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[54] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[55]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[55]_INST_0_i_11 
       (.I0(indexes_53),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[53] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[55]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[55]_INST_0_i_12 
       (.I0(indexes_52),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(\saved_data_reg[52] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[55]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEAA)) 
    \io_axi4_0_wdata[55]_INST_0_i_13 
       (.I0(p_2_in[2]),
        .I1(wide_mask_hi_lo_lo),
        .I2(wide_mask_hi_lo_hi),
        .I3(indexes_hi_39),
        .I4(signbit_a[6]),
        .I5(p_2_in[4]),
        .O(_signext_a_T_8[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEAA)) 
    \io_axi4_0_wdata[55]_INST_0_i_14 
       (.I0(\io_axi4_0_wdata[23]_INST_0_i_14_n_0 ),
        .I1(wide_mask_hi_lo_lo),
        .I2(wide_mask_hi_lo_hi),
        .I3(indexes_lo_39),
        .I4(signbit_d[6]),
        .I5(\io_axi4_0_wdata[55]_INST_0_i_16_n_0 ),
        .O(_signext_d_T_8[6]));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[55]_INST_0_i_15 
       (.I0(wide_mask_lo_hi_lo),
        .I1(indexes_hi_23),
        .I2(wide_mask_lo_hi_hi),
        .I3(wide_mask_hi_lo_lo),
        .I4(indexes_hi_31),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[55]_INST_0_i_16 
       (.I0(wide_mask_lo_hi_lo),
        .I1(indexes_lo_23),
        .I2(wide_mask_lo_hi_hi),
        .I3(wide_mask_hi_lo_lo),
        .I4(indexes_lo_31),
        .O(\io_axi4_0_wdata[55]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[55]_INST_0_i_2 
       (.I0(data1[55]),
        .I1(sel00),
        .I2(indexes_lo_55),
        .I3(indexes_hi_55),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[55]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[55]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_55),
        .I3(indexes_hi_55),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[55]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[55]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[51]_INST_0_i_5_n_0 ),
        .CO({\io_axi4_0_wdata[55]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[55]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[55]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[55]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_8_n_0 }),
        .O(data1[55:52]),
        .S({\io_axi4_0_wdata[55]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[55]_INST_0_i_12_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[55]_INST_0_i_5 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_hi_55),
        .O(\io_axi4_0_wdata[55]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[55]_INST_0_i_6 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_54),
        .O(\io_axi4_0_wdata[55]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[55]_INST_0_i_7 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_53),
        .O(\io_axi4_0_wdata[55]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[55]_INST_0_i_8 
       (.I0(_signext_a_T_8[6]),
        .I1(wide_mask_hi_hi_lo),
        .I2(indexes_52),
        .O(\io_axi4_0_wdata[55]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[55]_INST_0_i_9 
       (.I0(indexes_hi_55),
        .I1(_signext_a_T_8[6]),
        .I2(_signext_d_T_8[6]),
        .I3(wide_mask_hi_hi_lo),
        .I4(indexes_lo_55),
        .I5(sel00),
        .O(\io_axi4_0_wdata[55]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[56]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[24]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[56]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[56]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [56]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[56]_INST_0_i_2 
       (.I0(data1[56]),
        .I1(sel00),
        .I2(\saved_data_reg[56] ),
        .I3(indexes_56),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[56]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[56]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[56] ),
        .I3(indexes_56),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[56]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[57]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[25]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[57]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[57]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [57]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[57]_INST_0_i_2 
       (.I0(data1[57]),
        .I1(sel00),
        .I2(\saved_data_reg[57] ),
        .I3(indexes_57),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[57]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[57]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[57] ),
        .I3(indexes_57),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[57]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[58]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[26]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[58]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[58]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [58]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[58]_INST_0_i_2 
       (.I0(data1[58]),
        .I1(sel00),
        .I2(\saved_data_reg[58] ),
        .I3(indexes_58),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[58]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[58]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[58] ),
        .I3(indexes_58),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[58]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[59]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[27]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[59]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[59]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [59]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[59]_INST_0_i_10 
       (.I0(indexes_58),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[58] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[59]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[59]_INST_0_i_11 
       (.I0(indexes_57),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[57] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[59]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[59]_INST_0_i_12 
       (.I0(indexes_56),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[56] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[59]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[59]_INST_0_i_2 
       (.I0(data1[59]),
        .I1(sel00),
        .I2(\saved_data_reg[59] ),
        .I3(indexes_59),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[59]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[59]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[59] ),
        .I3(indexes_59),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[59]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[59]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[55]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[59]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[59]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[59]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[59]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_8_n_0 }),
        .O(data1[59:56]),
        .S({\io_axi4_0_wdata[59]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[59]_INST_0_i_12_n_0 }));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[59]_INST_0_i_5 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_59),
        .O(\io_axi4_0_wdata[59]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[59]_INST_0_i_6 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_58),
        .O(\io_axi4_0_wdata[59]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[59]_INST_0_i_7 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_57),
        .O(\io_axi4_0_wdata[59]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[59]_INST_0_i_8 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_56),
        .O(\io_axi4_0_wdata[59]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[59]_INST_0_i_9 
       (.I0(indexes_59),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[59] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[59]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[5]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[5]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[5]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[5]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [5]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[5]_INST_0_i_2 
       (.I0(data1[5]),
        .I1(sel00),
        .I2(\ram_data_reg[5] ),
        .I3(indexes_5),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[5]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[5] ),
        .I3(indexes_5),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[60]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[28]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[60]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[60]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [60]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[60]_INST_0_i_2 
       (.I0(data1[60]),
        .I1(sel00),
        .I2(\saved_data_reg[60] ),
        .I3(indexes_60),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[60]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[60]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[60] ),
        .I3(indexes_60),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[60]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[61]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[29]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[61]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[61]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [61]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[61]_INST_0_i_2 
       (.I0(data1[61]),
        .I1(sel00),
        .I2(\saved_data_reg[61] ),
        .I3(indexes_61),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[61]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[61]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[61] ),
        .I3(indexes_61),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[61]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[62]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[30]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[62]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[62]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [62]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[62]_INST_0_i_2 
       (.I0(data1[62]),
        .I1(sel00),
        .I2(\saved_data_reg[62] ),
        .I3(indexes_62),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[62]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[62]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[62] ),
        .I3(indexes_62),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[62]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF22222FFF00000)) 
    \io_axi4_0_wdata[63]_INST_0_i_1 
       (.I0(mbypass_auto_in_1_a_bits_data[31]),
        .I1(bypass),
        .I2(\io_axi4_0_wdata[63]_INST_0_i_2_n_0 ),
        .I3(\io_axi4_0_wdata[63]_INST_0_i_3_n_0 ),
        .I4(muxStateEarly_0),
        .I5(muxStateEarly_1),
        .O(\ram_data_reg[63] [63]));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[63]_INST_0_i_10 
       (.I0(indexes_62),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[62] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[63]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[63]_INST_0_i_11 
       (.I0(indexes_61),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[61] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[63]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[63]_INST_0_i_12 
       (.I0(indexes_60),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[60] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[63]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[63]_INST_0_i_13 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_63),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[63]_INST_0_i_14 
       (.I0(_signext_d_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(\saved_data_reg[63] ),
        .O(p_0_in0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \io_axi4_0_wdata[63]_INST_0_i_15 
       (.I0(p_3_in__0[3]),
        .I1(signbit_a[6]),
        .I2(wide_mask_hi_hi_lo),
        .I3(wide_mask_hi_hi_hi),
        .I4(indexes_hi_55),
        .I5(p_2_in[5]),
        .O(_signext_a_T_8[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \io_axi4_0_wdata[63]_INST_0_i_16 
       (.I0(p_1_in__0[3]),
        .I1(signbit_d[6]),
        .I2(wide_mask_hi_hi_lo),
        .I3(wide_mask_hi_hi_hi),
        .I4(indexes_lo_55),
        .I5(\io_axi4_0_wdata[63]_INST_0_i_20_n_0 ),
        .O(_signext_d_T_8[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \io_axi4_0_wdata[63]_INST_0_i_17 
       (.I0(indexes_hi_47),
        .I1(wide_mask_hi_hi_lo),
        .I2(wide_mask_hi_lo_hi),
        .O(signbit_a[6]));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[63]_INST_0_i_18 
       (.I0(wide_mask_lo_hi_hi),
        .I1(indexes_hi_31),
        .I2(wide_mask_hi_lo_lo),
        .I3(wide_mask_hi_lo_hi),
        .I4(indexes_hi_39),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \io_axi4_0_wdata[63]_INST_0_i_19 
       (.I0(indexes_lo_47),
        .I1(wide_mask_hi_hi_lo),
        .I2(wide_mask_hi_lo_hi),
        .O(signbit_d[6]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[63]_INST_0_i_2 
       (.I0(data1[63]),
        .I1(sel00),
        .I2(\saved_data_reg[63] ),
        .I3(indexes_63),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[63]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08F80808)) 
    \io_axi4_0_wdata[63]_INST_0_i_20 
       (.I0(wide_mask_lo_hi_hi),
        .I1(indexes_lo_31),
        .I2(wide_mask_hi_lo_lo),
        .I3(wide_mask_hi_lo_hi),
        .I4(indexes_lo_39),
        .O(\io_axi4_0_wdata[63]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[63]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\saved_data_reg[63] ),
        .I3(indexes_63),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[63]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[63]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[59]_INST_0_i_4_n_0 ),
        .CO({\NLW_io_axi4_0_wdata[63]_INST_0_i_4_CO_UNCONNECTED [3],\io_axi4_0_wdata[63]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[63]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[63]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\io_axi4_0_wdata[63]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[63]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[63]_INST_0_i_8_n_0 }),
        .O(data1[63:60]),
        .S({\io_axi4_0_wdata[63]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[63]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[63]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[63]_INST_0_i_12_n_0 }));
  LUT5 #(
    .INIT(32'h18DBE724)) 
    \io_axi4_0_wdata[63]_INST_0_i_5 
       (.I0(unsigned_),
        .I1(p_0_in),
        .I2(p_0_in0_in),
        .I3(data1[63]),
        .I4(\cam_a_0_bits_param_reg_n_0_[0] ),
        .O(pick_a));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[63]_INST_0_i_6 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_62),
        .O(\io_axi4_0_wdata[63]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[63]_INST_0_i_7 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_61),
        .O(\io_axi4_0_wdata[63]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \io_axi4_0_wdata[63]_INST_0_i_8 
       (.I0(_signext_a_T_8[7]),
        .I1(wide_mask_hi_hi_hi),
        .I2(indexes_60),
        .O(\io_axi4_0_wdata[63]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h113C1E3CEEC3E1C3)) 
    \io_axi4_0_wdata[63]_INST_0_i_9 
       (.I0(indexes_63),
        .I1(_signext_a_T_8[7]),
        .I2(_signext_d_T_8[7]),
        .I3(wide_mask_hi_hi_hi),
        .I4(\saved_data_reg[63] ),
        .I5(sel00),
        .O(\io_axi4_0_wdata[63]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[6]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[6]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[6]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[6]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [6]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[6]_INST_0_i_2 
       (.I0(data1[6]),
        .I1(sel00),
        .I2(\ram_data_reg[6] ),
        .I3(indexes_6),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[6]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[6] ),
        .I3(indexes_6),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[6]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[7]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[7]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[7]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[7]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [7]));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[7]_INST_0_i_10 
       (.I0(indexes_6),
        .I1(\ram_data_reg[6] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[7]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[7]_INST_0_i_11 
       (.I0(indexes_5),
        .I1(\ram_data_reg[5] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[7]_INST_0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[7]_INST_0_i_12 
       (.I0(indexes_4),
        .I1(\ram_data_reg[4] ),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[7]_INST_0_i_2 
       (.I0(data1[7]),
        .I1(sel00),
        .I2(indexes_lo_7),
        .I3(indexes_hi_7),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[7]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(indexes_lo_7),
        .I3(indexes_hi_7),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[7]_INST_0_i_3_n_0 ));
  CARRY4 \io_axi4_0_wdata[7]_INST_0_i_4 
       (.CI(\io_axi4_0_wdata[3]_INST_0_i_4_n_0 ),
        .CO({\io_axi4_0_wdata[7]_INST_0_i_4_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_4_n_1 ,\io_axi4_0_wdata[7]_INST_0_i_4_n_2 ,\io_axi4_0_wdata[7]_INST_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\io_axi4_0_wdata[7]_INST_0_i_5_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_6_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_7_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_8_n_0 }),
        .O(data1[7:4]),
        .S({\io_axi4_0_wdata[7]_INST_0_i_9_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_10_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_11_n_0 ,\io_axi4_0_wdata[7]_INST_0_i_12_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[7]_INST_0_i_5 
       (.I0(indexes_hi_7),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[7]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[7]_INST_0_i_6 
       (.I0(indexes_6),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[7]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[7]_INST_0_i_7 
       (.I0(indexes_5),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[7]_INST_0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_wdata[7]_INST_0_i_8 
       (.I0(indexes_4),
        .I1(wide_mask_lo_lo_lo),
        .O(\io_axi4_0_wdata[7]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h609F)) 
    \io_axi4_0_wdata[7]_INST_0_i_9 
       (.I0(indexes_hi_7),
        .I1(indexes_lo_7),
        .I2(wide_mask_lo_lo_lo),
        .I3(sel00),
        .O(\io_axi4_0_wdata[7]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[8]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[8]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[8]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[8]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [8]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[8]_INST_0_i_2 
       (.I0(data1[8]),
        .I1(sel00),
        .I2(\ram_data_reg[8] ),
        .I3(indexes_8),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[8]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[8] ),
        .I3(indexes_8),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \io_axi4_0_wdata[9]_INST_0_i_1 
       (.I0(\io_axi4_0_wdata[9]_INST_0_i_2_n_0 ),
        .I1(\io_axi4_0_wdata[9]_INST_0_i_3_n_0 ),
        .I2(muxStateEarly_0),
        .I3(D[9]),
        .I4(muxStateEarly_1),
        .O(\ram_data_reg[63] [9]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \io_axi4_0_wdata[9]_INST_0_i_2 
       (.I0(data1[9]),
        .I1(sel00),
        .I2(\ram_data_reg[9] ),
        .I3(indexes_9),
        .I4(pick_a),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \io_axi4_0_wdata[9]_INST_0_i_3 
       (.I0(cam_a_0_lut[3]),
        .I1(cam_a_0_lut[1]),
        .I2(\ram_data_reg[9] ),
        .I3(indexes_9),
        .I4(cam_a_0_lut[2]),
        .I5(cam_a_0_bits_opcode),
        .O(\io_axi4_0_wdata[9]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[0]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[0]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[0]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8F8FAFAF8F8FEFF)) 
    \io_axi4_0_wstrb[0]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit),
        .I5(source_c_bits_a_mask_bit_1),
        .O(source_c_bits_a_mask[0]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[1]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[1]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[1]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8F8FAFAF8F8FFFE)) 
    \io_axi4_0_wstrb[1]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit),
        .I5(source_c_bits_a_mask_bit_1),
        .O(source_c_bits_a_mask[1]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[2]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[2]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[2]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8F8F8F8FEFFFAFA)) 
    \io_axi4_0_wstrb[2]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit_1),
        .I5(source_c_bits_a_mask_bit),
        .O(source_c_bits_a_mask[2]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[3]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[3]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[3]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8F8F8F8FFFEFAFA)) 
    \io_axi4_0_wstrb[3]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit_1),
        .I5(source_c_bits_a_mask_bit),
        .O(source_c_bits_a_mask[3]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[4]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[4]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[4]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFAFAF8F8FEFFF8F8)) 
    \io_axi4_0_wstrb[4]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit),
        .I5(source_c_bits_a_mask_bit_1),
        .O(source_c_bits_a_mask[4]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[5]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[5]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[5]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFAFAF8F8FFFEF8F8)) 
    \io_axi4_0_wstrb[5]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit),
        .I5(source_c_bits_a_mask_bit_1),
        .O(source_c_bits_a_mask[5]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[6]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[6]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[6]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFEFFF8F8FAFAF8F8)) 
    \io_axi4_0_wstrb[6]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit),
        .I5(source_c_bits_a_mask_bit_1),
        .O(source_c_bits_a_mask[6]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \io_axi4_0_wstrb[7]_INST_0_i_1 
       (.I0(source_c_bits_a_mask[7]),
        .I1(muxStateEarly_0),
        .I2(hints_auto_in_a_bits_mask[7]),
        .I3(fixer_1_auto_in_a_bits_source[0]),
        .I4(muxStateEarly_1),
        .O(\ram_strb_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFEF8F8FAFAF8F8)) 
    \io_axi4_0_wstrb[7]_INST_0_i_2 
       (.I0(cam_a_0_bits_size[1]),
        .I1(cam_a_0_bits_size[0]),
        .I2(cam_a_0_bits_size[2]),
        .I3(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I4(source_c_bits_a_mask_bit),
        .I5(source_c_bits_a_mask_bit_1),
        .O(source_c_bits_a_mask[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    io_axi4_0_wvalid_INST_0
       (.I0(deq_io_enq_valid),
        .I1(maybe_full),
        .O(io_axi4_0_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00B00000)) 
    io_axi4_0_wvalid_INST_0_i_1
       (.I0(doneAW),
        .I1(maybe_full_reg_11),
        .I2(xbar_auto_out_0_a_valid),
        .I3(xbar_auto_in_a_bits_opcode),
        .I4(\tl2axi4/_bundleIn_0_a_ready_T ),
        .O(deq_io_enq_valid));
  LUT2 #(
    .INIT(4'h1)) 
    io_axi4_0_wvalid_INST_0_i_11
       (.I0(xbar_auto_in_a_bits_address[30]),
        .I1(xbar_auto_in_a_bits_address[31]),
        .O(io_axi4_0_wvalid_INST_0_i_11_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    io_axi4_0_wvalid_INST_0_i_12
       (.I0(\cam_a_0_bits_address_reg_n_0_[29] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[29]),
        .I3(muxStateEarly_1),
        .O(io_axi4_0_wvalid_INST_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    io_axi4_0_wvalid_INST_0_i_13
       (.I0(xbar_auto_in_a_bits_address[30]),
        .I1(xbar_auto_in_a_bits_address[31]),
        .O(io_axi4_0_wvalid_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h0744070004440000)) 
    io_axi4_0_wvalid_INST_0_i_14
       (.I0(\cam_a_0_bits_address_reg_n_0_[29] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[29]),
        .I3(muxStateEarly_1),
        .I4(\cam_a_0_bits_address_reg_n_0_[28] ),
        .I5(fixer_1_auto_in_a_bits_address[28]),
        .O(io_axi4_0_wvalid_INST_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    io_axi4_0_wvalid_INST_0_i_15
       (.I0(xbar_auto_in_a_bits_address[30]),
        .I1(xbar_auto_in_a_bits_address[31]),
        .O(io_axi4_0_wvalid_INST_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h0777)) 
    io_axi4_0_wvalid_INST_0_i_16
       (.I0(\cam_a_0_bits_address_reg_n_0_[29] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[29]),
        .I3(muxStateEarly_1),
        .O(io_axi4_0_wvalid_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h4004444440040000)) 
    io_axi4_0_wvalid_INST_0_i_17
       (.I0(xbar_auto_in_a_bits_source[5]),
        .I1(xbar_auto_in_a_bits_source[4]),
        .I2(xbar_auto_in_a_bits_opcode),
        .I3(write_4),
        .I4(\count_5_reg[0]_0 ),
        .I5(\count_5_reg[4] [1]),
        .O(io_axi4_0_wvalid_INST_0_i_17_n_0));
  LUT6 #(
    .INIT(64'h8008888880080000)) 
    io_axi4_0_wvalid_INST_0_i_18
       (.I0(xbar_auto_in_a_bits_source[5]),
        .I1(xbar_auto_in_a_bits_source[4]),
        .I2(xbar_auto_in_a_bits_opcode),
        .I3(write_6),
        .I4(\count_7_reg[0]_0 ),
        .I5(\count_7_reg[4] [1]),
        .O(io_axi4_0_wvalid_INST_0_i_18_n_0));
  LUT6 #(
    .INIT(64'h1001111110010000)) 
    io_axi4_0_wvalid_INST_0_i_19
       (.I0(xbar_auto_in_a_bits_source[5]),
        .I1(xbar_auto_in_a_bits_source[4]),
        .I2(xbar_auto_in_a_bits_opcode),
        .I3(write_3),
        .I4(\count_4_reg[0]_0 ),
        .I5(\count_4_reg[4] [1]),
        .O(io_axi4_0_wvalid_INST_0_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA28)) 
    io_axi4_0_wvalid_INST_0_i_2
       (.I0(xbar_auto_in_a_valid),
        .I1(xbar_auto_in_a_bits_address[31]),
        .I2(xbar_auto_in_a_bits_address[30]),
        .I3(\xbar/_requestAIO_T_9 ),
        .I4(\xbar/_requestAIO_T_4 ),
        .I5(\xbar/_requestAIO_T_24 ),
        .O(xbar_auto_out_0_a_valid));
  LUT6 #(
    .INIT(64'h4004444440040000)) 
    io_axi4_0_wvalid_INST_0_i_20
       (.I0(xbar_auto_in_a_bits_source[4]),
        .I1(xbar_auto_in_a_bits_source[5]),
        .I2(xbar_auto_in_a_bits_opcode),
        .I3(write_5),
        .I4(\count_6_reg[0]_0 ),
        .I5(\count_6_reg[4] [1]),
        .O(io_axi4_0_wvalid_INST_0_i_20_n_0));
  LUT6 #(
    .INIT(64'h4004444440040000)) 
    io_axi4_0_wvalid_INST_0_i_23
       (.I0(xbar_auto_in_a_bits_source[5]),
        .I1(xbar_auto_in_a_bits_source[4]),
        .I2(xbar_auto_in_a_bits_opcode),
        .I3(write),
        .I4(\count_1_reg[0]_1 ),
        .I5(\count_1_reg[4] [1]),
        .O(\counter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABABAB)) 
    io_axi4_0_wvalid_INST_0_i_3
       (.I0(io_axi4_0_wvalid_INST_0_i_7_n_0),
        .I1(xbar_auto_in_a_bits_source[6]),
        .I2(\count_3_reg[4] ),
        .I3(\ram_id_reg[3] ),
        .I4(count_13_reg_0),
        .I5(write_1_reg_0),
        .O(\tl2axi4/_bundleIn_0_a_ready_T ));
  CARRY4 io_axi4_0_wvalid_INST_0_i_4
       (.CI(1'b0),
        .CO({NLW_io_axi4_0_wvalid_INST_0_i_4_CO_UNCONNECTED[3:2],\xbar/_requestAIO_T_9 ,io_axi4_0_wvalid_INST_0_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_io_axi4_0_wvalid_INST_0_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,io_axi4_0_wvalid_INST_0_i_11_n_0,io_axi4_0_wvalid_INST_0_i_12_n_0}));
  CARRY4 io_axi4_0_wvalid_INST_0_i_5
       (.CI(1'b0),
        .CO({NLW_io_axi4_0_wvalid_INST_0_i_5_CO_UNCONNECTED[3:2],\xbar/_requestAIO_T_4 ,io_axi4_0_wvalid_INST_0_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_io_axi4_0_wvalid_INST_0_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,io_axi4_0_wvalid_INST_0_i_13_n_0,io_axi4_0_wvalid_INST_0_i_14_n_0}));
  CARRY4 io_axi4_0_wvalid_INST_0_i_6
       (.CI(1'b0),
        .CO({NLW_io_axi4_0_wvalid_INST_0_i_6_CO_UNCONNECTED[3:2],\xbar/_requestAIO_T_24 ,io_axi4_0_wvalid_INST_0_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_io_axi4_0_wvalid_INST_0_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,io_axi4_0_wvalid_INST_0_i_15_n_0,io_axi4_0_wvalid_INST_0_i_16_n_0}));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    io_axi4_0_wvalid_INST_0_i_7
       (.I0(io_axi4_0_wvalid_INST_0_i_17_n_0),
        .I1(io_axi4_0_wvalid_INST_0_i_18_n_0),
        .I2(io_axi4_0_wvalid_INST_0_i_19_n_0),
        .I3(io_axi4_0_wvalid_INST_0_i_20_n_0),
        .I4(xbar_auto_in_a_bits_source[6]),
        .I5(a_first),
        .O(io_axi4_0_wvalid_INST_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    maybe_full_i_1__35
       (.I0(deq_io_enq_valid),
        .I1(maybe_full),
        .I2(io_axi4_0_wready),
        .O(maybe_full_reg));
  LUT3 #(
    .INIT(8'h0E)) 
    maybe_full_i_1__36
       (.I0(out_arw_valid),
        .I1(maybe_full_reg_11),
        .I2(queue_arw_deq_io_deq_ready),
        .O(maybe_full_reg_0));
  LUT6 #(
    .INIT(64'hEEAAEAAA00000000)) 
    \q_last_count[4]_i_12 
       (.I0(\beatsLeft[0]_i_6_n_0 ),
        .I1(\xbar/requestAIO_0_0 ),
        .I2(maybe_full_reg_12),
        .I3(\tl2axi4/_bundleIn_0_a_ready_T ),
        .I4(\q_last_count[4]_i_15_n_0 ),
        .I5(allowed_1),
        .O(p_30_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_last_count[4]_i_15 
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(maybe_full_reg_11),
        .O(\q_last_count[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB0000000B)) 
    \q_last_count[4]_i_16 
       (.I0(cam_s_0_state[0]),
        .I1(cam_s_0_state[1]),
        .I2(\beatsLeft_reg_n_0_[2] ),
        .I3(\beatsLeft_reg_n_0_[0] ),
        .I4(\beatsLeft_reg_n_0_[1] ),
        .I5(state_1),
        .O(allowed_1));
  LUT6 #(
    .INIT(64'h0000800080808000)) 
    \q_last_count[4]_i_9 
       (.I0(\a_first_counter_reg[2]_0 ),
        .I1(p_29_in),
        .I2(xbar_auto_in_a_ready),
        .I3(state_1),
        .I4(idle),
        .I5(_readys_T),
        .O(\q_last_count_reg[4] ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ram_addr[0]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[0] ),
        .I1(muxStateEarly_0),
        .I2(saved_address[0]),
        .I3(full_reg_4),
        .I4(chiplink_auto_mbypass_out_a_bits_address[0]),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[10]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[10] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[10]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[11]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[11] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[11]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[12]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[12] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[12]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[13]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[13] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[13]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[14]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[14] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[14]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[15]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[15] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[15]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[16]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[16] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[16]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[17]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[17] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[17]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[18]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[18] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[18]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[19]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[19] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[19]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[19]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ram_addr[1]_i_1 
       (.I0(source_c_bits_a_mask_bit_1),
        .I1(muxStateEarly_0),
        .I2(saved_address[1]),
        .I3(full_reg_4),
        .I4(chiplink_auto_mbypass_out_a_bits_address[1]),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[20]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[20] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[20]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[21]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[21] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[21]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[22]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[22] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[22]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[23]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[23] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[23]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[24]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[24] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[24]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[25]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[25] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[25]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[26]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[26] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[26]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[27]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[27] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[27]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[28]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[28] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[28]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[29]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[29] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[29]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[3]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[3] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[3]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[4]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[4] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[4]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[5]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[5] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[5]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[6]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[6] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[6]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[7]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[7] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[7]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[8]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[8] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[8]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_addr[9]_i_1 
       (.I0(\cam_a_0_bits_address_reg_n_0_[9] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[9]),
        .I3(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_address[9]));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAAA)) 
    \ram_echo_tl_state_source[1]_i_1 
       (.I0(_T_38[1]),
        .I1(fixer_1_auto_in_a_bits_source[1]),
        .I2(p_31_in),
        .I3(_readys_T),
        .I4(idle),
        .I5(state_1),
        .O(xbar_auto_in_a_bits_source[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_echo_tl_state_source[1]_i_2 
       (.I0(muxStateEarly_0),
        .I1(cam_a_0_bits_source[1]),
        .O(_T_38[1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ram_echo_tl_state_source[2]_i_1 
       (.I0(cam_a_0_bits_source[2]),
        .I1(muxStateEarly_0),
        .I2(saved_source[0]),
        .I3(full_reg_4),
        .I4(chiplink_auto_mbypass_out_a_bits_source[0]),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_source[2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ram_echo_tl_state_source[3]_i_1 
       (.I0(\saved_source_reg[6] [1]),
        .I1(muxStateEarly_0),
        .I2(saved_source[1]),
        .I3(full_reg_4),
        .I4(chiplink_auto_mbypass_out_a_bits_source[1]),
        .I5(muxStateEarly_1),
        .O(xbar_auto_in_a_bits_source[3]));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAAA)) 
    \ram_echo_tl_state_source[4]_i_1 
       (.I0(_T_38[4]),
        .I1(fixer_1_auto_in_a_bits_source[4]),
        .I2(p_31_in),
        .I3(_readys_T),
        .I4(idle),
        .I5(state_1),
        .O(xbar_auto_in_a_bits_source[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_echo_tl_state_source[4]_i_2 
       (.I0(muxStateEarly_0),
        .I1(\saved_source_reg[6] [2]),
        .O(_T_38[4]));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAAA)) 
    \ram_echo_tl_state_source[5]_i_1 
       (.I0(_T_38[5]),
        .I1(fixer_1_auto_in_a_bits_source[5]),
        .I2(p_31_in),
        .I3(_readys_T),
        .I4(idle),
        .I5(state_1),
        .O(xbar_auto_in_a_bits_source[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_echo_tl_state_source[5]_i_2 
       (.I0(muxStateEarly_0),
        .I1(\saved_source_reg[6] [3]),
        .O(_T_38[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1
       (.I0(\enq_ptr_value_reg[4] ),
        .I1(Q),
        .O(count_9_reg_6));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__1
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(\enq_ptr_value_reg[4]_5 ),
        .O(count_9_reg_7));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__2
       (.I0(\enq_ptr_value_reg[4]_1 ),
        .I1(\enq_ptr_value_reg[4]_6 ),
        .O(count_9_reg_8));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__3
       (.I0(do_enq_2),
        .I1(\enq_ptr_value_reg[4]_9 ),
        .O(count_9_reg_9));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__5
       (.I0(do_enq_1),
        .I1(\enq_ptr_value_reg[4]_8 ),
        .O(count_9_reg_10));
  LUT2 #(
    .INIT(4'h8)) 
    ram_extra_id_reg_0_15_0_0__0_i_1__6
       (.I0(do_enq_0),
        .I1(\enq_ptr_value_reg[4]_7 ),
        .O(count_9_reg_11));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1__0
       (.I0(\enq_ptr_value_reg[4]_0 ),
        .I1(\enq_ptr_value_reg[4]_5 ),
        .O(count_9_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1__1
       (.I0(\enq_ptr_value_reg[4]_1 ),
        .I1(\enq_ptr_value_reg[4]_6 ),
        .O(count_9_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1__2
       (.I0(do_enq_0),
        .I1(\enq_ptr_value_reg[4]_7 ),
        .O(count_9_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1__3
       (.I0(do_enq_1),
        .I1(\enq_ptr_value_reg[4]_8 ),
        .O(count_9_reg_3));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_1__5
       (.I0(do_enq_2),
        .I1(\enq_ptr_value_reg[4]_9 ),
        .O(count_9_reg_4));
  LUT4 #(
    .INIT(16'hF088)) 
    ram_extra_id_reg_0_15_0_0_i_1__6
       (.I0(\ram_extra_id_reg[0] ),
        .I1(xbar_auto_in_a_bits_source[3]),
        .I2(\ram_id_reg[4] [1]),
        .I3(maybe_full_reg_11),
        .O(io_enq_bits_extra_id));
  LUT2 #(
    .INIT(4'h2)) 
    ram_extra_id_reg_0_15_0_0_i_2
       (.I0(\enq_ptr_value_reg[4] ),
        .I1(Q),
        .O(count_9_reg));
  LUT5 #(
    .INIT(32'h22222220)) 
    ram_extra_id_reg_0_15_0_0_i_3
       (.I0(\ram_id_reg[3] ),
        .I1(xbar_auto_in_a_bits_source[6]),
        .I2(xbar_auto_in_a_bits_source[2]),
        .I3(xbar_auto_in_a_bits_source[1]),
        .I4(xbar_auto_in_a_bits_source[0]),
        .O(\ram_extra_id_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ram_len[1]_i_1 
       (.I0(xbar_auto_in_a_bits_size[0]),
        .I1(xbar_auto_in_a_bits_size[1]),
        .I2(xbar_auto_in_a_bits_size[2]),
        .O(\ram_len_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_len[2]_i_1 
       (.I0(xbar_auto_in_a_bits_size[1]),
        .I1(xbar_auto_in_a_bits_size[2]),
        .O(\ram_len_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ram_len[3]_i_1 
       (.I0(xbar_auto_in_a_bits_size[0]),
        .I1(xbar_auto_in_a_bits_size[1]),
        .I2(xbar_auto_in_a_bits_size[2]),
        .O(\ram_len_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_opcode[2]_i_3 
       (.I0(xbar_auto_in_a_valid),
        .I1(\xbar/requestAIO_0_1 ),
        .O(xbar_auto_out_1_a_valid));
  LUT2 #(
    .INIT(4'h1)) 
    \ram_opcode[2]_i_5 
       (.I0(xbar_auto_in_a_bits_address[30]),
        .I1(xbar_auto_in_a_bits_address[31]),
        .O(\ram_opcode[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ram_opcode[2]_i_6 
       (.I0(d_first),
        .I1(xbar_auto_in_d_bits_opcode[0]),
        .I2(\cam_d_0_data[63]_i_3_n_0 ),
        .I3(xbar_auto_in_d_bits_opcode[1]),
        .I4(xbar_auto_in_d_bits_opcode[2]),
        .O(d_replace));
  LUT6 #(
    .INIT(64'h0033007703330777)) 
    \ram_opcode[2]_i_6__0 
       (.I0(\cam_a_0_bits_address_reg_n_0_[29] ),
        .I1(muxStateEarly_0),
        .I2(fixer_1_auto_in_a_bits_address[29]),
        .I3(muxStateEarly_1),
        .I4(\cam_a_0_bits_address_reg_n_0_[28] ),
        .I5(fixer_1_auto_in_a_bits_address[28]),
        .O(\ram_opcode[2]_i_6__0_n_0 ));
  CARRY4 \ram_opcode_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\NLW_ram_opcode_reg[2]_i_4_CO_UNCONNECTED [3:2],\xbar/requestAIO_0_1 ,\ram_opcode_reg[2]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ram_opcode_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ram_opcode[2]_i_5_n_0 ,\ram_opcode[2]_i_6__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ram_size[0]_i_1 
       (.I0(xbar_auto_in_a_bits_size[2]),
        .I1(xbar_auto_in_a_bits_size[0]),
        .O(\ram_size_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ram_size[1]_i_1 
       (.I0(xbar_auto_in_a_bits_size[2]),
        .I1(xbar_auto_in_a_bits_size[1]),
        .O(\ram_size_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \ram_source[0]_i_1__0 
       (.I0(\saved_source_reg[5] [0]),
        .I1(full),
        .I2(\saved_source_reg[6] [0]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[0]),
        .I5(muxStateEarly_1),
        .O(\ram_source_reg[5] [0]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \ram_source[4]_i_1__0 
       (.I0(\saved_source_reg[5] [1]),
        .I1(full),
        .I2(\saved_source_reg[6] [2]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[4]),
        .I5(muxStateEarly_1),
        .O(\ram_source_reg[5] [1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \ram_source[5]_i_1__0 
       (.I0(\saved_source_reg[5] [2]),
        .I1(full),
        .I2(\saved_source_reg[6] [3]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[5]),
        .I5(muxStateEarly_1),
        .O(\ram_source_reg[5] [2]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_tl_state_size_reg_0_31_0_3_i_1
       (.I0(\enq_ptr_value_reg[4]_2 ),
        .I1(maybe_full_reg_1),
        .I2(maybe_full_reg_2),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__11
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\ram_id_reg[3]_1 ),
        .I3(\ram_id_reg[2] ),
        .I4(\enq_ptr_value_reg[4]_4 ),
        .I5(maybe_full_reg_9),
        .O(do_enq_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__12
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\ram_id_reg[3]_1 ),
        .I3(\ram_id_reg[2] ),
        .I4(\enq_ptr_value_reg[4]_3 ),
        .I5(maybe_full_reg_10),
        .O(do_enq_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__2
       (.I0(\enq_ptr_value_reg[4]_2 ),
        .I1(maybe_full_reg_3),
        .I2(maybe_full_reg_4),
        .O(do_enq));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__5
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\ram_id_reg[3]_1 ),
        .I3(\ram_id_reg[2] ),
        .I4(\enq_ptr_value_reg[4]_3 ),
        .I5(maybe_full_reg_5),
        .O(\enq_ptr_value_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__6
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\ram_id_reg[3]_1 ),
        .I3(\ram_id_reg[2] ),
        .I4(\enq_ptr_value_reg[4]_4 ),
        .I5(maybe_full_reg_6),
        .O(\enq_ptr_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__8
       (.I0(io_axi4_0_arready),
        .I1(axi4index_1_auto_in_arvalid),
        .I2(\enq_ptr_value_reg[4]_2 ),
        .I3(\ram_id_reg[3]_1 ),
        .I4(\ram_id_reg[2] ),
        .I5(maybe_full_reg_7),
        .O(\enq_ptr_value_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_tl_state_size_reg_0_31_0_3_i_1__9
       (.I0(io_axi4_0_awready),
        .I1(axi4index_1_auto_in_awvalid),
        .I2(\enq_ptr_value_reg[4]_2 ),
        .I3(\ram_id_reg[3]_1 ),
        .I4(\ram_id_reg[2] ),
        .I5(maybe_full_reg_8),
        .O(do_enq_2));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__0
       (.I0(\io_axi4_0_awid[0] ),
        .I1(\ram_id_reg[1]_0 ),
        .O(\enq_ptr_value_reg[4]_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_tl_state_size_reg_0_31_0_3_i_2__1
       (.I0(\io_axi4_0_awid[0] ),
        .I1(\ram_id_reg[1]_0 ),
        .O(\enq_ptr_value_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_tl_state_size_reg_0_31_0_3_i_4
       (.I0(\io_axi4_0_awid[0] ),
        .I1(\ram_id_reg[1]_0 ),
        .O(\enq_ptr_value_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    ram_tl_state_source_reg_0_31_0_5_i_2
       (.I0(\ram_echo_tl_state_source_reg[5] [0]),
        .I1(maybe_full_reg_11),
        .I2(\saved_source_reg[6] [0]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[0]),
        .I5(muxStateEarly_1),
        .O(io_enq_bits_tl_state_source[0]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    ram_tl_state_source_reg_0_31_0_5_i_5
       (.I0(\ram_echo_tl_state_source_reg[5] [2]),
        .I1(maybe_full_reg_11),
        .I2(\saved_source_reg[6] [3]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[5]),
        .I5(muxStateEarly_1),
        .O(io_enq_bits_tl_state_source[2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    ram_tl_state_source_reg_0_31_0_5_i_6
       (.I0(\ram_echo_tl_state_source_reg[5] [1]),
        .I1(maybe_full_reg_11),
        .I2(\saved_source_reg[6] [2]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[4]),
        .I5(muxStateEarly_1),
        .O(io_enq_bits_tl_state_source[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ram_wen[0]_i_1 
       (.I0(xbar_auto_in_a_bits_opcode),
        .O(a_isPut));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[32]_i_1 
       (.I0(\saved_data_reg[32] ),
        .I1(io_axi4_0_rdata[32]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[30]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[33]_i_1 
       (.I0(\saved_data_reg[33] ),
        .I1(io_axi4_0_rdata[33]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[31]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[34]_i_1 
       (.I0(\saved_data_reg[34] ),
        .I1(io_axi4_0_rdata[34]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[32]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[35]_i_1 
       (.I0(\saved_data_reg[35] ),
        .I1(io_axi4_0_rdata[35]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[33]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[36]_i_1 
       (.I0(\saved_data_reg[36] ),
        .I1(io_axi4_0_rdata[36]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[34]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[37]_i_1 
       (.I0(\saved_data_reg[37] ),
        .I1(io_axi4_0_rdata[37]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[35]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[38]_i_1 
       (.I0(\saved_data_reg[38] ),
        .I1(io_axi4_0_rdata[38]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[36]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[39]_i_1 
       (.I0(indexes_lo_39),
        .I1(io_axi4_0_rdata[39]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[37]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[40]_i_1 
       (.I0(\saved_data_reg[40] ),
        .I1(io_axi4_0_rdata[40]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[38]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[41]_i_1 
       (.I0(\saved_data_reg[41] ),
        .I1(io_axi4_0_rdata[41]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[39]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[42]_i_1 
       (.I0(\saved_data_reg[42] ),
        .I1(io_axi4_0_rdata[42]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[40]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[43]_i_1 
       (.I0(\saved_data_reg[43] ),
        .I1(io_axi4_0_rdata[43]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[41]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[44]_i_1 
       (.I0(\saved_data_reg[44] ),
        .I1(io_axi4_0_rdata[44]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[42]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[45]_i_1 
       (.I0(\saved_data_reg[45] ),
        .I1(io_axi4_0_rdata[45]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[43]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[46]_i_1 
       (.I0(\saved_data_reg[46] ),
        .I1(io_axi4_0_rdata[46]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[44]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[47]_i_1 
       (.I0(indexes_lo_47),
        .I1(io_axi4_0_rdata[47]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[45]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[48]_i_1 
       (.I0(\saved_data_reg[48] ),
        .I1(io_axi4_0_rdata[48]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[46]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[49]_i_1 
       (.I0(\saved_data_reg[49] ),
        .I1(io_axi4_0_rdata[49]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[47]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[50]_i_1 
       (.I0(\saved_data_reg[50] ),
        .I1(io_axi4_0_rdata[50]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[48]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[51]_i_1 
       (.I0(\saved_data_reg[51] ),
        .I1(io_axi4_0_rdata[51]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[49]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[52]_i_1 
       (.I0(\saved_data_reg[52] ),
        .I1(io_axi4_0_rdata[52]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[50]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[53]_i_1 
       (.I0(\saved_data_reg[53] ),
        .I1(io_axi4_0_rdata[53]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[51]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[54]_i_1 
       (.I0(\saved_data_reg[54] ),
        .I1(io_axi4_0_rdata[54]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[52]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[55]_i_1 
       (.I0(indexes_lo_55),
        .I1(io_axi4_0_rdata[55]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[53]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[56]_i_1 
       (.I0(\saved_data_reg[56] ),
        .I1(io_axi4_0_rdata[56]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[54]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[57]_i_1 
       (.I0(\saved_data_reg[57] ),
        .I1(io_axi4_0_rdata[57]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[55]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[58]_i_1 
       (.I0(\saved_data_reg[58] ),
        .I1(io_axi4_0_rdata[58]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[56]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[59]_i_1 
       (.I0(\saved_data_reg[59] ),
        .I1(io_axi4_0_rdata[59]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[57]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[60]_i_1 
       (.I0(\saved_data_reg[60] ),
        .I1(io_axi4_0_rdata[60]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[58]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[61]_i_1 
       (.I0(\saved_data_reg[61] ),
        .I1(io_axi4_0_rdata[61]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[59]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[62]_i_1 
       (.I0(\saved_data_reg[62] ),
        .I1(io_axi4_0_rdata[62]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \saved_data[63]_i_1 
       (.I0(\saved_data_reg[63] ),
        .I1(io_axi4_0_rdata[63]),
        .I2(muxStateEarly_0_3),
        .I3(d_replace),
        .O(atomics_auto_in_d_bits_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \saved_opcode[2]_i_1__0 
       (.I0(\saved_source_reg[0]_0 ),
        .I1(maybe_full_4),
        .I2(full),
        .O(\saved_source_reg[0] ));
  LUT6 #(
    .INIT(64'hEE2E222200000000)) 
    \saved_opcode[2]_i_2 
       (.I0(state_1),
        .I1(idle),
        .I2(cam_s_0_state[1]),
        .I3(cam_s_0_state[0]),
        .I4(p_31_in),
        .I5(bypass_reg_rep_0),
        .O(xbar_auto_in_a_bits_opcode));
  LUT3 #(
    .INIT(8'h04)) 
    \saved_opcode[2]_i_2__0 
       (.I0(d_replace),
        .I1(xbar_auto_in_d_bits_opcode[2]),
        .I2(xbar_auto_in_d_bits_source[0]),
        .O(\saved_opcode_reg[2] ));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    \saved_opcode[2]_i_3 
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(repeat_count_reg),
        .I2(xbar_auto_in_a_bits_size[1]),
        .I3(xbar_auto_in_a_bits_size[0]),
        .I4(xbar_auto_in_a_bits_size[2]),
        .I5(xbar_auto_out_1_a_valid),
        .O(\saved_source_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \stalls_id_3[1]_i_4 
       (.I0(atomics_auto_in_a_ready),
        .I1(full_reg_1),
        .O(\stalls_id_3_reg[1] ));
  FDRE state_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(muxStateEarly_0),
        .Q(state_0),
        .R(resetn_0));
  FDRE state_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(muxStateEarly_1),
        .Q(state_1),
        .R(resetn_0));
  LUT4 #(
    .INIT(16'hF704)) 
    write_1_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_10_reg),
        .I3(write_1),
        .O(write_1_reg));
  LUT4 #(
    .INIT(16'hF704)) 
    write_2_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_11_reg),
        .I3(write_2),
        .O(write_2_reg));
  LUT4 #(
    .INIT(16'hF704)) 
    write_3_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_12_reg),
        .I3(write_3),
        .O(write_3_reg));
  LUT4 #(
    .INIT(16'hF704)) 
    write_4_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_13_reg),
        .I3(write_4),
        .O(write_4_reg));
  LUT4 #(
    .INIT(16'hF704)) 
    write_5_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_14_reg),
        .I3(write_5),
        .O(write_5_reg));
  LUT4 #(
    .INIT(16'hF704)) 
    write_6_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_15_reg),
        .I3(write_6),
        .O(write_6_reg));
  LUT4 #(
    .INIT(16'hF704)) 
    write_i_1
       (.I0(xbar_auto_in_a_bits_opcode),
        .I1(\count_1_reg[0]_0 ),
        .I2(count_9_reg_5),
        .I3(write),
        .O(write_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLBusBypass
   (xbar_1_auto_out_0_d_valid,
    \beatsLeft_reg[0] ,
    \beatsLeft_reg[0]_0 ,
    \counter_3_reg[0] ,
    \flight_reg[3] ,
    SR,
    clk,
    state_0_reg,
    \cdc_reg_reg[11] ,
    d_first_reg,
    valid_reg_reg,
    sync_0_reg,
    sync_0,
    state_0,
    maybe_full_reg,
    E,
    \r_1_reg[0] ,
    sbypass_auto_node_out_out_d_bits_size,
    xbar_1_auto_out_0_d_bits_size,
    sync_0_reg_0);
  output xbar_1_auto_out_0_d_valid;
  output \beatsLeft_reg[0] ;
  output \beatsLeft_reg[0]_0 ;
  output \counter_3_reg[0] ;
  output \flight_reg[3] ;
  input [0:0]SR;
  input clk;
  input state_0_reg;
  input \cdc_reg_reg[11] ;
  input d_first_reg;
  input valid_reg_reg;
  input sync_0_reg;
  input sync_0;
  input state_0;
  input maybe_full_reg;
  input [0:0]E;
  input \r_1_reg[0] ;
  input [0:0]sbypass_auto_node_out_out_d_bits_size;
  input [1:0]xbar_1_auto_out_0_d_bits_size;
  input sync_0_reg_0;

  wire [0:0]E;
  wire [0:0]SR;
  wire \beatsLeft_reg[0] ;
  wire \beatsLeft_reg[0]_0 ;
  wire \cdc_reg_reg[11] ;
  wire clk;
  wire \counter_3_reg[0] ;
  wire d_first_reg;
  wire \flight_reg[3] ;
  wire maybe_full_reg;
  wire \r_1_reg[0] ;
  wire [0:0]sbypass_auto_node_out_out_d_bits_size;
  wire state_0;
  wire state_0_reg;
  wire sync_0;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire valid_reg_reg;
  wire [1:0]xbar_1_auto_out_0_d_bits_size;
  wire xbar_1_auto_out_0_d_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLBusBypassBar bar
       (.E(E),
        .SR(SR),
        .\beatsLeft_reg[0] (\beatsLeft_reg[0] ),
        .\beatsLeft_reg[0]_0 (\beatsLeft_reg[0]_0 ),
        .\cdc_reg_reg[11] (\cdc_reg_reg[11] ),
        .clk(clk),
        .\counter_3_reg[0]_0 (\counter_3_reg[0] ),
        .d_first_reg(d_first_reg),
        .\flight_reg[3]_0 (\flight_reg[3] ),
        .maybe_full_reg(maybe_full_reg),
        .\r_1_reg[0] (\r_1_reg[0] ),
        .sbypass_auto_node_out_out_d_bits_size(sbypass_auto_node_out_out_d_bits_size),
        .state_0(state_0),
        .state_0_reg(state_0_reg),
        .sync_0(sync_0),
        .sync_0_reg(sync_0_reg),
        .sync_0_reg_0(sync_0_reg_0),
        .valid_reg_reg(valid_reg_reg),
        .xbar_1_auto_out_0_d_bits_size(xbar_1_auto_out_0_d_bits_size),
        .xbar_1_auto_out_0_d_valid(xbar_1_auto_out_0_d_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLBusBypassBar
   (xbar_1_auto_out_0_d_valid,
    \beatsLeft_reg[0] ,
    \beatsLeft_reg[0]_0 ,
    \counter_3_reg[0]_0 ,
    \flight_reg[3]_0 ,
    SR,
    clk,
    state_0_reg,
    \cdc_reg_reg[11] ,
    d_first_reg,
    valid_reg_reg,
    sync_0_reg,
    sync_0,
    state_0,
    maybe_full_reg,
    E,
    \r_1_reg[0] ,
    sbypass_auto_node_out_out_d_bits_size,
    xbar_1_auto_out_0_d_bits_size,
    sync_0_reg_0);
  output xbar_1_auto_out_0_d_valid;
  output \beatsLeft_reg[0] ;
  output \beatsLeft_reg[0]_0 ;
  output \counter_3_reg[0]_0 ;
  output \flight_reg[3]_0 ;
  input [0:0]SR;
  input clk;
  input state_0_reg;
  input \cdc_reg_reg[11] ;
  input d_first_reg;
  input valid_reg_reg;
  input sync_0_reg;
  input sync_0;
  input state_0;
  input maybe_full_reg;
  input [0:0]E;
  input \r_1_reg[0] ;
  input [0:0]sbypass_auto_node_out_out_d_bits_size;
  input [1:0]xbar_1_auto_out_0_d_bits_size;
  input sync_0_reg_0;

  wire [0:0]E;
  wire [0:0]SR;
  wire \beatsLeft_reg[0] ;
  wire \beatsLeft_reg[0]_0 ;
  wire bypass_reg;
  wire bypass_reg_i_1_n_0;
  wire bypass_reg_i_3_n_0;
  wire bypass_reg_i_4_n_0;
  wire \cdc_reg_reg[11] ;
  wire clk;
  wire \counter_3[0]_i_1__0_n_0 ;
  wire \counter_3[2]_i_2_n_0 ;
  wire \counter_3_reg[0]_0 ;
  wire [3:0]counter_3_reg__0;
  wire d_first_reg;
  wire [5:0]flight;
  wire \flight_reg[3]_0 ;
  wire in_reset;
  wire maybe_full_reg;
  wire next_flight_carry__0_i_1_n_0;
  wire next_flight_carry__0_i_2_n_0;
  wire next_flight_carry__0_n_3;
  wire next_flight_carry__0_n_6;
  wire next_flight_carry__0_n_7;
  wire next_flight_carry_i_1_n_0;
  wire next_flight_carry_i_2_n_0;
  wire next_flight_carry_i_3_n_0;
  wire next_flight_carry_i_4_n_0;
  wire next_flight_carry_i_5_n_0;
  wire next_flight_carry_i_6_n_0;
  wire next_flight_carry_i_8_n_0;
  wire next_flight_carry_i_9_n_0;
  wire next_flight_carry_n_0;
  wire next_flight_carry_n_1;
  wire next_flight_carry_n_2;
  wire next_flight_carry_n_3;
  wire next_flight_carry_n_4;
  wire next_flight_carry_n_5;
  wire next_flight_carry_n_6;
  wire next_flight_carry_n_7;
  wire [3:1]p_0_in;
  wire \r_1_reg[0] ;
  wire [0:0]sbypass_auto_node_out_out_d_bits_size;
  wire state_0;
  wire state_0_reg;
  wire sync_0;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire valid_reg_reg;
  wire [1:0]xbar_1_auto_out_0_d_bits_size;
  wire xbar_1_auto_out_0_d_valid;
  wire [3:1]NLW_next_flight_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_next_flight_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    \beatsLeft[1]_i_2 
       (.I0(\beatsLeft_reg[0]_0 ),
        .I1(state_0),
        .O(\beatsLeft_reg[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    \beatsLeft[1]_i_3__0 
       (.I0(xbar_1_auto_out_0_d_valid),
        .I1(maybe_full_reg),
        .O(\beatsLeft_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBAAB88888AA8)) 
    bypass_reg_i_1
       (.I0(sync_0_reg_0),
        .I1(in_reset),
        .I2(next_flight_carry_i_8_n_0),
        .I3(next_flight_carry_i_9_n_0),
        .I4(bypass_reg_i_3_n_0),
        .I5(bypass_reg),
        .O(bypass_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFD)) 
    bypass_reg_i_3
       (.I0(bypass_reg_i_4_n_0),
        .I1(flight[5]),
        .I2(flight[4]),
        .I3(flight[1]),
        .I4(flight[2]),
        .I5(flight[3]),
        .O(bypass_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bypass_reg_i_4
       (.I0(flight[0]),
        .I1(state_0_reg),
        .O(bypass_reg_i_4_n_0));
  FDRE bypass_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(bypass_reg_i_1_n_0),
        .Q(bypass_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h0F0E0F0F)) 
    \counter_3[0]_i_1__0 
       (.I0(counter_3_reg__0[3]),
        .I1(counter_3_reg__0[2]),
        .I2(counter_3_reg__0[0]),
        .I3(counter_3_reg__0[1]),
        .I4(\cdc_reg_reg[11] ),
        .O(\counter_3[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hF00FF00E)) 
    \counter_3[1]_i_1 
       (.I0(counter_3_reg__0[3]),
        .I1(counter_3_reg__0[2]),
        .I2(counter_3_reg__0[0]),
        .I3(counter_3_reg__0[1]),
        .I4(\r_1_reg[0] ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hC3C2C3C2C3C2C2C2)) 
    \counter_3[2]_i_1 
       (.I0(counter_3_reg__0[3]),
        .I1(counter_3_reg__0[2]),
        .I2(\counter_3[2]_i_2_n_0 ),
        .I3(\r_1_reg[0] ),
        .I4(xbar_1_auto_out_0_d_bits_size[1]),
        .I5(xbar_1_auto_out_0_d_bits_size[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \counter_3[2]_i_2 
       (.I0(counter_3_reg__0[1]),
        .I1(counter_3_reg__0[0]),
        .O(\counter_3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF000000008)) 
    \counter_3[3]_i_2 
       (.I0(\r_1_reg[0] ),
        .I1(sbypass_auto_node_out_out_d_bits_size),
        .I2(counter_3_reg__0[2]),
        .I3(counter_3_reg__0[0]),
        .I4(counter_3_reg__0[1]),
        .I5(counter_3_reg__0[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h7F70)) 
    \counter_3[3]_i_7 
       (.I0(sync_0),
        .I1(sync_0_reg),
        .I2(in_reset),
        .I3(bypass_reg),
        .O(\counter_3_reg[0]_0 ));
  FDRE \counter_3_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\counter_3[0]_i_1__0_n_0 ),
        .Q(counter_3_reg__0[0]),
        .R(SR));
  FDRE \counter_3_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(counter_3_reg__0[1]),
        .R(SR));
  FDRE \counter_3_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(counter_3_reg__0[2]),
        .R(SR));
  FDRE \counter_3_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(counter_3_reg__0[3]),
        .R(SR));
  FDRE \flight_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight_carry_n_7),
        .Q(flight[0]),
        .R(SR));
  FDRE \flight_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight_carry_n_6),
        .Q(flight[1]),
        .R(SR));
  FDRE \flight_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight_carry_n_5),
        .Q(flight[2]),
        .R(SR));
  FDRE \flight_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight_carry_n_4),
        .Q(flight[3]),
        .R(SR));
  FDRE \flight_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight_carry__0_n_7),
        .Q(flight[4]),
        .R(SR));
  FDRE \flight_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(next_flight_carry__0_n_6),
        .Q(flight[5]),
        .R(SR));
  FDRE in_reset_reg
       (.C(clk),
        .CE(1'b1),
        .D(SR),
        .Q(in_reset),
        .R(1'b0));
  CARRY4 next_flight_carry
       (.CI(1'b0),
        .CO({next_flight_carry_n_0,next_flight_carry_n_1,next_flight_carry_n_2,next_flight_carry_n_3}),
        .CYINIT(1'b0),
        .DI({flight[2:1],next_flight_carry_i_1_n_0,next_flight_carry_i_2_n_0}),
        .O({next_flight_carry_n_4,next_flight_carry_n_5,next_flight_carry_n_6,next_flight_carry_n_7}),
        .S({next_flight_carry_i_3_n_0,next_flight_carry_i_4_n_0,next_flight_carry_i_5_n_0,next_flight_carry_i_6_n_0}));
  CARRY4 next_flight_carry__0
       (.CI(next_flight_carry_n_0),
        .CO({NLW_next_flight_carry__0_CO_UNCONNECTED[3:1],next_flight_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,flight[3]}),
        .O({NLW_next_flight_carry__0_O_UNCONNECTED[3:2],next_flight_carry__0_n_6,next_flight_carry__0_n_7}),
        .S({1'b0,1'b0,next_flight_carry__0_i_1_n_0,next_flight_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry__0_i_1
       (.I0(flight[4]),
        .I1(flight[5]),
        .O(next_flight_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry__0_i_2
       (.I0(flight[3]),
        .I1(flight[4]),
        .O(next_flight_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    next_flight_carry_i_1
       (.I0(flight[1]),
        .O(next_flight_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_flight_carry_i_10
       (.I0(counter_3_reg__0[3]),
        .I1(counter_3_reg__0[2]),
        .I2(counter_3_reg__0[0]),
        .I3(counter_3_reg__0[1]),
        .O(\flight_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry_i_2
       (.I0(flight[0]),
        .I1(state_0_reg),
        .O(next_flight_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry_i_3
       (.I0(flight[2]),
        .I1(flight[3]),
        .O(next_flight_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry_i_4
       (.I0(flight[1]),
        .I1(flight[2]),
        .O(next_flight_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    next_flight_carry_i_5
       (.I0(state_0_reg),
        .I1(flight[0]),
        .I2(flight[1]),
        .O(next_flight_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry_i_6
       (.I0(next_flight_carry_i_8_n_0),
        .I1(next_flight_carry_i_9_n_0),
        .O(next_flight_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h9)) 
    next_flight_carry_i_8
       (.I0(flight[0]),
        .I1(state_0_reg),
        .O(next_flight_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h88888888888A8888)) 
    next_flight_carry_i_9
       (.I0(E),
        .I1(\cdc_reg_reg[11] ),
        .I2(counter_3_reg__0[3]),
        .I3(counter_3_reg__0[2]),
        .I4(counter_3_reg__0[0]),
        .I5(counter_3_reg__0[1]),
        .O(next_flight_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h1101000100010001)) 
    state_0_i_2__1
       (.I0(d_first_reg),
        .I1(valid_reg_reg),
        .I2(bypass_reg),
        .I3(in_reset),
        .I4(sync_0_reg),
        .I5(sync_0),
        .O(xbar_1_auto_out_0_d_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLError_2
   (maybe_full,
    maybe_full_reg,
    count_reg,
    err_auto_in_d_bits_opcode,
    err_auto_in_d_bits_size,
    state_1_reg_0,
    flight_79_reg,
    xbar_auto_in_d_bits_source,
    flight_77_reg,
    flight_71_reg,
    flight_69_reg,
    flight_78_reg,
    flight_76_reg,
    flight_70_reg,
    flight_68_reg,
    flight_111_reg,
    flight_109_reg,
    flight_103_reg,
    flight_101_reg,
    flight_47_reg,
    flight_45_reg,
    flight_39_reg,
    flight_37_reg,
    flight_110_reg,
    flight_108_reg,
    flight_102_reg,
    flight_100_reg,
    flight_46_reg,
    flight_44_reg,
    flight_38_reg,
    flight_36_reg,
    flight_64_reg,
    flight_74_reg,
    flight_72_reg,
    flight_66_reg,
    flight_75_reg,
    flight_73_reg,
    flight_67_reg,
    flight_65_reg,
    flight_96_reg,
    flight_106_reg,
    flight_104_reg,
    flight_98_reg,
    flight_32_reg,
    flight_42_reg,
    flight_40_reg,
    flight_34_reg,
    flight_107_reg,
    flight_105_reg,
    flight_99_reg,
    flight_97_reg,
    flight_43_reg,
    flight_41_reg,
    flight_35_reg,
    flight_33_reg,
    flight_95_reg,
    flight_93_reg,
    flight_87_reg,
    flight_85_reg,
    flight_31_reg,
    flight_29_reg,
    flight_23_reg,
    flight_21_reg,
    flight_94_reg,
    flight_92_reg,
    flight_86_reg,
    flight_84_reg,
    flight_30_reg,
    flight_28_reg,
    flight_22_reg,
    flight_20_reg,
    flight_63_reg,
    flight_61_reg,
    flight_55_reg,
    flight_53_reg,
    flight_127_reg,
    flight_125_reg,
    flight_119_reg,
    flight_117_reg,
    flight_62_reg,
    flight_60_reg,
    flight_54_reg,
    flight_52_reg,
    flight_126_reg,
    flight_124_reg,
    flight_118_reg,
    flight_116_reg,
    flight_80_reg,
    flight_90_reg,
    flight_88_reg,
    flight_82_reg,
    flight_16_reg,
    flight_26_reg,
    flight_24_reg,
    flight_18_reg,
    flight_91_reg,
    flight_89_reg,
    flight_83_reg,
    flight_81_reg,
    flight_27_reg,
    flight_25_reg,
    flight_19_reg,
    flight_17_reg,
    flight_48_reg,
    flight_58_reg,
    flight_56_reg,
    flight_50_reg,
    flight_112_reg,
    flight_122_reg,
    flight_120_reg,
    flight_114_reg,
    flight_59_reg,
    flight_57_reg,
    flight_51_reg,
    flight_49_reg,
    flight_123_reg,
    flight_121_reg,
    flight_115_reg,
    flight_113_reg,
    d_ackd,
    xbar_auto_in_d_bits_opcode,
    \ram_param_reg[1] ,
    \beatsLeft_reg[2]_0 ,
    \beatsLeft_reg[0]_0 ,
    \saved_source_reg[5] ,
    D,
    \cam_d_0_data_reg[63] ,
    \cam_d_0_data_reg[63]_0 ,
    \cam_d_0_data_reg[63]_1 ,
    \beatsLeft_reg[1]_0 ,
    flight_33_reg_0,
    count_reg_0,
    E,
    auto_in_c_bits_opcode,
    clk,
    resetn_0,
    count,
    full,
    xbar_auto_out_1_a_valid,
    \d_first_counter_reg[2] ,
    \ram_source_reg[0] ,
    flight_79_reg_0,
    resetn,
    flight_77_reg_0,
    flight_71_reg_0,
    flight_69_reg_0,
    \ram_source_reg[0]_0 ,
    flight_78_reg_0,
    flight_76_reg_0,
    flight_70_reg_0,
    flight_68_reg_0,
    \ram_source_reg[0]_1 ,
    flight_111_reg_0,
    flight_109_reg_0,
    flight_103_reg_0,
    flight_101_reg_0,
    flight_47_reg_0,
    flight_45_reg_0,
    flight_39_reg_0,
    flight_37_reg_0,
    \ram_source_reg[5] ,
    flight_110_reg_0,
    flight_108_reg_0,
    flight_102_reg_0,
    flight_100_reg_0,
    flight_46_reg_0,
    flight_44_reg_0,
    flight_38_reg_0,
    flight_36_reg_0,
    flight_64_reg_0,
    flight_74_reg_0,
    flight_72_reg_0,
    flight_66_reg_0,
    flight_75_reg_0,
    flight_73_reg_0,
    flight_67_reg_0,
    flight_65_reg_0,
    flight_96_reg_0,
    flight_106_reg_0,
    flight_104_reg_0,
    flight_98_reg_0,
    flight_32_reg_0,
    flight_42_reg_0,
    flight_40_reg_0,
    flight_34_reg_0,
    flight_107_reg_0,
    flight_105_reg_0,
    flight_99_reg_0,
    flight_97_reg_0,
    flight_43_reg_0,
    flight_41_reg_0,
    flight_35_reg_0,
    flight_33_reg_1,
    \d_first_counter_reg[2]_0 ,
    flight_95_reg_0,
    flight_93_reg_0,
    flight_87_reg_0,
    flight_85_reg_0,
    flight_31_reg_0,
    flight_29_reg_0,
    flight_23_reg_0,
    flight_21_reg_0,
    flight_94_reg_0,
    flight_92_reg_0,
    flight_86_reg_0,
    flight_84_reg_0,
    flight_30_reg_0,
    flight_28_reg_0,
    flight_22_reg_0,
    flight_20_reg_0,
    flight_63_reg_0,
    flight_61_reg_0,
    flight_55_reg_0,
    flight_53_reg_0,
    flight_127_reg_0,
    flight_125_reg_0,
    flight_119_reg_0,
    flight_117_reg_0,
    flight_62_reg_0,
    flight_60_reg_0,
    flight_54_reg_0,
    flight_52_reg_0,
    flight_126_reg_0,
    flight_124_reg_0,
    flight_118_reg_0,
    flight_116_reg_0,
    flight_80_reg_0,
    flight_90_reg_0,
    flight_88_reg_0,
    flight_82_reg_0,
    flight_16_reg_0,
    flight_26_reg_0,
    flight_24_reg_0,
    flight_18_reg_0,
    flight_91_reg_0,
    flight_89_reg_0,
    flight_83_reg_0,
    flight_81_reg_0,
    flight_27_reg_0,
    flight_25_reg_0,
    flight_19_reg_0,
    flight_17_reg_0,
    flight_48_reg_0,
    flight_58_reg_0,
    flight_56_reg_0,
    flight_50_reg_0,
    flight_112_reg_0,
    flight_122_reg_0,
    flight_120_reg_0,
    flight_114_reg_0,
    flight_59_reg_0,
    flight_57_reg_0,
    flight_51_reg_0,
    flight_49_reg_0,
    flight_123_reg_0,
    flight_121_reg_0,
    flight_115_reg_0,
    flight_113_reg_0,
    \ram_source_reg[6] ,
    state_1_reg_1,
    Q,
    full_0,
    muxStateEarly_1,
    xbar_auto_out_0_d_bits_size,
    \readys_mask_reg[0] ,
    \beatsLeft_reg[0]_1 ,
    \b_delay_reg[0] ,
    \b_delay_reg[0]_0 ,
    \b_delay_reg[0]_1 ,
    \readys_mask_reg[0]_0 ,
    d_replace,
    \readys_mask_reg[1] ,
    \cdc_reg_reg[16] ,
    full_reg,
    \saved_opcode_reg[2] ,
    \saved_size_reg[2] ,
    \saved_source_reg[6] ,
    \saved_param_reg[1] ,
    \saved_size_reg[2]_0 ,
    \saved_source_reg[3] );
  output maybe_full;
  output maybe_full_reg;
  output count_reg;
  output [0:0]err_auto_in_d_bits_opcode;
  output [2:0]err_auto_in_d_bits_size;
  output state_1_reg_0;
  output flight_79_reg;
  output [2:0]xbar_auto_in_d_bits_source;
  output flight_77_reg;
  output flight_71_reg;
  output flight_69_reg;
  output flight_78_reg;
  output flight_76_reg;
  output flight_70_reg;
  output flight_68_reg;
  output flight_111_reg;
  output flight_109_reg;
  output flight_103_reg;
  output flight_101_reg;
  output flight_47_reg;
  output flight_45_reg;
  output flight_39_reg;
  output flight_37_reg;
  output flight_110_reg;
  output flight_108_reg;
  output flight_102_reg;
  output flight_100_reg;
  output flight_46_reg;
  output flight_44_reg;
  output flight_38_reg;
  output flight_36_reg;
  output flight_64_reg;
  output flight_74_reg;
  output flight_72_reg;
  output flight_66_reg;
  output flight_75_reg;
  output flight_73_reg;
  output flight_67_reg;
  output flight_65_reg;
  output flight_96_reg;
  output flight_106_reg;
  output flight_104_reg;
  output flight_98_reg;
  output flight_32_reg;
  output flight_42_reg;
  output flight_40_reg;
  output flight_34_reg;
  output flight_107_reg;
  output flight_105_reg;
  output flight_99_reg;
  output flight_97_reg;
  output flight_43_reg;
  output flight_41_reg;
  output flight_35_reg;
  output flight_33_reg;
  output flight_95_reg;
  output flight_93_reg;
  output flight_87_reg;
  output flight_85_reg;
  output flight_31_reg;
  output flight_29_reg;
  output flight_23_reg;
  output flight_21_reg;
  output flight_94_reg;
  output flight_92_reg;
  output flight_86_reg;
  output flight_84_reg;
  output flight_30_reg;
  output flight_28_reg;
  output flight_22_reg;
  output flight_20_reg;
  output flight_63_reg;
  output flight_61_reg;
  output flight_55_reg;
  output flight_53_reg;
  output flight_127_reg;
  output flight_125_reg;
  output flight_119_reg;
  output flight_117_reg;
  output flight_62_reg;
  output flight_60_reg;
  output flight_54_reg;
  output flight_52_reg;
  output flight_126_reg;
  output flight_124_reg;
  output flight_118_reg;
  output flight_116_reg;
  output flight_80_reg;
  output flight_90_reg;
  output flight_88_reg;
  output flight_82_reg;
  output flight_16_reg;
  output flight_26_reg;
  output flight_24_reg;
  output flight_18_reg;
  output flight_91_reg;
  output flight_89_reg;
  output flight_83_reg;
  output flight_81_reg;
  output flight_27_reg;
  output flight_25_reg;
  output flight_19_reg;
  output flight_17_reg;
  output flight_48_reg;
  output flight_58_reg;
  output flight_56_reg;
  output flight_50_reg;
  output flight_112_reg;
  output flight_122_reg;
  output flight_120_reg;
  output flight_114_reg;
  output flight_59_reg;
  output flight_57_reg;
  output flight_51_reg;
  output flight_49_reg;
  output flight_123_reg;
  output flight_121_reg;
  output flight_115_reg;
  output flight_113_reg;
  output d_ackd;
  output [1:0]xbar_auto_in_d_bits_opcode;
  output [1:0]\ram_param_reg[1] ;
  output \beatsLeft_reg[2]_0 ;
  output \beatsLeft_reg[0]_0 ;
  output [3:0]\saved_source_reg[5] ;
  output [1:0]D;
  output \cam_d_0_data_reg[63] ;
  output \cam_d_0_data_reg[63]_0 ;
  output \cam_d_0_data_reg[63]_1 ;
  output \beatsLeft_reg[1]_0 ;
  output flight_33_reg_0;
  output count_reg_0;
  input [0:0]E;
  input [0:0]auto_in_c_bits_opcode;
  input clk;
  input resetn_0;
  input count;
  input full;
  input xbar_auto_out_1_a_valid;
  input \d_first_counter_reg[2] ;
  input \ram_source_reg[0] ;
  input flight_79_reg_0;
  input resetn;
  input flight_77_reg_0;
  input flight_71_reg_0;
  input flight_69_reg_0;
  input \ram_source_reg[0]_0 ;
  input flight_78_reg_0;
  input flight_76_reg_0;
  input flight_70_reg_0;
  input flight_68_reg_0;
  input \ram_source_reg[0]_1 ;
  input flight_111_reg_0;
  input flight_109_reg_0;
  input flight_103_reg_0;
  input flight_101_reg_0;
  input flight_47_reg_0;
  input flight_45_reg_0;
  input flight_39_reg_0;
  input flight_37_reg_0;
  input \ram_source_reg[5] ;
  input flight_110_reg_0;
  input flight_108_reg_0;
  input flight_102_reg_0;
  input flight_100_reg_0;
  input flight_46_reg_0;
  input flight_44_reg_0;
  input flight_38_reg_0;
  input flight_36_reg_0;
  input flight_64_reg_0;
  input flight_74_reg_0;
  input flight_72_reg_0;
  input flight_66_reg_0;
  input flight_75_reg_0;
  input flight_73_reg_0;
  input flight_67_reg_0;
  input flight_65_reg_0;
  input flight_96_reg_0;
  input flight_106_reg_0;
  input flight_104_reg_0;
  input flight_98_reg_0;
  input flight_32_reg_0;
  input flight_42_reg_0;
  input flight_40_reg_0;
  input flight_34_reg_0;
  input flight_107_reg_0;
  input flight_105_reg_0;
  input flight_99_reg_0;
  input flight_97_reg_0;
  input flight_43_reg_0;
  input flight_41_reg_0;
  input flight_35_reg_0;
  input flight_33_reg_1;
  input \d_first_counter_reg[2]_0 ;
  input flight_95_reg_0;
  input flight_93_reg_0;
  input flight_87_reg_0;
  input flight_85_reg_0;
  input flight_31_reg_0;
  input flight_29_reg_0;
  input flight_23_reg_0;
  input flight_21_reg_0;
  input flight_94_reg_0;
  input flight_92_reg_0;
  input flight_86_reg_0;
  input flight_84_reg_0;
  input flight_30_reg_0;
  input flight_28_reg_0;
  input flight_22_reg_0;
  input flight_20_reg_0;
  input flight_63_reg_0;
  input flight_61_reg_0;
  input flight_55_reg_0;
  input flight_53_reg_0;
  input flight_127_reg_0;
  input flight_125_reg_0;
  input flight_119_reg_0;
  input flight_117_reg_0;
  input flight_62_reg_0;
  input flight_60_reg_0;
  input flight_54_reg_0;
  input flight_52_reg_0;
  input flight_126_reg_0;
  input flight_124_reg_0;
  input flight_118_reg_0;
  input flight_116_reg_0;
  input flight_80_reg_0;
  input flight_90_reg_0;
  input flight_88_reg_0;
  input flight_82_reg_0;
  input flight_16_reg_0;
  input flight_26_reg_0;
  input flight_24_reg_0;
  input flight_18_reg_0;
  input flight_91_reg_0;
  input flight_89_reg_0;
  input flight_83_reg_0;
  input flight_81_reg_0;
  input flight_27_reg_0;
  input flight_25_reg_0;
  input flight_19_reg_0;
  input flight_17_reg_0;
  input flight_48_reg_0;
  input flight_58_reg_0;
  input flight_56_reg_0;
  input flight_50_reg_0;
  input flight_112_reg_0;
  input flight_122_reg_0;
  input flight_120_reg_0;
  input flight_114_reg_0;
  input flight_59_reg_0;
  input flight_57_reg_0;
  input flight_51_reg_0;
  input flight_49_reg_0;
  input flight_123_reg_0;
  input flight_121_reg_0;
  input flight_115_reg_0;
  input flight_113_reg_0;
  input [0:0]\ram_source_reg[6] ;
  input [0:0]state_1_reg_1;
  input [1:0]Q;
  input full_0;
  input muxStateEarly_1;
  input [1:0]xbar_auto_out_0_d_bits_size;
  input \readys_mask_reg[0] ;
  input \beatsLeft_reg[0]_1 ;
  input \b_delay_reg[0] ;
  input \b_delay_reg[0]_0 ;
  input \b_delay_reg[0]_1 ;
  input \readys_mask_reg[0]_0 ;
  input d_replace;
  input \readys_mask_reg[1] ;
  input \cdc_reg_reg[16] ;
  input [0:0]full_reg;
  input [2:0]\saved_opcode_reg[2] ;
  input [2:0]\saved_size_reg[2] ;
  input [6:0]\saved_source_reg[6] ;
  input [1:0]\saved_param_reg[1] ;
  input [2:0]\saved_size_reg[2]_0 ;
  input [2:0]\saved_source_reg[3] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire _c_last_T;
  wire [2:1]a_io_deq_bits_opcode;
  wire [2:0]a_io_deq_bits_size;
  wire [3:1]a_io_deq_bits_source;
  wire \a_last_counter[0]_i_2_n_0 ;
  wire \a_last_counter[3]_i_5_n_0 ;
  wire [3:0]a_last_counter_reg__0;
  wire a_n_1;
  wire a_n_10;
  wire a_n_14;
  wire a_n_20;
  wire a_n_22;
  wire a_n_23;
  wire a_n_5;
  wire a_n_9;
  wire [0:0]auto_in_c_bits_opcode;
  wire \b_delay_reg[0] ;
  wire \b_delay_reg[0]_0 ;
  wire \b_delay_reg[0]_1 ;
  wire [3:0]beatsLeft;
  wire \beatsLeft_reg[0]_0 ;
  wire \beatsLeft_reg[0]_1 ;
  wire \beatsLeft_reg[1]_0 ;
  wire \beatsLeft_reg[2]_0 ;
  wire \c_last_counter[0]_i_2_n_0 ;
  wire \c_last_counter[3]_i_4_n_0 ;
  wire [3:0]c_last_counter_reg__0;
  wire c_n_1;
  wire c_n_138;
  wire c_n_139;
  wire c_n_141;
  wire c_n_144;
  wire c_n_2;
  wire \cam_d_0_data_reg[63] ;
  wire \cam_d_0_data_reg[63]_0 ;
  wire \cam_d_0_data_reg[63]_1 ;
  wire \cdc_reg_reg[16] ;
  wire clk;
  wire count;
  wire count_reg;
  wire count_reg_0;
  wire [3:0]counter_reg;
  wire d_ackd;
  wire \d_first_counter_reg[2] ;
  wire \d_first_counter_reg[2]_0 ;
  wire d_replace;
  wire err_auto_in_d_bits_denied;
  wire [0:0]err_auto_in_d_bits_opcode;
  wire [2:0]err_auto_in_d_bits_size;
  wire err_auto_in_d_ready;
  wire flight_100_reg;
  wire flight_100_reg_0;
  wire flight_101_reg;
  wire flight_101_reg_0;
  wire flight_102_reg;
  wire flight_102_reg_0;
  wire flight_103_reg;
  wire flight_103_reg_0;
  wire flight_104_reg;
  wire flight_104_reg_0;
  wire flight_105_reg;
  wire flight_105_reg_0;
  wire flight_106_reg;
  wire flight_106_reg_0;
  wire flight_107_reg;
  wire flight_107_reg_0;
  wire flight_108_reg;
  wire flight_108_reg_0;
  wire flight_109_reg;
  wire flight_109_reg_0;
  wire flight_110_reg;
  wire flight_110_reg_0;
  wire flight_111_reg;
  wire flight_111_reg_0;
  wire flight_112_reg;
  wire flight_112_reg_0;
  wire flight_113_reg;
  wire flight_113_reg_0;
  wire flight_114_reg;
  wire flight_114_reg_0;
  wire flight_115_reg;
  wire flight_115_reg_0;
  wire flight_116_reg;
  wire flight_116_reg_0;
  wire flight_117_reg;
  wire flight_117_reg_0;
  wire flight_118_reg;
  wire flight_118_reg_0;
  wire flight_119_reg;
  wire flight_119_reg_0;
  wire flight_120_reg;
  wire flight_120_reg_0;
  wire flight_121_reg;
  wire flight_121_reg_0;
  wire flight_122_reg;
  wire flight_122_reg_0;
  wire flight_123_reg;
  wire flight_123_reg_0;
  wire flight_124_reg;
  wire flight_124_reg_0;
  wire flight_125_reg;
  wire flight_125_reg_0;
  wire flight_126_reg;
  wire flight_126_reg_0;
  wire flight_127_reg;
  wire flight_127_reg_0;
  wire flight_16_reg;
  wire flight_16_reg_0;
  wire flight_17_reg;
  wire flight_17_reg_0;
  wire flight_18_reg;
  wire flight_18_reg_0;
  wire flight_19_reg;
  wire flight_19_reg_0;
  wire flight_20_reg;
  wire flight_20_reg_0;
  wire flight_21_reg;
  wire flight_21_reg_0;
  wire flight_22_reg;
  wire flight_22_reg_0;
  wire flight_23_reg;
  wire flight_23_reg_0;
  wire flight_24_reg;
  wire flight_24_reg_0;
  wire flight_25_reg;
  wire flight_25_reg_0;
  wire flight_26_reg;
  wire flight_26_reg_0;
  wire flight_27_reg;
  wire flight_27_reg_0;
  wire flight_28_reg;
  wire flight_28_reg_0;
  wire flight_29_reg;
  wire flight_29_reg_0;
  wire flight_30_reg;
  wire flight_30_reg_0;
  wire flight_31_reg;
  wire flight_31_reg_0;
  wire flight_32_reg;
  wire flight_32_reg_0;
  wire flight_33_reg;
  wire flight_33_reg_0;
  wire flight_33_reg_1;
  wire flight_34_reg;
  wire flight_34_reg_0;
  wire flight_35_reg;
  wire flight_35_reg_0;
  wire flight_36_reg;
  wire flight_36_reg_0;
  wire flight_37_reg;
  wire flight_37_reg_0;
  wire flight_38_reg;
  wire flight_38_reg_0;
  wire flight_39_reg;
  wire flight_39_reg_0;
  wire flight_40_reg;
  wire flight_40_reg_0;
  wire flight_41_reg;
  wire flight_41_reg_0;
  wire flight_42_reg;
  wire flight_42_reg_0;
  wire flight_43_reg;
  wire flight_43_reg_0;
  wire flight_44_reg;
  wire flight_44_reg_0;
  wire flight_45_reg;
  wire flight_45_reg_0;
  wire flight_46_reg;
  wire flight_46_reg_0;
  wire flight_47_reg;
  wire flight_47_reg_0;
  wire flight_48_reg;
  wire flight_48_reg_0;
  wire flight_49_reg;
  wire flight_49_reg_0;
  wire flight_50_reg;
  wire flight_50_reg_0;
  wire flight_51_reg;
  wire flight_51_reg_0;
  wire flight_52_reg;
  wire flight_52_reg_0;
  wire flight_53_reg;
  wire flight_53_reg_0;
  wire flight_54_reg;
  wire flight_54_reg_0;
  wire flight_55_reg;
  wire flight_55_reg_0;
  wire flight_56_reg;
  wire flight_56_reg_0;
  wire flight_57_reg;
  wire flight_57_reg_0;
  wire flight_58_reg;
  wire flight_58_reg_0;
  wire flight_59_reg;
  wire flight_59_reg_0;
  wire flight_60_reg;
  wire flight_60_reg_0;
  wire flight_61_reg;
  wire flight_61_reg_0;
  wire flight_62_reg;
  wire flight_62_reg_0;
  wire flight_63_reg;
  wire flight_63_reg_0;
  wire flight_64_reg;
  wire flight_64_reg_0;
  wire flight_65_reg;
  wire flight_65_reg_0;
  wire flight_66_reg;
  wire flight_66_reg_0;
  wire flight_67_reg;
  wire flight_67_reg_0;
  wire flight_68_reg;
  wire flight_68_reg_0;
  wire flight_69_reg;
  wire flight_69_reg_0;
  wire flight_70_reg;
  wire flight_70_reg_0;
  wire flight_71_reg;
  wire flight_71_reg_0;
  wire flight_72_reg;
  wire flight_72_reg_0;
  wire flight_73_reg;
  wire flight_73_reg_0;
  wire flight_74_reg;
  wire flight_74_reg_0;
  wire flight_75_reg;
  wire flight_75_reg_0;
  wire flight_76_reg;
  wire flight_76_reg_0;
  wire flight_77_reg;
  wire flight_77_reg_0;
  wire flight_78_reg;
  wire flight_78_reg_0;
  wire flight_79_reg;
  wire flight_79_reg_0;
  wire flight_80_reg;
  wire flight_80_reg_0;
  wire flight_81_reg;
  wire flight_81_reg_0;
  wire flight_82_reg;
  wire flight_82_reg_0;
  wire flight_83_reg;
  wire flight_83_reg_0;
  wire flight_84_reg;
  wire flight_84_reg_0;
  wire flight_85_reg;
  wire flight_85_reg_0;
  wire flight_86_reg;
  wire flight_86_reg_0;
  wire flight_87_reg;
  wire flight_87_reg_0;
  wire flight_88_reg;
  wire flight_88_reg_0;
  wire flight_89_reg;
  wire flight_89_reg_0;
  wire flight_90_reg;
  wire flight_90_reg_0;
  wire flight_91_reg;
  wire flight_91_reg_0;
  wire flight_92_reg;
  wire flight_92_reg_0;
  wire flight_93_reg;
  wire flight_93_reg_0;
  wire flight_94_reg;
  wire flight_94_reg_0;
  wire flight_95_reg;
  wire flight_95_reg_0;
  wire flight_96_reg;
  wire flight_96_reg_0;
  wire flight_97_reg;
  wire flight_97_reg_0;
  wire flight_98_reg;
  wire flight_98_reg_0;
  wire flight_99_reg;
  wire flight_99_reg_0;
  wire full;
  wire full_0;
  wire [0:0]full_reg;
  wire idle;
  wire idle0;
  wire maybe_full;
  wire maybe_full_reg;
  wire muxStateEarly_0;
  wire muxStateEarly_1;
  wire [3:0]p_0_in;
  wire [3:1]p_0_in__0;
  wire [3:1]p_0_in__1;
  wire p_3_in;
  wire [1:0]\ram_param_reg[1] ;
  wire \ram_source_reg[0] ;
  wire \ram_source_reg[0]_0 ;
  wire \ram_source_reg[0]_1 ;
  wire \ram_source_reg[5] ;
  wire [0:0]\ram_source_reg[6] ;
  wire \readys_mask_reg[0] ;
  wire \readys_mask_reg[0]_0 ;
  wire \readys_mask_reg[1] ;
  wire resetn;
  wire resetn_0;
  wire [2:0]\saved_opcode_reg[2] ;
  wire [1:0]\saved_param_reg[1] ;
  wire [2:0]\saved_size_reg[2] ;
  wire [2:0]\saved_size_reg[2]_0 ;
  wire [2:0]\saved_source_reg[3] ;
  wire [3:0]\saved_source_reg[5] ;
  wire [6:0]\saved_source_reg[6] ;
  wire state_0;
  wire state_1;
  wire state_1_reg_0;
  wire [0:0]state_1_reg_1;
  wire [1:0]xbar_auto_in_d_bits_opcode;
  wire [2:0]xbar_auto_in_d_bits_source;
  wire [1:0]xbar_auto_out_0_d_bits_size;
  wire xbar_auto_out_1_a_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_18 a
       (.D({p_0_in__0,a_n_9}),
        .E(a_n_5),
        .Q(a_io_deq_bits_size),
        .\a_last_counter_reg[0] (\a_last_counter[0]_i_2_n_0 ),
        .\a_last_counter_reg[1] (\a_last_counter[3]_i_5_n_0 ),
        .\a_last_counter_reg[3] ({p_0_in__1,a_n_14}),
        .\a_last_counter_reg[3]_0 (a_last_counter_reg__0),
        .beatsLeft(beatsLeft[3:1]),
        .\beatsLeft_reg[0] (\beatsLeft_reg[0]_0 ),
        .\beatsLeft_reg[0]_0 (c_n_2),
        .\beatsLeft_reg[1] (c_n_144),
        .\beatsLeft_reg[3] (a_n_1),
        .\cdc_reg_reg[16] (\cdc_reg_reg[16] ),
        .clk(clk),
        .\counter_reg[0] (a_n_10),
        .\counter_reg[1] (a_n_22),
        .\counter_reg[2] (a_n_23),
        .\counter_reg[3] (counter_reg),
        .err_auto_in_d_bits_opcode(err_auto_in_d_bits_opcode),
        .err_auto_in_d_ready(err_auto_in_d_ready),
        .full(full),
        .full_reg(full_reg),
        .idle(idle),
        .idle0(idle0),
        .idle_reg(a_io_deq_bits_opcode),
        .idle_reg_0(a_n_20),
        .maybe_full_reg_0(maybe_full),
        .muxStateEarly_0(muxStateEarly_0),
        .muxStateEarly_1(muxStateEarly_1),
        .\ram_size_reg[2]_0 (err_auto_in_d_bits_size[2]),
        .\readys_mask_reg[0] (\readys_mask_reg[0]_0 ),
        .resetn(resetn_0),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2] ),
        .\saved_size_reg[2] (\saved_size_reg[2] ),
        .\saved_source_reg[5] ({\saved_source_reg[5] [3:1],a_io_deq_bits_source,\saved_source_reg[5] [0]}),
        .\saved_source_reg[6] (\saved_source_reg[6] ),
        .state_1_reg(c_n_141),
        .state_1_reg_0(state_1_reg_0),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode[0]),
        .xbar_auto_out_1_a_valid(xbar_auto_out_1_a_valid));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \a_last_counter[0]_i_2 
       (.I0(a_last_counter_reg__0[0]),
        .I1(a_last_counter_reg__0[1]),
        .I2(a_last_counter_reg__0[3]),
        .I3(a_last_counter_reg__0[2]),
        .O(\a_last_counter[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \a_last_counter[3]_i_5 
       (.I0(a_last_counter_reg__0[1]),
        .I1(a_last_counter_reg__0[0]),
        .O(\a_last_counter[3]_i_5_n_0 ));
  FDRE \a_last_counter_reg[0] 
       (.C(clk),
        .CE(a_n_5),
        .D(a_n_14),
        .Q(a_last_counter_reg__0[0]),
        .R(resetn_0));
  FDRE \a_last_counter_reg[1] 
       (.C(clk),
        .CE(a_n_5),
        .D(p_0_in__1[1]),
        .Q(a_last_counter_reg__0[1]),
        .R(resetn_0));
  FDRE \a_last_counter_reg[2] 
       (.C(clk),
        .CE(a_n_5),
        .D(p_0_in__1[2]),
        .Q(a_last_counter_reg__0[2]),
        .R(resetn_0));
  FDRE \a_last_counter_reg[3] 
       (.C(clk),
        .CE(a_n_5),
        .D(p_0_in__1[3]),
        .Q(a_last_counter_reg__0[3]),
        .R(resetn_0));
  FDRE \beatsLeft_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(c_n_139),
        .Q(beatsLeft[0]),
        .R(resetn_0));
  FDRE \beatsLeft_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(c_n_1),
        .Q(beatsLeft[1]),
        .R(resetn_0));
  FDRE \beatsLeft_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(c_n_138),
        .Q(beatsLeft[2]),
        .R(resetn_0));
  FDRE \beatsLeft_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(a_n_1),
        .Q(beatsLeft[3]),
        .R(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_19 c
       (.D(D),
        .E(E),
        .Q(a_io_deq_bits_size),
        .auto_in_c_bits_opcode(auto_in_c_bits_opcode),
        .\b_delay_reg[0] (\b_delay_reg[0] ),
        .\b_delay_reg[0]_0 (\b_delay_reg[0]_0 ),
        .\b_delay_reg[0]_1 (\b_delay_reg[0]_1 ),
        .beatsLeft(beatsLeft),
        .\beatsLeft_reg[0] (c_n_139),
        .\beatsLeft_reg[0]_0 (\beatsLeft_reg[0]_1 ),
        .\beatsLeft_reg[1] (c_n_1),
        .\beatsLeft_reg[1]_0 (c_n_2),
        .\beatsLeft_reg[1]_1 (\beatsLeft_reg[1]_0 ),
        .\beatsLeft_reg[2] (\beatsLeft_reg[2]_0 ),
        .\beatsLeft_reg[2]_0 (c_n_138),
        .\beatsLeft_reg[3] (c_n_144),
        .\c_last_counter_reg[0] (_c_last_T),
        .\c_last_counter_reg[1] (\c_last_counter[3]_i_4_n_0 ),
        .\c_last_counter_reg[3] (p_0_in),
        .\c_last_counter_reg[3]_0 (c_last_counter_reg__0),
        .\c_last_counter_reg[3]_1 (\c_last_counter[0]_i_2_n_0 ),
        .\cam_d_0_data_reg[63] (\cam_d_0_data_reg[63] ),
        .\cam_d_0_data_reg[63]_0 (\cam_d_0_data_reg[63]_0 ),
        .\cam_d_0_data_reg[63]_1 (\cam_d_0_data_reg[63]_1 ),
        .clk(clk),
        .count(count),
        .count_reg(count_reg),
        .count_reg_0(count_reg_0),
        .\counter_reg[0] (p_3_in),
        .\counter_reg[0]_0 (c_n_141),
        .d_ackd(d_ackd),
        .\d_first_counter_reg[2] (\d_first_counter_reg[2] ),
        .\d_first_counter_reg[2]_0 (\d_first_counter_reg[2]_0 ),
        .d_replace(d_replace),
        .err_auto_in_d_bits_denied(err_auto_in_d_bits_denied),
        .err_auto_in_d_bits_opcode(err_auto_in_d_bits_opcode),
        .err_auto_in_d_bits_size(err_auto_in_d_bits_size[1:0]),
        .err_auto_in_d_ready(err_auto_in_d_ready),
        .flight_100_reg(flight_100_reg),
        .flight_100_reg_0(flight_100_reg_0),
        .flight_101_reg(flight_101_reg),
        .flight_101_reg_0(flight_101_reg_0),
        .flight_102_reg(flight_102_reg),
        .flight_102_reg_0(flight_102_reg_0),
        .flight_103_reg(flight_103_reg),
        .flight_103_reg_0(flight_103_reg_0),
        .flight_104_reg(flight_104_reg),
        .flight_104_reg_0(flight_104_reg_0),
        .flight_105_reg(flight_105_reg),
        .flight_105_reg_0(flight_105_reg_0),
        .flight_106_reg(flight_106_reg),
        .flight_106_reg_0(flight_106_reg_0),
        .flight_107_reg(flight_107_reg),
        .flight_107_reg_0(flight_107_reg_0),
        .flight_108_reg(flight_108_reg),
        .flight_108_reg_0(flight_108_reg_0),
        .flight_109_reg(flight_109_reg),
        .flight_109_reg_0(flight_109_reg_0),
        .flight_110_reg(flight_110_reg),
        .flight_110_reg_0(flight_110_reg_0),
        .flight_111_reg(flight_111_reg),
        .flight_111_reg_0(flight_111_reg_0),
        .flight_112_reg(flight_112_reg),
        .flight_112_reg_0(flight_112_reg_0),
        .flight_113_reg(flight_113_reg),
        .flight_113_reg_0(flight_113_reg_0),
        .flight_114_reg(flight_114_reg),
        .flight_114_reg_0(flight_114_reg_0),
        .flight_115_reg(flight_115_reg),
        .flight_115_reg_0(flight_115_reg_0),
        .flight_116_reg(flight_116_reg),
        .flight_116_reg_0(flight_116_reg_0),
        .flight_117_reg(flight_117_reg),
        .flight_117_reg_0(flight_117_reg_0),
        .flight_118_reg(flight_118_reg),
        .flight_118_reg_0(flight_118_reg_0),
        .flight_119_reg(flight_119_reg),
        .flight_119_reg_0(flight_119_reg_0),
        .flight_120_reg(flight_120_reg),
        .flight_120_reg_0(flight_120_reg_0),
        .flight_121_reg(flight_121_reg),
        .flight_121_reg_0(flight_121_reg_0),
        .flight_122_reg(flight_122_reg),
        .flight_122_reg_0(flight_122_reg_0),
        .flight_123_reg(flight_123_reg),
        .flight_123_reg_0(flight_123_reg_0),
        .flight_124_reg(flight_124_reg),
        .flight_124_reg_0(flight_124_reg_0),
        .flight_125_reg(flight_125_reg),
        .flight_125_reg_0(flight_125_reg_0),
        .flight_126_reg(flight_126_reg),
        .flight_126_reg_0(flight_126_reg_0),
        .flight_127_reg(flight_127_reg),
        .flight_127_reg_0(flight_127_reg_0),
        .flight_16_reg(flight_16_reg),
        .flight_16_reg_0(flight_16_reg_0),
        .flight_17_reg(flight_17_reg),
        .flight_17_reg_0(flight_17_reg_0),
        .flight_18_reg(flight_18_reg),
        .flight_18_reg_0(flight_18_reg_0),
        .flight_19_reg(flight_19_reg),
        .flight_19_reg_0(flight_19_reg_0),
        .flight_20_reg(flight_20_reg),
        .flight_20_reg_0(flight_20_reg_0),
        .flight_21_reg(flight_21_reg),
        .flight_21_reg_0(flight_21_reg_0),
        .flight_22_reg(flight_22_reg),
        .flight_22_reg_0(flight_22_reg_0),
        .flight_23_reg(flight_23_reg),
        .flight_23_reg_0(flight_23_reg_0),
        .flight_24_reg(flight_24_reg),
        .flight_24_reg_0(flight_24_reg_0),
        .flight_25_reg(flight_25_reg),
        .flight_25_reg_0(flight_25_reg_0),
        .flight_26_reg(flight_26_reg),
        .flight_26_reg_0(flight_26_reg_0),
        .flight_27_reg(flight_27_reg),
        .flight_27_reg_0(flight_27_reg_0),
        .flight_28_reg(flight_28_reg),
        .flight_28_reg_0(flight_28_reg_0),
        .flight_29_reg(flight_29_reg),
        .flight_29_reg_0(flight_29_reg_0),
        .flight_30_reg(flight_30_reg),
        .flight_30_reg_0(flight_30_reg_0),
        .flight_31_reg(flight_31_reg),
        .flight_31_reg_0(flight_31_reg_0),
        .flight_32_reg(flight_32_reg),
        .flight_32_reg_0(flight_32_reg_0),
        .flight_33_reg(flight_33_reg),
        .flight_33_reg_0(flight_33_reg_0),
        .flight_33_reg_1(flight_33_reg_1),
        .flight_34_reg(flight_34_reg),
        .flight_34_reg_0(flight_34_reg_0),
        .flight_35_reg(flight_35_reg),
        .flight_35_reg_0(flight_35_reg_0),
        .flight_36_reg(flight_36_reg),
        .flight_36_reg_0(flight_36_reg_0),
        .flight_37_reg(flight_37_reg),
        .flight_37_reg_0(flight_37_reg_0),
        .flight_38_reg(flight_38_reg),
        .flight_38_reg_0(flight_38_reg_0),
        .flight_39_reg(flight_39_reg),
        .flight_39_reg_0(flight_39_reg_0),
        .flight_40_reg(flight_40_reg),
        .flight_40_reg_0(flight_40_reg_0),
        .flight_41_reg(flight_41_reg),
        .flight_41_reg_0(flight_41_reg_0),
        .flight_42_reg(flight_42_reg),
        .flight_42_reg_0(flight_42_reg_0),
        .flight_43_reg(flight_43_reg),
        .flight_43_reg_0(flight_43_reg_0),
        .flight_44_reg(flight_44_reg),
        .flight_44_reg_0(flight_44_reg_0),
        .flight_45_reg(flight_45_reg),
        .flight_45_reg_0(flight_45_reg_0),
        .flight_46_reg(flight_46_reg),
        .flight_46_reg_0(flight_46_reg_0),
        .flight_47_reg(flight_47_reg),
        .flight_47_reg_0(flight_47_reg_0),
        .flight_48_reg(flight_48_reg),
        .flight_48_reg_0(flight_48_reg_0),
        .flight_49_reg(flight_49_reg),
        .flight_49_reg_0(flight_49_reg_0),
        .flight_50_reg(flight_50_reg),
        .flight_50_reg_0(flight_50_reg_0),
        .flight_51_reg(flight_51_reg),
        .flight_51_reg_0(flight_51_reg_0),
        .flight_52_reg(flight_52_reg),
        .flight_52_reg_0(flight_52_reg_0),
        .flight_53_reg(flight_53_reg),
        .flight_53_reg_0(flight_53_reg_0),
        .flight_54_reg(flight_54_reg),
        .flight_54_reg_0(flight_54_reg_0),
        .flight_55_reg(flight_55_reg),
        .flight_55_reg_0(flight_55_reg_0),
        .flight_56_reg(flight_56_reg),
        .flight_56_reg_0(flight_56_reg_0),
        .flight_57_reg(flight_57_reg),
        .flight_57_reg_0(flight_57_reg_0),
        .flight_58_reg(flight_58_reg),
        .flight_58_reg_0(flight_58_reg_0),
        .flight_59_reg(flight_59_reg),
        .flight_59_reg_0(flight_59_reg_0),
        .flight_60_reg(flight_60_reg),
        .flight_60_reg_0(flight_60_reg_0),
        .flight_61_reg(flight_61_reg),
        .flight_61_reg_0(flight_61_reg_0),
        .flight_62_reg(flight_62_reg),
        .flight_62_reg_0(flight_62_reg_0),
        .flight_63_reg(flight_63_reg),
        .flight_63_reg_0(flight_63_reg_0),
        .flight_64_reg(flight_64_reg),
        .flight_64_reg_0(flight_64_reg_0),
        .flight_65_reg(flight_65_reg),
        .flight_65_reg_0(flight_65_reg_0),
        .flight_66_reg(flight_66_reg),
        .flight_66_reg_0(flight_66_reg_0),
        .flight_67_reg(flight_67_reg),
        .flight_67_reg_0(flight_67_reg_0),
        .flight_68_reg(flight_68_reg),
        .flight_68_reg_0(flight_68_reg_0),
        .flight_69_reg(flight_69_reg),
        .flight_69_reg_0(flight_69_reg_0),
        .flight_70_reg(flight_70_reg),
        .flight_70_reg_0(flight_70_reg_0),
        .flight_71_reg(flight_71_reg),
        .flight_71_reg_0(flight_71_reg_0),
        .flight_72_reg(flight_72_reg),
        .flight_72_reg_0(flight_72_reg_0),
        .flight_73_reg(flight_73_reg),
        .flight_73_reg_0(flight_73_reg_0),
        .flight_74_reg(flight_74_reg),
        .flight_74_reg_0(flight_74_reg_0),
        .flight_75_reg(flight_75_reg),
        .flight_75_reg_0(flight_75_reg_0),
        .flight_76_reg(flight_76_reg),
        .flight_76_reg_0(flight_76_reg_0),
        .flight_77_reg(flight_77_reg),
        .flight_77_reg_0(flight_77_reg_0),
        .flight_78_reg(flight_78_reg),
        .flight_78_reg_0(flight_78_reg_0),
        .flight_79_reg(flight_79_reg),
        .flight_79_reg_0(flight_79_reg_0),
        .flight_80_reg(flight_80_reg),
        .flight_80_reg_0(flight_80_reg_0),
        .flight_81_reg(flight_81_reg),
        .flight_81_reg_0(flight_81_reg_0),
        .flight_82_reg(flight_82_reg),
        .flight_82_reg_0(flight_82_reg_0),
        .flight_83_reg(flight_83_reg),
        .flight_83_reg_0(flight_83_reg_0),
        .flight_84_reg(flight_84_reg),
        .flight_84_reg_0(flight_84_reg_0),
        .flight_85_reg(flight_85_reg),
        .flight_85_reg_0(flight_85_reg_0),
        .flight_86_reg(flight_86_reg),
        .flight_86_reg_0(flight_86_reg_0),
        .flight_87_reg(flight_87_reg),
        .flight_87_reg_0(flight_87_reg_0),
        .flight_88_reg(flight_88_reg),
        .flight_88_reg_0(flight_88_reg_0),
        .flight_89_reg(flight_89_reg),
        .flight_89_reg_0(flight_89_reg_0),
        .flight_90_reg(flight_90_reg),
        .flight_90_reg_0(flight_90_reg_0),
        .flight_91_reg(flight_91_reg),
        .flight_91_reg_0(flight_91_reg_0),
        .flight_92_reg(flight_92_reg),
        .flight_92_reg_0(flight_92_reg_0),
        .flight_93_reg(flight_93_reg),
        .flight_93_reg_0(flight_93_reg_0),
        .flight_94_reg(flight_94_reg),
        .flight_94_reg_0(flight_94_reg_0),
        .flight_95_reg(flight_95_reg),
        .flight_95_reg_0(flight_95_reg_0),
        .flight_96_reg(flight_96_reg),
        .flight_96_reg_0(flight_96_reg_0),
        .flight_97_reg(flight_97_reg),
        .flight_97_reg_0(flight_97_reg_0),
        .flight_98_reg(flight_98_reg),
        .flight_98_reg_0(flight_98_reg_0),
        .flight_99_reg(flight_99_reg),
        .flight_99_reg_0(flight_99_reg_0),
        .full_0(full_0),
        .idle_reg(a_n_20),
        .maybe_full_reg_0(maybe_full_reg),
        .muxStateEarly_0(muxStateEarly_0),
        .muxStateEarly_1(muxStateEarly_1),
        .\ram_opcode_reg[0]_0 (a_n_23),
        .\ram_opcode_reg[2] (xbar_auto_in_d_bits_opcode[0]),
        .\ram_opcode_reg[2]_0 (\beatsLeft_reg[0]_0 ),
        .\ram_opcode_reg[2]_1 (a_io_deq_bits_opcode),
        .\ram_param_reg[1]_0 (\ram_param_reg[1] ),
        .\ram_size_reg[2]_0 (a_n_22),
        .\ram_size_reg[2]_1 (a_n_10),
        .\ram_source_reg[0] (\ram_source_reg[0] ),
        .\ram_source_reg[0]_0 (\ram_source_reg[0]_0 ),
        .\ram_source_reg[0]_1 (\ram_source_reg[0]_1 ),
        .\ram_source_reg[3]_0 (a_io_deq_bits_source),
        .\ram_source_reg[5] (\ram_source_reg[5] ),
        .\ram_source_reg[6] (\ram_source_reg[6] ),
        .\readys_mask_reg[0] (\readys_mask_reg[0] ),
        .\readys_mask_reg[1] (\readys_mask_reg[1] ),
        .resetn(resetn),
        .resetn_0(resetn_0),
        .\saved_param_reg[1] (Q),
        .\saved_param_reg[1]_0 (\saved_param_reg[1] ),
        .\saved_size_reg[2] (err_auto_in_d_bits_size[2]),
        .\saved_size_reg[2]_0 (\saved_size_reg[2]_0 ),
        .\saved_source_reg[0] (xbar_auto_in_d_bits_source[0]),
        .\saved_source_reg[1] (xbar_auto_in_d_bits_source[1]),
        .\saved_source_reg[2] (xbar_auto_in_d_bits_source[2]),
        .\saved_source_reg[3] (\saved_source_reg[3] ),
        .state_0(state_0),
        .state_1(state_1),
        .state_1_reg(state_1_reg_0),
        .state_1_reg_0(state_1_reg_1),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode[1]),
        .xbar_auto_out_0_d_bits_size(xbar_auto_out_0_d_bits_size));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \c_last_counter[0]_i_2 
       (.I0(c_last_counter_reg__0[3]),
        .I1(c_last_counter_reg__0[2]),
        .I2(c_last_counter_reg__0[0]),
        .I3(c_last_counter_reg__0[1]),
        .O(\c_last_counter[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \c_last_counter[3]_i_4 
       (.I0(c_last_counter_reg__0[1]),
        .I1(c_last_counter_reg__0[0]),
        .O(\c_last_counter[3]_i_4_n_0 ));
  FDRE \c_last_counter_reg[0] 
       (.C(clk),
        .CE(_c_last_T),
        .D(p_0_in[0]),
        .Q(c_last_counter_reg__0[0]),
        .R(resetn_0));
  FDRE \c_last_counter_reg[1] 
       (.C(clk),
        .CE(_c_last_T),
        .D(p_0_in[1]),
        .Q(c_last_counter_reg__0[1]),
        .R(resetn_0));
  FDRE \c_last_counter_reg[2] 
       (.C(clk),
        .CE(_c_last_T),
        .D(p_0_in[2]),
        .Q(c_last_counter_reg__0[2]),
        .R(resetn_0));
  FDRE \c_last_counter_reg[3] 
       (.C(clk),
        .CE(_c_last_T),
        .D(p_0_in[3]),
        .Q(c_last_counter_reg__0[3]),
        .R(resetn_0));
  FDRE \counter_reg[0] 
       (.C(clk),
        .CE(p_3_in),
        .D(a_n_9),
        .Q(counter_reg[0]),
        .R(resetn_0));
  FDRE \counter_reg[1] 
       (.C(clk),
        .CE(p_3_in),
        .D(p_0_in__0[1]),
        .Q(counter_reg[1]),
        .R(resetn_0));
  FDRE \counter_reg[2] 
       (.C(clk),
        .CE(p_3_in),
        .D(p_0_in__0[2]),
        .Q(counter_reg[2]),
        .R(resetn_0));
  FDRE \counter_reg[3] 
       (.C(clk),
        .CE(p_3_in),
        .D(p_0_in__0[3]),
        .Q(counter_reg[3]),
        .R(resetn_0));
  FDRE idle_reg
       (.C(clk),
        .CE(1'b1),
        .D(idle0),
        .Q(idle),
        .R(1'b0));
  FDRE state_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(muxStateEarly_0),
        .Q(state_0),
        .R(resetn_0));
  FDRE state_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_auto_in_d_bits_denied),
        .Q(state_1),
        .R(resetn_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLFIFOFixer_1
   (flight_113_reg_0,
    flight_114_reg_0,
    flight_115_reg_0,
    flight_116_reg_0,
    flight_117_reg_0,
    flight_118_reg_0,
    flight_119_reg_0,
    flight_120_reg_0,
    flight_121_reg_0,
    flight_122_reg_0,
    flight_123_reg_0,
    flight_124_reg_0,
    flight_125_reg_0,
    flight_126_reg_0,
    flight_127_reg_0,
    flight_112_reg_0,
    flight_17_reg_0,
    flight_18_reg_0,
    flight_19_reg_0,
    flight_20_reg_0,
    flight_21_reg_0,
    flight_22_reg_0,
    flight_23_reg_0,
    flight_24_reg_0,
    flight_25_reg_0,
    flight_26_reg_0,
    flight_27_reg_0,
    flight_28_reg_0,
    flight_29_reg_0,
    flight_30_reg_0,
    flight_31_reg_0,
    flight_16_reg_0,
    flight_33_reg_0,
    flight_34_reg_0,
    flight_35_reg_0,
    flight_36_reg_0,
    flight_37_reg_0,
    flight_38_reg_0,
    flight_39_reg_0,
    flight_40_reg_0,
    flight_41_reg_0,
    flight_42_reg_0,
    flight_43_reg_0,
    flight_44_reg_0,
    flight_45_reg_0,
    flight_46_reg_0,
    flight_47_reg_0,
    flight_32_reg_0,
    flight_49_reg_0,
    flight_50_reg_0,
    flight_51_reg_0,
    flight_52_reg_0,
    flight_53_reg_0,
    flight_54_reg_0,
    flight_55_reg_0,
    flight_56_reg_0,
    flight_57_reg_0,
    flight_58_reg_0,
    flight_59_reg_0,
    flight_60_reg_0,
    flight_61_reg_0,
    flight_62_reg_0,
    flight_63_reg_0,
    flight_48_reg_0,
    flight_65_reg_0,
    flight_66_reg_0,
    flight_67_reg_0,
    flight_68_reg_0,
    flight_69_reg_0,
    flight_70_reg_0,
    flight_71_reg_0,
    flight_72_reg_0,
    flight_73_reg_0,
    flight_74_reg_0,
    flight_75_reg_0,
    flight_76_reg_0,
    flight_77_reg_0,
    flight_78_reg_0,
    flight_79_reg_0,
    flight_64_reg_0,
    flight_81_reg_0,
    flight_82_reg_0,
    flight_83_reg_0,
    flight_84_reg_0,
    flight_85_reg_0,
    flight_86_reg_0,
    flight_87_reg_0,
    flight_88_reg_0,
    flight_89_reg_0,
    flight_90_reg_0,
    flight_91_reg_0,
    flight_92_reg_0,
    flight_93_reg_0,
    flight_94_reg_0,
    flight_95_reg_0,
    flight_80_reg_0,
    flight_97_reg_0,
    flight_98_reg_0,
    flight_99_reg_0,
    flight_100_reg_0,
    flight_101_reg_0,
    flight_102_reg_0,
    flight_103_reg_0,
    flight_104_reg_0,
    flight_105_reg_0,
    flight_106_reg_0,
    flight_107_reg_0,
    flight_108_reg_0,
    flight_109_reg_0,
    flight_110_reg_0,
    flight_111_reg_0,
    flight_96_reg_0,
    \d_first_counter_reg[0]_0 ,
    \d_first_counter_reg[0]_1 ,
    \d_first_counter_reg[0]_2 ,
    p_31_in,
    \stalls_id_3_reg[1]_0 ,
    \a_first_counter_reg[2]_0 ,
    \a_first_counter_reg[2]_1 ,
    \stalls_id_1_reg[1]_0 ,
    flight_96_reg_1,
    fixer_1_auto_in_a_ready,
    \saved_address_reg[0] ,
    flight_33_reg_1,
    flight_113_reg_1,
    \saved_opcode_reg[2] ,
    \saved_opcode_reg[2]_0 ,
    stalls_id_3,
    _a_repeater_io_repeat_T,
    \ram_source_reg[2] ,
    clk,
    \ram_source_reg[2]_0 ,
    \ram_source_reg[2]_1 ,
    \ram_source_reg[2]_2 ,
    \ram_source_reg[2]_3 ,
    \ram_source_reg[2]_4 ,
    \ram_source_reg[2]_5 ,
    \ram_source_reg[2]_6 ,
    \ram_source_reg[2]_7 ,
    \ram_source_reg[2]_8 ,
    \ram_source_reg[2]_9 ,
    \ram_source_reg[2]_10 ,
    \ram_source_reg[2]_11 ,
    \ram_source_reg[2]_12 ,
    \ram_source_reg[2]_13 ,
    \ram_source_reg[2]_14 ,
    \ram_source_reg[2]_15 ,
    \ram_source_reg[2]_16 ,
    \ram_source_reg[2]_17 ,
    \ram_source_reg[2]_18 ,
    \ram_source_reg[2]_19 ,
    \ram_source_reg[2]_20 ,
    \ram_source_reg[2]_21 ,
    \ram_source_reg[2]_22 ,
    \ram_source_reg[2]_23 ,
    \ram_source_reg[2]_24 ,
    \ram_source_reg[2]_25 ,
    \ram_source_reg[2]_26 ,
    \ram_source_reg[2]_27 ,
    \ram_source_reg[2]_28 ,
    \ram_source_reg[2]_29 ,
    \ram_source_reg[2]_30 ,
    \ram_source_reg[2]_31 ,
    \ram_source_reg[2]_32 ,
    \ram_source_reg[2]_33 ,
    \ram_source_reg[2]_34 ,
    \ram_source_reg[2]_35 ,
    \ram_source_reg[2]_36 ,
    \ram_source_reg[2]_37 ,
    \ram_source_reg[2]_38 ,
    \ram_source_reg[2]_39 ,
    \ram_source_reg[2]_40 ,
    \ram_source_reg[2]_41 ,
    \ram_source_reg[2]_42 ,
    \ram_source_reg[2]_43 ,
    \ram_source_reg[2]_44 ,
    \ram_source_reg[2]_45 ,
    \ram_source_reg[2]_46 ,
    \ram_source_reg[2]_47 ,
    \ram_source_reg[2]_48 ,
    \ram_source_reg[2]_49 ,
    \ram_source_reg[2]_50 ,
    \ram_source_reg[2]_51 ,
    \ram_source_reg[2]_52 ,
    \ram_source_reg[2]_53 ,
    \ram_source_reg[2]_54 ,
    \ram_source_reg[2]_55 ,
    \ram_source_reg[2]_56 ,
    \ram_source_reg[2]_57 ,
    \ram_source_reg[2]_58 ,
    \ram_source_reg[2]_59 ,
    \ram_source_reg[2]_60 ,
    \ram_source_reg[2]_61 ,
    \ram_source_reg[2]_62 ,
    \ram_source_reg[2]_63 ,
    \ram_source_reg[2]_64 ,
    \ram_source_reg[2]_65 ,
    \ram_source_reg[2]_66 ,
    \ram_source_reg[2]_67 ,
    \ram_source_reg[2]_68 ,
    \ram_source_reg[2]_69 ,
    \ram_source_reg[2]_70 ,
    \ram_source_reg[2]_71 ,
    \ram_source_reg[2]_72 ,
    \ram_source_reg[2]_73 ,
    \ram_source_reg[2]_74 ,
    \ram_source_reg[2]_75 ,
    \ram_source_reg[2]_76 ,
    \ram_source_reg[2]_77 ,
    \ram_source_reg[2]_78 ,
    \ram_source_reg[2]_79 ,
    \ram_source_reg[2]_80 ,
    \ram_source_reg[2]_81 ,
    \ram_source_reg[2]_82 ,
    \ram_source_reg[2]_83 ,
    \ram_source_reg[2]_84 ,
    \ram_source_reg[2]_85 ,
    \ram_source_reg[2]_86 ,
    \ram_source_reg[2]_87 ,
    \ram_source_reg[2]_88 ,
    \ram_source_reg[2]_89 ,
    \ram_source_reg[2]_90 ,
    \ram_source_reg[2]_91 ,
    \ram_source_reg[2]_92 ,
    \ram_source_reg[2]_93 ,
    \ram_source_reg[2]_94 ,
    \ram_source_reg[2]_95 ,
    \ram_source_reg[2]_96 ,
    \ram_source_reg[2]_97 ,
    \ram_source_reg[2]_98 ,
    \ram_source_reg[2]_99 ,
    \ram_source_reg[2]_100 ,
    \ram_source_reg[2]_101 ,
    \ram_source_reg[2]_102 ,
    \ram_source_reg[2]_103 ,
    \ram_source_reg[2]_104 ,
    \ram_source_reg[2]_105 ,
    \ram_source_reg[2]_106 ,
    \ram_source_reg[2]_107 ,
    \ram_source_reg[2]_108 ,
    \ram_source_reg[2]_109 ,
    \ram_source_reg[2]_110 ,
    resetn,
    atomics_auto_in_d_bits_opcode,
    p_231_in,
    full_reg,
    \stalls_id_6_reg[1]_0 ,
    p_29_in,
    \saved_address_reg[31] ,
    \saved_source_reg[3] ,
    \saved_source_reg[4] ,
    \stalls_id_3_reg[0]_0 ,
    \cam_s_0_state_reg[0] ,
    \saved_source_reg[4]_0 ,
    \saved_source_reg[4]_1 ,
    \saved_source_reg[3]_0 ,
    \saved_source_reg[4]_2 ,
    \saved_source_reg[4]_3 ,
    \stalls_id_3_reg[0]_1 ,
    \cam_s_0_state_reg[0]_0 ,
    a_id,
    bypass_reg_rep,
    \saved_source_reg[3]_1 ,
    fixer_1_auto_in_a_bits_source,
    \cdc_reg_reg[5] ,
    atomics_auto_in_a_ready,
    \ram_opcode_reg[1] ,
    xbar_auto_in_d_bits_source,
    \saved_address_reg[31]_0 ,
    \saved_address_reg[30] ,
    \saved_source_reg[5] ,
    \saved_source_reg[4]_4 ,
    \saved_source_reg[3]_2 ,
    bypass_reg_rep_0,
    bypass_reg_rep_1,
    xbar_auto_in_d_bits_size,
    \d_first_counter_reg[2]_0 ,
    state_1_reg,
    \saved_size_reg[2] ,
    \saved_size_reg[1] ,
    \saved_size_reg[1]_0 );
  output flight_113_reg_0;
  output flight_114_reg_0;
  output flight_115_reg_0;
  output flight_116_reg_0;
  output flight_117_reg_0;
  output flight_118_reg_0;
  output flight_119_reg_0;
  output flight_120_reg_0;
  output flight_121_reg_0;
  output flight_122_reg_0;
  output flight_123_reg_0;
  output flight_124_reg_0;
  output flight_125_reg_0;
  output flight_126_reg_0;
  output flight_127_reg_0;
  output flight_112_reg_0;
  output flight_17_reg_0;
  output flight_18_reg_0;
  output flight_19_reg_0;
  output flight_20_reg_0;
  output flight_21_reg_0;
  output flight_22_reg_0;
  output flight_23_reg_0;
  output flight_24_reg_0;
  output flight_25_reg_0;
  output flight_26_reg_0;
  output flight_27_reg_0;
  output flight_28_reg_0;
  output flight_29_reg_0;
  output flight_30_reg_0;
  output flight_31_reg_0;
  output flight_16_reg_0;
  output flight_33_reg_0;
  output flight_34_reg_0;
  output flight_35_reg_0;
  output flight_36_reg_0;
  output flight_37_reg_0;
  output flight_38_reg_0;
  output flight_39_reg_0;
  output flight_40_reg_0;
  output flight_41_reg_0;
  output flight_42_reg_0;
  output flight_43_reg_0;
  output flight_44_reg_0;
  output flight_45_reg_0;
  output flight_46_reg_0;
  output flight_47_reg_0;
  output flight_32_reg_0;
  output flight_49_reg_0;
  output flight_50_reg_0;
  output flight_51_reg_0;
  output flight_52_reg_0;
  output flight_53_reg_0;
  output flight_54_reg_0;
  output flight_55_reg_0;
  output flight_56_reg_0;
  output flight_57_reg_0;
  output flight_58_reg_0;
  output flight_59_reg_0;
  output flight_60_reg_0;
  output flight_61_reg_0;
  output flight_62_reg_0;
  output flight_63_reg_0;
  output flight_48_reg_0;
  output flight_65_reg_0;
  output flight_66_reg_0;
  output flight_67_reg_0;
  output flight_68_reg_0;
  output flight_69_reg_0;
  output flight_70_reg_0;
  output flight_71_reg_0;
  output flight_72_reg_0;
  output flight_73_reg_0;
  output flight_74_reg_0;
  output flight_75_reg_0;
  output flight_76_reg_0;
  output flight_77_reg_0;
  output flight_78_reg_0;
  output flight_79_reg_0;
  output flight_64_reg_0;
  output flight_81_reg_0;
  output flight_82_reg_0;
  output flight_83_reg_0;
  output flight_84_reg_0;
  output flight_85_reg_0;
  output flight_86_reg_0;
  output flight_87_reg_0;
  output flight_88_reg_0;
  output flight_89_reg_0;
  output flight_90_reg_0;
  output flight_91_reg_0;
  output flight_92_reg_0;
  output flight_93_reg_0;
  output flight_94_reg_0;
  output flight_95_reg_0;
  output flight_80_reg_0;
  output flight_97_reg_0;
  output flight_98_reg_0;
  output flight_99_reg_0;
  output flight_100_reg_0;
  output flight_101_reg_0;
  output flight_102_reg_0;
  output flight_103_reg_0;
  output flight_104_reg_0;
  output flight_105_reg_0;
  output flight_106_reg_0;
  output flight_107_reg_0;
  output flight_108_reg_0;
  output flight_109_reg_0;
  output flight_110_reg_0;
  output flight_111_reg_0;
  output flight_96_reg_0;
  output \d_first_counter_reg[0]_0 ;
  output \d_first_counter_reg[0]_1 ;
  output \d_first_counter_reg[0]_2 ;
  output p_31_in;
  output \stalls_id_3_reg[1]_0 ;
  output \a_first_counter_reg[2]_0 ;
  output \a_first_counter_reg[2]_1 ;
  output \stalls_id_1_reg[1]_0 ;
  output flight_96_reg_1;
  output fixer_1_auto_in_a_ready;
  output \saved_address_reg[0] ;
  output flight_33_reg_1;
  output flight_113_reg_1;
  output \saved_opcode_reg[2] ;
  output \saved_opcode_reg[2]_0 ;
  output [1:0]stalls_id_3;
  output _a_repeater_io_repeat_T;
  input \ram_source_reg[2] ;
  input clk;
  input \ram_source_reg[2]_0 ;
  input \ram_source_reg[2]_1 ;
  input \ram_source_reg[2]_2 ;
  input \ram_source_reg[2]_3 ;
  input \ram_source_reg[2]_4 ;
  input \ram_source_reg[2]_5 ;
  input \ram_source_reg[2]_6 ;
  input \ram_source_reg[2]_7 ;
  input \ram_source_reg[2]_8 ;
  input \ram_source_reg[2]_9 ;
  input \ram_source_reg[2]_10 ;
  input \ram_source_reg[2]_11 ;
  input \ram_source_reg[2]_12 ;
  input \ram_source_reg[2]_13 ;
  input \ram_source_reg[2]_14 ;
  input \ram_source_reg[2]_15 ;
  input \ram_source_reg[2]_16 ;
  input \ram_source_reg[2]_17 ;
  input \ram_source_reg[2]_18 ;
  input \ram_source_reg[2]_19 ;
  input \ram_source_reg[2]_20 ;
  input \ram_source_reg[2]_21 ;
  input \ram_source_reg[2]_22 ;
  input \ram_source_reg[2]_23 ;
  input \ram_source_reg[2]_24 ;
  input \ram_source_reg[2]_25 ;
  input \ram_source_reg[2]_26 ;
  input \ram_source_reg[2]_27 ;
  input \ram_source_reg[2]_28 ;
  input \ram_source_reg[2]_29 ;
  input \ram_source_reg[2]_30 ;
  input \ram_source_reg[2]_31 ;
  input \ram_source_reg[2]_32 ;
  input \ram_source_reg[2]_33 ;
  input \ram_source_reg[2]_34 ;
  input \ram_source_reg[2]_35 ;
  input \ram_source_reg[2]_36 ;
  input \ram_source_reg[2]_37 ;
  input \ram_source_reg[2]_38 ;
  input \ram_source_reg[2]_39 ;
  input \ram_source_reg[2]_40 ;
  input \ram_source_reg[2]_41 ;
  input \ram_source_reg[2]_42 ;
  input \ram_source_reg[2]_43 ;
  input \ram_source_reg[2]_44 ;
  input \ram_source_reg[2]_45 ;
  input \ram_source_reg[2]_46 ;
  input \ram_source_reg[2]_47 ;
  input \ram_source_reg[2]_48 ;
  input \ram_source_reg[2]_49 ;
  input \ram_source_reg[2]_50 ;
  input \ram_source_reg[2]_51 ;
  input \ram_source_reg[2]_52 ;
  input \ram_source_reg[2]_53 ;
  input \ram_source_reg[2]_54 ;
  input \ram_source_reg[2]_55 ;
  input \ram_source_reg[2]_56 ;
  input \ram_source_reg[2]_57 ;
  input \ram_source_reg[2]_58 ;
  input \ram_source_reg[2]_59 ;
  input \ram_source_reg[2]_60 ;
  input \ram_source_reg[2]_61 ;
  input \ram_source_reg[2]_62 ;
  input \ram_source_reg[2]_63 ;
  input \ram_source_reg[2]_64 ;
  input \ram_source_reg[2]_65 ;
  input \ram_source_reg[2]_66 ;
  input \ram_source_reg[2]_67 ;
  input \ram_source_reg[2]_68 ;
  input \ram_source_reg[2]_69 ;
  input \ram_source_reg[2]_70 ;
  input \ram_source_reg[2]_71 ;
  input \ram_source_reg[2]_72 ;
  input \ram_source_reg[2]_73 ;
  input \ram_source_reg[2]_74 ;
  input \ram_source_reg[2]_75 ;
  input \ram_source_reg[2]_76 ;
  input \ram_source_reg[2]_77 ;
  input \ram_source_reg[2]_78 ;
  input \ram_source_reg[2]_79 ;
  input \ram_source_reg[2]_80 ;
  input \ram_source_reg[2]_81 ;
  input \ram_source_reg[2]_82 ;
  input \ram_source_reg[2]_83 ;
  input \ram_source_reg[2]_84 ;
  input \ram_source_reg[2]_85 ;
  input \ram_source_reg[2]_86 ;
  input \ram_source_reg[2]_87 ;
  input \ram_source_reg[2]_88 ;
  input \ram_source_reg[2]_89 ;
  input \ram_source_reg[2]_90 ;
  input \ram_source_reg[2]_91 ;
  input \ram_source_reg[2]_92 ;
  input \ram_source_reg[2]_93 ;
  input \ram_source_reg[2]_94 ;
  input \ram_source_reg[2]_95 ;
  input \ram_source_reg[2]_96 ;
  input \ram_source_reg[2]_97 ;
  input \ram_source_reg[2]_98 ;
  input \ram_source_reg[2]_99 ;
  input \ram_source_reg[2]_100 ;
  input \ram_source_reg[2]_101 ;
  input \ram_source_reg[2]_102 ;
  input \ram_source_reg[2]_103 ;
  input \ram_source_reg[2]_104 ;
  input \ram_source_reg[2]_105 ;
  input \ram_source_reg[2]_106 ;
  input \ram_source_reg[2]_107 ;
  input \ram_source_reg[2]_108 ;
  input \ram_source_reg[2]_109 ;
  input \ram_source_reg[2]_110 ;
  input resetn;
  input [0:0]atomics_auto_in_d_bits_opcode;
  input p_231_in;
  input full_reg;
  input \stalls_id_6_reg[1]_0 ;
  input p_29_in;
  input \saved_address_reg[31] ;
  input \saved_source_reg[3] ;
  input \saved_source_reg[4] ;
  input \stalls_id_3_reg[0]_0 ;
  input \cam_s_0_state_reg[0] ;
  input \saved_source_reg[4]_0 ;
  input \saved_source_reg[4]_1 ;
  input \saved_source_reg[3]_0 ;
  input \saved_source_reg[4]_2 ;
  input \saved_source_reg[4]_3 ;
  input \stalls_id_3_reg[0]_1 ;
  input \cam_s_0_state_reg[0]_0 ;
  input [0:0]a_id;
  input [0:0]bypass_reg_rep;
  input \saved_source_reg[3]_1 ;
  input [3:0]fixer_1_auto_in_a_bits_source;
  input [0:0]\cdc_reg_reg[5] ;
  input atomics_auto_in_a_ready;
  input \ram_opcode_reg[1] ;
  input [0:0]xbar_auto_in_d_bits_source;
  input \saved_address_reg[31]_0 ;
  input \saved_address_reg[30] ;
  input \saved_source_reg[5] ;
  input \saved_source_reg[4]_4 ;
  input \saved_source_reg[3]_2 ;
  input [0:0]bypass_reg_rep_0;
  input [0:0]bypass_reg_rep_1;
  input [0:0]xbar_auto_in_d_bits_size;
  input \d_first_counter_reg[2]_0 ;
  input state_1_reg;
  input [0:0]\saved_size_reg[2] ;
  input \saved_size_reg[1] ;
  input \saved_size_reg[1]_0 ;

  wire _a_first_T;
  wire _a_repeater_io_repeat_T;
  wire _stalls_id_T_1;
  wire _stalls_id_T_13;
  wire _stalls_id_T_17;
  wire _stalls_id_T_21;
  wire _stalls_id_T_25;
  wire _stalls_id_T_5;
  wire _stalls_id_T_9;
  wire \a_first_counter[0]_i_1_n_0 ;
  wire \a_first_counter[1]_i_1_n_0 ;
  wire \a_first_counter[2]_i_10_n_0 ;
  wire \a_first_counter[2]_i_1_n_0 ;
  wire \a_first_counter[2]_i_3_n_0 ;
  wire \a_first_counter[2]_i_4_n_0 ;
  wire \a_first_counter[2]_i_8_n_0 ;
  wire \a_first_counter[2]_i_9_n_0 ;
  wire \a_first_counter_reg[2]_0 ;
  wire \a_first_counter_reg[2]_1 ;
  wire \a_first_counter_reg_n_0_[0] ;
  wire \a_first_counter_reg_n_0_[1] ;
  wire \a_first_counter_reg_n_0_[2] ;
  wire [0:0]a_id;
  wire atomics_auto_in_a_ready;
  wire [0:0]atomics_auto_in_d_bits_opcode;
  wire [0:0]bypass_reg_rep;
  wire [0:0]bypass_reg_rep_0;
  wire [0:0]bypass_reg_rep_1;
  wire \cam_s_0_state_reg[0] ;
  wire \cam_s_0_state_reg[0]_0 ;
  wire [0:0]\cdc_reg_reg[5] ;
  wire clk;
  wire \counter[3]_i_13_n_0 ;
  wire \counter[3]_i_14_n_0 ;
  wire \counter[3]_i_15_n_0 ;
  wire \counter[3]_i_16_n_0 ;
  wire \counter[3]_i_17_n_0 ;
  wire \counter[3]_i_18_n_0 ;
  wire \counter[3]_i_19_n_0 ;
  wire \counter[3]_i_20_n_0 ;
  wire \counter[3]_i_21_n_0 ;
  wire \d_first_counter[0]_i_1__0_n_0 ;
  wire \d_first_counter[1]_i_1__0_n_0 ;
  wire \d_first_counter[1]_i_3__0_n_0 ;
  wire \d_first_counter[2]_i_1__0_n_0 ;
  wire \d_first_counter[2]_i_3_n_0 ;
  wire \d_first_counter_reg[0]_0 ;
  wire \d_first_counter_reg[0]_1 ;
  wire \d_first_counter_reg[0]_2 ;
  wire \d_first_counter_reg[2]_0 ;
  wire [3:0]fixer_1_auto_in_a_bits_source;
  wire fixer_1_auto_in_a_ready;
  wire flight_100_reg_0;
  wire flight_101_reg_0;
  wire flight_102_reg_0;
  wire flight_103_reg_0;
  wire flight_104_reg_0;
  wire flight_105_reg_0;
  wire flight_106_reg_0;
  wire flight_107_reg_0;
  wire flight_108_reg_0;
  wire flight_109_reg_0;
  wire flight_110_reg_0;
  wire flight_111_reg_0;
  wire flight_112_reg_0;
  wire flight_113_i_10_n_0;
  wire flight_113_reg_0;
  wire flight_113_reg_1;
  wire flight_114_reg_0;
  wire flight_115_reg_0;
  wire flight_116_reg_0;
  wire flight_117_reg_0;
  wire flight_118_reg_0;
  wire flight_119_reg_0;
  wire flight_120_reg_0;
  wire flight_121_reg_0;
  wire flight_122_reg_0;
  wire flight_123_reg_0;
  wire flight_124_reg_0;
  wire flight_125_reg_0;
  wire flight_126_reg_0;
  wire flight_127_reg_0;
  wire flight_16_reg_0;
  wire flight_17_reg_0;
  wire flight_18_reg_0;
  wire flight_19_reg_0;
  wire flight_20_reg_0;
  wire flight_21_reg_0;
  wire flight_22_reg_0;
  wire flight_23_reg_0;
  wire flight_24_reg_0;
  wire flight_25_reg_0;
  wire flight_26_reg_0;
  wire flight_27_reg_0;
  wire flight_28_reg_0;
  wire flight_29_reg_0;
  wire flight_30_reg_0;
  wire flight_31_reg_0;
  wire flight_32_reg_0;
  wire flight_33_reg_0;
  wire flight_33_reg_1;
  wire flight_34_reg_0;
  wire flight_35_reg_0;
  wire flight_36_reg_0;
  wire flight_37_reg_0;
  wire flight_38_reg_0;
  wire flight_39_reg_0;
  wire flight_40_reg_0;
  wire flight_41_reg_0;
  wire flight_42_reg_0;
  wire flight_43_reg_0;
  wire flight_44_reg_0;
  wire flight_45_reg_0;
  wire flight_46_reg_0;
  wire flight_47_reg_0;
  wire flight_48_reg_0;
  wire flight_49_reg_0;
  wire flight_50_reg_0;
  wire flight_51_reg_0;
  wire flight_52_reg_0;
  wire flight_53_reg_0;
  wire flight_54_reg_0;
  wire flight_55_reg_0;
  wire flight_56_reg_0;
  wire flight_57_reg_0;
  wire flight_58_reg_0;
  wire flight_59_reg_0;
  wire flight_60_reg_0;
  wire flight_61_reg_0;
  wire flight_62_reg_0;
  wire flight_63_reg_0;
  wire flight_64_reg_0;
  wire flight_65_reg_0;
  wire flight_66_reg_0;
  wire flight_67_reg_0;
  wire flight_68_reg_0;
  wire flight_69_reg_0;
  wire flight_70_reg_0;
  wire flight_71_reg_0;
  wire flight_72_reg_0;
  wire flight_73_reg_0;
  wire flight_74_reg_0;
  wire flight_75_reg_0;
  wire flight_76_reg_0;
  wire flight_77_reg_0;
  wire flight_78_reg_0;
  wire flight_79_reg_0;
  wire flight_80_reg_0;
  wire flight_81_reg_0;
  wire flight_82_reg_0;
  wire flight_83_reg_0;
  wire flight_84_reg_0;
  wire flight_85_reg_0;
  wire flight_86_reg_0;
  wire flight_87_reg_0;
  wire flight_88_reg_0;
  wire flight_89_reg_0;
  wire flight_90_reg_0;
  wire flight_91_reg_0;
  wire flight_92_reg_0;
  wire flight_93_reg_0;
  wire flight_94_reg_0;
  wire flight_95_reg_0;
  wire flight_96_reg_0;
  wire flight_96_reg_1;
  wire flight_97_reg_0;
  wire flight_98_reg_0;
  wire flight_99_reg_0;
  wire full_reg;
  wire \io_axi4_0_arid[0]_INST_0_i_11_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_12_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_16_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_17_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_19_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_25_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_29_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_30_n_0 ;
  wire \io_axi4_0_arid[0]_INST_0_i_31_n_0 ;
  wire p_231_in;
  wire p_29_in;
  wire p_31_in;
  wire \ram_opcode_reg[1] ;
  wire \ram_source_reg[2] ;
  wire \ram_source_reg[2]_0 ;
  wire \ram_source_reg[2]_1 ;
  wire \ram_source_reg[2]_10 ;
  wire \ram_source_reg[2]_100 ;
  wire \ram_source_reg[2]_101 ;
  wire \ram_source_reg[2]_102 ;
  wire \ram_source_reg[2]_103 ;
  wire \ram_source_reg[2]_104 ;
  wire \ram_source_reg[2]_105 ;
  wire \ram_source_reg[2]_106 ;
  wire \ram_source_reg[2]_107 ;
  wire \ram_source_reg[2]_108 ;
  wire \ram_source_reg[2]_109 ;
  wire \ram_source_reg[2]_11 ;
  wire \ram_source_reg[2]_110 ;
  wire \ram_source_reg[2]_12 ;
  wire \ram_source_reg[2]_13 ;
  wire \ram_source_reg[2]_14 ;
  wire \ram_source_reg[2]_15 ;
  wire \ram_source_reg[2]_16 ;
  wire \ram_source_reg[2]_17 ;
  wire \ram_source_reg[2]_18 ;
  wire \ram_source_reg[2]_19 ;
  wire \ram_source_reg[2]_2 ;
  wire \ram_source_reg[2]_20 ;
  wire \ram_source_reg[2]_21 ;
  wire \ram_source_reg[2]_22 ;
  wire \ram_source_reg[2]_23 ;
  wire \ram_source_reg[2]_24 ;
  wire \ram_source_reg[2]_25 ;
  wire \ram_source_reg[2]_26 ;
  wire \ram_source_reg[2]_27 ;
  wire \ram_source_reg[2]_28 ;
  wire \ram_source_reg[2]_29 ;
  wire \ram_source_reg[2]_3 ;
  wire \ram_source_reg[2]_30 ;
  wire \ram_source_reg[2]_31 ;
  wire \ram_source_reg[2]_32 ;
  wire \ram_source_reg[2]_33 ;
  wire \ram_source_reg[2]_34 ;
  wire \ram_source_reg[2]_35 ;
  wire \ram_source_reg[2]_36 ;
  wire \ram_source_reg[2]_37 ;
  wire \ram_source_reg[2]_38 ;
  wire \ram_source_reg[2]_39 ;
  wire \ram_source_reg[2]_4 ;
  wire \ram_source_reg[2]_40 ;
  wire \ram_source_reg[2]_41 ;
  wire \ram_source_reg[2]_42 ;
  wire \ram_source_reg[2]_43 ;
  wire \ram_source_reg[2]_44 ;
  wire \ram_source_reg[2]_45 ;
  wire \ram_source_reg[2]_46 ;
  wire \ram_source_reg[2]_47 ;
  wire \ram_source_reg[2]_48 ;
  wire \ram_source_reg[2]_49 ;
  wire \ram_source_reg[2]_5 ;
  wire \ram_source_reg[2]_50 ;
  wire \ram_source_reg[2]_51 ;
  wire \ram_source_reg[2]_52 ;
  wire \ram_source_reg[2]_53 ;
  wire \ram_source_reg[2]_54 ;
  wire \ram_source_reg[2]_55 ;
  wire \ram_source_reg[2]_56 ;
  wire \ram_source_reg[2]_57 ;
  wire \ram_source_reg[2]_58 ;
  wire \ram_source_reg[2]_59 ;
  wire \ram_source_reg[2]_6 ;
  wire \ram_source_reg[2]_60 ;
  wire \ram_source_reg[2]_61 ;
  wire \ram_source_reg[2]_62 ;
  wire \ram_source_reg[2]_63 ;
  wire \ram_source_reg[2]_64 ;
  wire \ram_source_reg[2]_65 ;
  wire \ram_source_reg[2]_66 ;
  wire \ram_source_reg[2]_67 ;
  wire \ram_source_reg[2]_68 ;
  wire \ram_source_reg[2]_69 ;
  wire \ram_source_reg[2]_7 ;
  wire \ram_source_reg[2]_70 ;
  wire \ram_source_reg[2]_71 ;
  wire \ram_source_reg[2]_72 ;
  wire \ram_source_reg[2]_73 ;
  wire \ram_source_reg[2]_74 ;
  wire \ram_source_reg[2]_75 ;
  wire \ram_source_reg[2]_76 ;
  wire \ram_source_reg[2]_77 ;
  wire \ram_source_reg[2]_78 ;
  wire \ram_source_reg[2]_79 ;
  wire \ram_source_reg[2]_8 ;
  wire \ram_source_reg[2]_80 ;
  wire \ram_source_reg[2]_81 ;
  wire \ram_source_reg[2]_82 ;
  wire \ram_source_reg[2]_83 ;
  wire \ram_source_reg[2]_84 ;
  wire \ram_source_reg[2]_85 ;
  wire \ram_source_reg[2]_86 ;
  wire \ram_source_reg[2]_87 ;
  wire \ram_source_reg[2]_88 ;
  wire \ram_source_reg[2]_89 ;
  wire \ram_source_reg[2]_9 ;
  wire \ram_source_reg[2]_90 ;
  wire \ram_source_reg[2]_91 ;
  wire \ram_source_reg[2]_92 ;
  wire \ram_source_reg[2]_93 ;
  wire \ram_source_reg[2]_94 ;
  wire \ram_source_reg[2]_95 ;
  wire \ram_source_reg[2]_96 ;
  wire \ram_source_reg[2]_97 ;
  wire \ram_source_reg[2]_98 ;
  wire \ram_source_reg[2]_99 ;
  wire resetn;
  wire \saved_address_reg[0] ;
  wire \saved_address_reg[30] ;
  wire \saved_address_reg[31] ;
  wire \saved_address_reg[31]_0 ;
  wire \saved_opcode_reg[2] ;
  wire \saved_opcode_reg[2]_0 ;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[1]_0 ;
  wire [0:0]\saved_size_reg[2] ;
  wire \saved_source_reg[3] ;
  wire \saved_source_reg[3]_0 ;
  wire \saved_source_reg[3]_1 ;
  wire \saved_source_reg[3]_2 ;
  wire \saved_source_reg[4] ;
  wire \saved_source_reg[4]_0 ;
  wire \saved_source_reg[4]_1 ;
  wire \saved_source_reg[4]_2 ;
  wire \saved_source_reg[4]_3 ;
  wire \saved_source_reg[4]_4 ;
  wire \saved_source_reg[5] ;
  wire [1:0]stalls_id;
  wire \stalls_id[0]_i_1_n_0 ;
  wire \stalls_id[1]_i_1_n_0 ;
  wire \stalls_id[1]_i_3_n_0 ;
  wire \stalls_id[1]_i_5_n_0 ;
  wire \stalls_id[1]_i_6_n_0 ;
  wire \stalls_id[1]_i_7_n_0 ;
  wire \stalls_id[1]_i_8_n_0 ;
  wire \stalls_id[1]_i_9_n_0 ;
  wire [1:0]stalls_id_1;
  wire \stalls_id_1[0]_i_1_n_0 ;
  wire \stalls_id_1[1]_i_1_n_0 ;
  wire \stalls_id_1[1]_i_3_n_0 ;
  wire \stalls_id_1[1]_i_6_n_0 ;
  wire \stalls_id_1[1]_i_7_n_0 ;
  wire \stalls_id_1[1]_i_8_n_0 ;
  wire \stalls_id_1[1]_i_9_n_0 ;
  wire \stalls_id_1_reg[1]_0 ;
  wire [1:0]stalls_id_2;
  wire \stalls_id_2[0]_i_1_n_0 ;
  wire \stalls_id_2[1]_i_1_n_0 ;
  wire \stalls_id_2[1]_i_3_n_0 ;
  wire \stalls_id_2[1]_i_5_n_0 ;
  wire \stalls_id_2[1]_i_6_n_0 ;
  wire \stalls_id_2[1]_i_7_n_0 ;
  wire \stalls_id_2[1]_i_8_n_0 ;
  wire \stalls_id_2[1]_i_9_n_0 ;
  wire [1:0]stalls_id_3;
  wire \stalls_id_3[0]_i_1_n_0 ;
  wire \stalls_id_3[1]_i_1_n_0 ;
  wire \stalls_id_3[1]_i_7_n_0 ;
  wire \stalls_id_3[1]_i_8_n_0 ;
  wire \stalls_id_3[1]_i_9_n_0 ;
  wire \stalls_id_3_reg[0]_0 ;
  wire \stalls_id_3_reg[0]_1 ;
  wire \stalls_id_3_reg[1]_0 ;
  wire [1:0]stalls_id_4;
  wire \stalls_id_4[0]_i_1_n_0 ;
  wire \stalls_id_4[1]_i_1_n_0 ;
  wire \stalls_id_4[1]_i_3_n_0 ;
  wire \stalls_id_4[1]_i_5_n_0 ;
  wire \stalls_id_4[1]_i_6_n_0 ;
  wire \stalls_id_4[1]_i_7_n_0 ;
  wire \stalls_id_4[1]_i_8_n_0 ;
  wire \stalls_id_4[1]_i_9_n_0 ;
  wire [1:0]stalls_id_5;
  wire \stalls_id_5[0]_i_1_n_0 ;
  wire \stalls_id_5[1]_i_1_n_0 ;
  wire \stalls_id_5[1]_i_3_n_0 ;
  wire \stalls_id_5[1]_i_5_n_0 ;
  wire \stalls_id_5[1]_i_6_n_0 ;
  wire \stalls_id_5[1]_i_7_n_0 ;
  wire \stalls_id_5[1]_i_8_n_0 ;
  wire \stalls_id_5[1]_i_9_n_0 ;
  wire [1:0]stalls_id_6;
  wire \stalls_id_6[0]_i_1_n_0 ;
  wire \stalls_id_6[1]_i_1_n_0 ;
  wire \stalls_id_6[1]_i_6_n_0 ;
  wire \stalls_id_6[1]_i_8_n_0 ;
  wire \stalls_id_6_reg[1]_0 ;
  wire state_1_reg;
  wire [0:0]xbar_auto_in_d_bits_size;
  wire [0:0]xbar_auto_in_d_bits_source;

  LUT6 #(
    .INIT(64'h0000000066666662)) 
    \a_first_counter[0]_i_1 
       (.I0(\a_first_counter_reg_n_0_[0] ),
        .I1(_a_first_T),
        .I2(\a_first_counter_reg_n_0_[1] ),
        .I3(\a_first_counter_reg_n_0_[2] ),
        .I4(\saved_size_reg[2] ),
        .I5(\a_first_counter[2]_i_3_n_0 ),
        .O(\a_first_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A6A6A6A2)) 
    \a_first_counter[1]_i_1 
       (.I0(\a_first_counter_reg_n_0_[1] ),
        .I1(_a_first_T),
        .I2(\a_first_counter_reg_n_0_[0] ),
        .I3(\a_first_counter_reg_n_0_[2] ),
        .I4(\saved_size_reg[1] ),
        .I5(\a_first_counter[2]_i_3_n_0 ),
        .O(\a_first_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA62)) 
    \a_first_counter[2]_i_1 
       (.I0(\a_first_counter_reg_n_0_[2] ),
        .I1(_a_first_T),
        .I2(\saved_size_reg[1]_0 ),
        .I3(\a_first_counter_reg_n_0_[0] ),
        .I4(\a_first_counter_reg_n_0_[1] ),
        .I5(\a_first_counter[2]_i_3_n_0 ),
        .O(\a_first_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \a_first_counter[2]_i_10 
       (.I0(\a_first_counter_reg_n_0_[1] ),
        .I1(\a_first_counter_reg_n_0_[0] ),
        .I2(\a_first_counter_reg_n_0_[2] ),
        .I3(\cam_s_0_state_reg[0] ),
        .I4(fixer_1_auto_in_a_bits_source[0]),
        .I5(\cdc_reg_reg[5] ),
        .O(\a_first_counter[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \a_first_counter[2]_i_2 
       (.I0(\a_first_counter[2]_i_4_n_0 ),
        .I1(\a_first_counter_reg[2]_0 ),
        .I2(\saved_address_reg[31] ),
        .I3(\stalls_id_3_reg[0]_1 ),
        .I4(\a_first_counter_reg[2]_1 ),
        .I5(\cam_s_0_state_reg[0]_0 ),
        .O(_a_first_T));
  LUT2 #(
    .INIT(4'hB)) 
    \a_first_counter[2]_i_3 
       (.I0(\a_first_counter[2]_i_8_n_0 ),
        .I1(resetn),
        .O(\a_first_counter[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAAFFAEFFAA)) 
    \a_first_counter[2]_i_4 
       (.I0(\a_first_counter[2]_i_9_n_0 ),
        .I1(\saved_source_reg[3]_1 ),
        .I2(fixer_1_auto_in_a_bits_source[3]),
        .I3(\stalls_id_6[1]_i_8_n_0 ),
        .I4(\cam_s_0_state_reg[0] ),
        .I5(\io_axi4_0_arid[0]_INST_0_i_16_n_0 ),
        .O(\a_first_counter[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B8880000)) 
    \a_first_counter[2]_i_8 
       (.I0(\a_first_counter_reg[2]_1 ),
        .I1(a_id),
        .I2(\a_first_counter_reg[2]_0 ),
        .I3(bypass_reg_rep),
        .I4(\a_first_counter[2]_i_10_n_0 ),
        .I5(\io_axi4_0_arid[0]_INST_0_i_12_n_0 ),
        .O(\a_first_counter[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_first_counter[2]_i_9 
       (.I0(\io_axi4_0_arid[0]_INST_0_i_17_n_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .O(\a_first_counter[2]_i_9_n_0 ));
  FDRE \a_first_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\a_first_counter[0]_i_1_n_0 ),
        .Q(\a_first_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_first_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\a_first_counter[1]_i_1_n_0 ),
        .Q(\a_first_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_first_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\a_first_counter[2]_i_1_n_0 ),
        .Q(\a_first_counter_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \a_repeater_io_repeat_counter[2]_i_3 
       (.I0(fixer_1_auto_in_a_ready),
        .I1(full_reg),
        .O(_a_repeater_io_repeat_T));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[3]_i_10 
       (.I0(\io_axi4_0_arid[0]_INST_0_i_12_n_0 ),
        .I1(\a_first_counter_reg_n_0_[2] ),
        .I2(\a_first_counter_reg_n_0_[0] ),
        .I3(\a_first_counter_reg_n_0_[1] ),
        .O(\saved_address_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \counter[3]_i_13 
       (.I0(stalls_id_5[0]),
        .I1(\saved_source_reg[3] ),
        .I2(bypass_reg_rep),
        .I3(stalls_id_5[1]),
        .O(\counter[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \counter[3]_i_14 
       (.I0(stalls_id_4[0]),
        .I1(\saved_source_reg[4] ),
        .I2(bypass_reg_rep),
        .I3(stalls_id_4[1]),
        .O(\counter[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h00000082)) 
    \counter[3]_i_15 
       (.I0(stalls_id_1[0]),
        .I1(stalls_id_1[1]),
        .I2(bypass_reg_rep),
        .I3(fixer_1_auto_in_a_bits_source[3]),
        .I4(fixer_1_auto_in_a_bits_source[1]),
        .O(\counter[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \counter[3]_i_16 
       (.I0(stalls_id_2[0]),
        .I1(\saved_source_reg[4]_1 ),
        .I2(bypass_reg_rep),
        .I3(stalls_id_2[1]),
        .O(\counter[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \counter[3]_i_17 
       (.I0(stalls_id_6[0]),
        .I1(\saved_source_reg[4]_3 ),
        .I2(bypass_reg_rep),
        .I3(stalls_id_6[1]),
        .O(\counter[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h00000082)) 
    \counter[3]_i_18 
       (.I0(stalls_id[0]),
        .I1(stalls_id[1]),
        .I2(bypass_reg_rep),
        .I3(fixer_1_auto_in_a_bits_source[3]),
        .I4(fixer_1_auto_in_a_bits_source[2]),
        .O(\counter[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \counter[3]_i_19 
       (.I0(\saved_source_reg[4]_4 ),
        .I1(stalls_id[1]),
        .I2(stalls_id[0]),
        .I3(\saved_source_reg[3]_2 ),
        .I4(stalls_id_1[1]),
        .I5(stalls_id_1[0]),
        .O(\counter[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \counter[3]_i_20 
       (.I0(stalls_id_2[0]),
        .I1(stalls_id_2[1]),
        .I2(\saved_source_reg[4]_1 ),
        .O(\counter[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \counter[3]_i_21 
       (.I0(\saved_source_reg[4] ),
        .I1(stalls_id_4[1]),
        .I2(stalls_id_4[0]),
        .I3(\saved_source_reg[3] ),
        .I4(stalls_id_5[1]),
        .I5(stalls_id_5[0]),
        .O(\counter[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B8880000)) 
    \counter[3]_i_4 
       (.I0(\a_first_counter_reg[2]_1 ),
        .I1(a_id),
        .I2(\a_first_counter_reg[2]_0 ),
        .I3(bypass_reg_rep),
        .I4(atomics_auto_in_a_ready),
        .I5(\saved_address_reg[0] ),
        .O(fixer_1_auto_in_a_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter[3]_i_7 
       (.I0(\counter[3]_i_13_n_0 ),
        .I1(\counter[3]_i_14_n_0 ),
        .I2(\counter[3]_i_15_n_0 ),
        .I3(\counter[3]_i_16_n_0 ),
        .I4(\counter[3]_i_17_n_0 ),
        .I5(\counter[3]_i_18_n_0 ),
        .O(\a_first_counter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    \counter[3]_i_8 
       (.I0(\counter[3]_i_19_n_0 ),
        .I1(\saved_source_reg[4]_3 ),
        .I2(stalls_id_6[1]),
        .I3(stalls_id_6[0]),
        .I4(\counter[3]_i_20_n_0 ),
        .I5(\counter[3]_i_21_n_0 ),
        .O(\a_first_counter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000066666662)) 
    \d_first_counter[0]_i_1__0 
       (.I0(\d_first_counter_reg[0]_1 ),
        .I1(p_231_in),
        .I2(\d_first_counter_reg[0]_2 ),
        .I3(\d_first_counter_reg[0]_0 ),
        .I4(xbar_auto_in_d_bits_size),
        .I5(\d_first_counter[1]_i_3__0_n_0 ),
        .O(\d_first_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \d_first_counter[1]_i_1__0 
       (.I0(\d_first_counter_reg[0]_2 ),
        .I1(p_231_in),
        .I2(\d_first_counter_reg[2]_0 ),
        .I3(\d_first_counter[1]_i_3__0_n_0 ),
        .O(\d_first_counter[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \d_first_counter[1]_i_3__0 
       (.I0(atomics_auto_in_d_bits_opcode),
        .I1(\d_first_counter_reg[0]_0 ),
        .I2(\d_first_counter_reg[0]_1 ),
        .I3(\d_first_counter_reg[0]_2 ),
        .I4(p_231_in),
        .I5(resetn),
        .O(\d_first_counter[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCC0C0080CC0C0000)) 
    \d_first_counter[2]_i_1__0 
       (.I0(state_1_reg),
        .I1(resetn),
        .I2(p_231_in),
        .I3(\d_first_counter[2]_i_3_n_0 ),
        .I4(\d_first_counter_reg[0]_0 ),
        .I5(atomics_auto_in_d_bits_opcode),
        .O(\d_first_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \d_first_counter[2]_i_3 
       (.I0(\d_first_counter_reg[0]_1 ),
        .I1(\d_first_counter_reg[0]_2 ),
        .O(\d_first_counter[2]_i_3_n_0 ));
  FDRE \d_first_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_first_counter[0]_i_1__0_n_0 ),
        .Q(\d_first_counter_reg[0]_1 ),
        .R(1'b0));
  FDRE \d_first_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_first_counter[1]_i_1__0_n_0 ),
        .Q(\d_first_counter_reg[0]_2 ),
        .R(1'b0));
  FDRE \d_first_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_first_counter[2]_i_1__0_n_0 ),
        .Q(\d_first_counter_reg[0]_0 ),
        .R(1'b0));
  FDRE flight_100_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_98 ),
        .Q(flight_100_reg_0),
        .R(1'b0));
  FDRE flight_101_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_99 ),
        .Q(flight_101_reg_0),
        .R(1'b0));
  FDRE flight_102_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_100 ),
        .Q(flight_102_reg_0),
        .R(1'b0));
  FDRE flight_103_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_101 ),
        .Q(flight_103_reg_0),
        .R(1'b0));
  FDRE flight_104_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_102 ),
        .Q(flight_104_reg_0),
        .R(1'b0));
  FDRE flight_105_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_103 ),
        .Q(flight_105_reg_0),
        .R(1'b0));
  FDRE flight_106_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_104 ),
        .Q(flight_106_reg_0),
        .R(1'b0));
  FDRE flight_107_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_105 ),
        .Q(flight_107_reg_0),
        .R(1'b0));
  FDRE flight_108_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_106 ),
        .Q(flight_108_reg_0),
        .R(1'b0));
  FDRE flight_109_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_107 ),
        .Q(flight_109_reg_0),
        .R(1'b0));
  FDRE flight_110_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_108 ),
        .Q(flight_110_reg_0),
        .R(1'b0));
  FDRE flight_111_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_109 ),
        .Q(flight_111_reg_0),
        .R(1'b0));
  FDRE flight_112_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_14 ),
        .Q(flight_112_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    flight_113_i_10
       (.I0(\cam_s_0_state_reg[0] ),
        .I1(\a_first_counter_reg_n_0_[2] ),
        .I2(\a_first_counter_reg_n_0_[0] ),
        .I3(\a_first_counter_reg_n_0_[1] ),
        .O(flight_113_i_10_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    flight_113_i_2
       (.I0(\ram_opcode_reg[1] ),
        .I1(\d_first_counter_reg[0]_0 ),
        .I2(\d_first_counter_reg[0]_1 ),
        .I3(\d_first_counter_reg[0]_2 ),
        .I4(p_231_in),
        .I5(xbar_auto_in_d_bits_source),
        .O(flight_113_reg_1));
  LUT6 #(
    .INIT(64'hFFFF0000B8880000)) 
    flight_113_i_8
       (.I0(\a_first_counter_reg[2]_1 ),
        .I1(a_id),
        .I2(\a_first_counter_reg[2]_0 ),
        .I3(bypass_reg_rep),
        .I4(flight_113_i_10_n_0),
        .I5(\io_axi4_0_arid[0]_INST_0_i_12_n_0 ),
        .O(flight_96_reg_1));
  FDRE flight_113_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2] ),
        .Q(flight_113_reg_0),
        .R(1'b0));
  FDRE flight_114_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_0 ),
        .Q(flight_114_reg_0),
        .R(1'b0));
  FDRE flight_115_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_1 ),
        .Q(flight_115_reg_0),
        .R(1'b0));
  FDRE flight_116_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_2 ),
        .Q(flight_116_reg_0),
        .R(1'b0));
  FDRE flight_117_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_3 ),
        .Q(flight_117_reg_0),
        .R(1'b0));
  FDRE flight_118_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_4 ),
        .Q(flight_118_reg_0),
        .R(1'b0));
  FDRE flight_119_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_5 ),
        .Q(flight_119_reg_0),
        .R(1'b0));
  FDRE flight_120_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_6 ),
        .Q(flight_120_reg_0),
        .R(1'b0));
  FDRE flight_121_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_7 ),
        .Q(flight_121_reg_0),
        .R(1'b0));
  FDRE flight_122_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_8 ),
        .Q(flight_122_reg_0),
        .R(1'b0));
  FDRE flight_123_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_9 ),
        .Q(flight_123_reg_0),
        .R(1'b0));
  FDRE flight_124_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_10 ),
        .Q(flight_124_reg_0),
        .R(1'b0));
  FDRE flight_125_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_11 ),
        .Q(flight_125_reg_0),
        .R(1'b0));
  FDRE flight_126_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_12 ),
        .Q(flight_126_reg_0),
        .R(1'b0));
  FDRE flight_127_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_13 ),
        .Q(flight_127_reg_0),
        .R(1'b0));
  FDRE flight_16_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_30 ),
        .Q(flight_16_reg_0),
        .R(1'b0));
  FDRE flight_17_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_15 ),
        .Q(flight_17_reg_0),
        .R(1'b0));
  FDRE flight_18_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_16 ),
        .Q(flight_18_reg_0),
        .R(1'b0));
  FDRE flight_19_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_17 ),
        .Q(flight_19_reg_0),
        .R(1'b0));
  FDRE flight_20_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_18 ),
        .Q(flight_20_reg_0),
        .R(1'b0));
  FDRE flight_21_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_19 ),
        .Q(flight_21_reg_0),
        .R(1'b0));
  FDRE flight_22_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_20 ),
        .Q(flight_22_reg_0),
        .R(1'b0));
  FDRE flight_23_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_21 ),
        .Q(flight_23_reg_0),
        .R(1'b0));
  FDRE flight_24_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_22 ),
        .Q(flight_24_reg_0),
        .R(1'b0));
  FDRE flight_25_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_23 ),
        .Q(flight_25_reg_0),
        .R(1'b0));
  FDRE flight_26_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_24 ),
        .Q(flight_26_reg_0),
        .R(1'b0));
  FDRE flight_27_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_25 ),
        .Q(flight_27_reg_0),
        .R(1'b0));
  FDRE flight_28_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_26 ),
        .Q(flight_28_reg_0),
        .R(1'b0));
  FDRE flight_29_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_27 ),
        .Q(flight_29_reg_0),
        .R(1'b0));
  FDRE flight_30_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_28 ),
        .Q(flight_30_reg_0),
        .R(1'b0));
  FDRE flight_31_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_29 ),
        .Q(flight_31_reg_0),
        .R(1'b0));
  FDRE flight_32_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_46 ),
        .Q(flight_32_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flight_33_i_2
       (.I0(\ram_opcode_reg[1] ),
        .I1(\d_first_counter_reg[0]_0 ),
        .I2(\d_first_counter_reg[0]_1 ),
        .I3(\d_first_counter_reg[0]_2 ),
        .I4(p_231_in),
        .I5(xbar_auto_in_d_bits_source),
        .O(flight_33_reg_1));
  FDRE flight_33_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_31 ),
        .Q(flight_33_reg_0),
        .R(1'b0));
  FDRE flight_34_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_32 ),
        .Q(flight_34_reg_0),
        .R(1'b0));
  FDRE flight_35_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_33 ),
        .Q(flight_35_reg_0),
        .R(1'b0));
  FDRE flight_36_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_34 ),
        .Q(flight_36_reg_0),
        .R(1'b0));
  FDRE flight_37_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_35 ),
        .Q(flight_37_reg_0),
        .R(1'b0));
  FDRE flight_38_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_36 ),
        .Q(flight_38_reg_0),
        .R(1'b0));
  FDRE flight_39_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_37 ),
        .Q(flight_39_reg_0),
        .R(1'b0));
  FDRE flight_40_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_38 ),
        .Q(flight_40_reg_0),
        .R(1'b0));
  FDRE flight_41_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_39 ),
        .Q(flight_41_reg_0),
        .R(1'b0));
  FDRE flight_42_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_40 ),
        .Q(flight_42_reg_0),
        .R(1'b0));
  FDRE flight_43_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_41 ),
        .Q(flight_43_reg_0),
        .R(1'b0));
  FDRE flight_44_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_42 ),
        .Q(flight_44_reg_0),
        .R(1'b0));
  FDRE flight_45_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_43 ),
        .Q(flight_45_reg_0),
        .R(1'b0));
  FDRE flight_46_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_44 ),
        .Q(flight_46_reg_0),
        .R(1'b0));
  FDRE flight_47_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_45 ),
        .Q(flight_47_reg_0),
        .R(1'b0));
  FDRE flight_48_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_62 ),
        .Q(flight_48_reg_0),
        .R(1'b0));
  FDRE flight_49_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_47 ),
        .Q(flight_49_reg_0),
        .R(1'b0));
  FDRE flight_50_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_48 ),
        .Q(flight_50_reg_0),
        .R(1'b0));
  FDRE flight_51_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_49 ),
        .Q(flight_51_reg_0),
        .R(1'b0));
  FDRE flight_52_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_50 ),
        .Q(flight_52_reg_0),
        .R(1'b0));
  FDRE flight_53_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_51 ),
        .Q(flight_53_reg_0),
        .R(1'b0));
  FDRE flight_54_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_52 ),
        .Q(flight_54_reg_0),
        .R(1'b0));
  FDRE flight_55_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_53 ),
        .Q(flight_55_reg_0),
        .R(1'b0));
  FDRE flight_56_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_54 ),
        .Q(flight_56_reg_0),
        .R(1'b0));
  FDRE flight_57_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_55 ),
        .Q(flight_57_reg_0),
        .R(1'b0));
  FDRE flight_58_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_56 ),
        .Q(flight_58_reg_0),
        .R(1'b0));
  FDRE flight_59_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_57 ),
        .Q(flight_59_reg_0),
        .R(1'b0));
  FDRE flight_60_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_58 ),
        .Q(flight_60_reg_0),
        .R(1'b0));
  FDRE flight_61_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_59 ),
        .Q(flight_61_reg_0),
        .R(1'b0));
  FDRE flight_62_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_60 ),
        .Q(flight_62_reg_0),
        .R(1'b0));
  FDRE flight_63_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_61 ),
        .Q(flight_63_reg_0),
        .R(1'b0));
  FDRE flight_64_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_78 ),
        .Q(flight_64_reg_0),
        .R(1'b0));
  FDRE flight_65_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_63 ),
        .Q(flight_65_reg_0),
        .R(1'b0));
  FDRE flight_66_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_64 ),
        .Q(flight_66_reg_0),
        .R(1'b0));
  FDRE flight_67_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_65 ),
        .Q(flight_67_reg_0),
        .R(1'b0));
  FDRE flight_68_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_66 ),
        .Q(flight_68_reg_0),
        .R(1'b0));
  FDRE flight_69_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_67 ),
        .Q(flight_69_reg_0),
        .R(1'b0));
  FDRE flight_70_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_68 ),
        .Q(flight_70_reg_0),
        .R(1'b0));
  FDRE flight_71_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_69 ),
        .Q(flight_71_reg_0),
        .R(1'b0));
  FDRE flight_72_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_70 ),
        .Q(flight_72_reg_0),
        .R(1'b0));
  FDRE flight_73_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_71 ),
        .Q(flight_73_reg_0),
        .R(1'b0));
  FDRE flight_74_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_72 ),
        .Q(flight_74_reg_0),
        .R(1'b0));
  FDRE flight_75_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_73 ),
        .Q(flight_75_reg_0),
        .R(1'b0));
  FDRE flight_76_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_74 ),
        .Q(flight_76_reg_0),
        .R(1'b0));
  FDRE flight_77_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_75 ),
        .Q(flight_77_reg_0),
        .R(1'b0));
  FDRE flight_78_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_76 ),
        .Q(flight_78_reg_0),
        .R(1'b0));
  FDRE flight_79_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_77 ),
        .Q(flight_79_reg_0),
        .R(1'b0));
  FDRE flight_80_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_94 ),
        .Q(flight_80_reg_0),
        .R(1'b0));
  FDRE flight_81_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_79 ),
        .Q(flight_81_reg_0),
        .R(1'b0));
  FDRE flight_82_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_80 ),
        .Q(flight_82_reg_0),
        .R(1'b0));
  FDRE flight_83_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_81 ),
        .Q(flight_83_reg_0),
        .R(1'b0));
  FDRE flight_84_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_82 ),
        .Q(flight_84_reg_0),
        .R(1'b0));
  FDRE flight_85_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_83 ),
        .Q(flight_85_reg_0),
        .R(1'b0));
  FDRE flight_86_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_84 ),
        .Q(flight_86_reg_0),
        .R(1'b0));
  FDRE flight_87_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_85 ),
        .Q(flight_87_reg_0),
        .R(1'b0));
  FDRE flight_88_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_86 ),
        .Q(flight_88_reg_0),
        .R(1'b0));
  FDRE flight_89_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_87 ),
        .Q(flight_89_reg_0),
        .R(1'b0));
  FDRE flight_90_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_88 ),
        .Q(flight_90_reg_0),
        .R(1'b0));
  FDRE flight_91_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_89 ),
        .Q(flight_91_reg_0),
        .R(1'b0));
  FDRE flight_92_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_90 ),
        .Q(flight_92_reg_0),
        .R(1'b0));
  FDRE flight_93_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_91 ),
        .Q(flight_93_reg_0),
        .R(1'b0));
  FDRE flight_94_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_92 ),
        .Q(flight_94_reg_0),
        .R(1'b0));
  FDRE flight_95_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_93 ),
        .Q(flight_95_reg_0),
        .R(1'b0));
  FDRE flight_96_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_110 ),
        .Q(flight_96_reg_0),
        .R(1'b0));
  FDRE flight_97_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_95 ),
        .Q(flight_97_reg_0),
        .R(1'b0));
  FDRE flight_98_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_96 ),
        .Q(flight_98_reg_0),
        .R(1'b0));
  FDRE flight_99_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ram_source_reg[2]_97 ),
        .Q(flight_99_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \io_axi4_0_arid[0]_INST_0_i_11 
       (.I0(\a_first_counter_reg_n_0_[1] ),
        .I1(\a_first_counter_reg_n_0_[0] ),
        .I2(\a_first_counter_reg_n_0_[2] ),
        .O(\io_axi4_0_arid[0]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \io_axi4_0_arid[0]_INST_0_i_12 
       (.I0(\io_axi4_0_arid[0]_INST_0_i_16_n_0 ),
        .I1(\io_axi4_0_arid[0]_INST_0_i_17_n_0 ),
        .I2(\saved_address_reg[31]_0 ),
        .I3(\io_axi4_0_arid[0]_INST_0_i_19_n_0 ),
        .I4(\saved_address_reg[30] ),
        .I5(\saved_source_reg[3]_1 ),
        .O(\io_axi4_0_arid[0]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \io_axi4_0_arid[0]_INST_0_i_16 
       (.I0(\saved_source_reg[5] ),
        .I1(\saved_source_reg[4]_4 ),
        .I2(\stalls_id[1]_i_5_n_0 ),
        .I3(\stalls_id_2[1]_i_5_n_0 ),
        .I4(\stalls_id_5[1]_i_5_n_0 ),
        .I5(\stalls_id_4[1]_i_5_n_0 ),
        .O(\io_axi4_0_arid[0]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_axi4_0_arid[0]_INST_0_i_17 
       (.I0(\io_axi4_0_arid[0]_INST_0_i_25_n_0 ),
        .I1(\saved_source_reg[4]_3 ),
        .O(\io_axi4_0_arid[0]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_axi4_0_arid[0]_INST_0_i_19 
       (.I0(stalls_id_3[1]),
        .I1(stalls_id_3[0]),
        .O(\io_axi4_0_arid[0]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \io_axi4_0_arid[0]_INST_0_i_25 
       (.I0(\io_axi4_0_arid[0]_INST_0_i_29_n_0 ),
        .I1(flight_117_reg_0),
        .I2(flight_118_reg_0),
        .I3(flight_119_reg_0),
        .I4(flight_120_reg_0),
        .I5(\io_axi4_0_arid[0]_INST_0_i_30_n_0 ),
        .O(\io_axi4_0_arid[0]_INST_0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \io_axi4_0_arid[0]_INST_0_i_26 
       (.I0(bypass_reg_rep_0),
        .I1(bypass_reg_rep_1),
        .O(\saved_opcode_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \io_axi4_0_arid[0]_INST_0_i_27 
       (.I0(bypass_reg_rep),
        .I1(stalls_id_3[1]),
        .I2(stalls_id_3[0]),
        .O(\saved_opcode_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \io_axi4_0_arid[0]_INST_0_i_29 
       (.I0(flight_113_reg_0),
        .I1(flight_114_reg_0),
        .I2(flight_115_reg_0),
        .I3(flight_116_reg_0),
        .O(\io_axi4_0_arid[0]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \io_axi4_0_arid[0]_INST_0_i_30 
       (.I0(flight_112_reg_0),
        .I1(flight_127_reg_0),
        .I2(flight_126_reg_0),
        .I3(flight_125_reg_0),
        .I4(\io_axi4_0_arid[0]_INST_0_i_31_n_0 ),
        .O(\io_axi4_0_arid[0]_INST_0_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \io_axi4_0_arid[0]_INST_0_i_31 
       (.I0(flight_121_reg_0),
        .I1(flight_122_reg_0),
        .I2(flight_123_reg_0),
        .I3(flight_124_reg_0),
        .O(\io_axi4_0_arid[0]_INST_0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFF0E0000)) 
    \io_axi4_0_arid[0]_INST_0_i_7 
       (.I0(\io_axi4_0_arid[0]_INST_0_i_11_n_0 ),
        .I1(\io_axi4_0_arid[0]_INST_0_i_12_n_0 ),
        .I2(full_reg),
        .I3(\stalls_id_6_reg[1]_0 ),
        .I4(p_29_in),
        .O(p_31_in));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_1),
        .I2(stalls_id[0]),
        .O(\stalls_id[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_1),
        .I2(stalls_id[1]),
        .O(\stalls_id[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \stalls_id[1]_i_2 
       (.I0(\stalls_id[1]_i_3_n_0 ),
        .I1(stalls_id[1]),
        .I2(stalls_id[0]),
        .I3(\saved_address_reg[31] ),
        .I4(\saved_source_reg[4]_2 ),
        .I5(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_1));
  LUT5 #(
    .INIT(32'hC8880000)) 
    \stalls_id[1]_i_3 
       (.I0(\stalls_id[1]_i_5_n_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .I2(a_id),
        .I3(\stalls_id[1]_i_6_n_0 ),
        .I4(\saved_source_reg[4]_2 ),
        .O(\stalls_id[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stalls_id[1]_i_5 
       (.I0(\stalls_id[1]_i_7_n_0 ),
        .I1(flight_21_reg_0),
        .I2(flight_22_reg_0),
        .I3(flight_23_reg_0),
        .I4(flight_24_reg_0),
        .I5(\stalls_id[1]_i_8_n_0 ),
        .O(\stalls_id[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \stalls_id[1]_i_6 
       (.I0(bypass_reg_rep),
        .I1(stalls_id[1]),
        .I2(stalls_id[0]),
        .O(\stalls_id[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id[1]_i_7 
       (.I0(flight_17_reg_0),
        .I1(flight_18_reg_0),
        .I2(flight_19_reg_0),
        .I3(flight_20_reg_0),
        .O(\stalls_id[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \stalls_id[1]_i_8 
       (.I0(flight_16_reg_0),
        .I1(flight_31_reg_0),
        .I2(flight_30_reg_0),
        .I3(flight_29_reg_0),
        .I4(\stalls_id[1]_i_9_n_0 ),
        .O(\stalls_id[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id[1]_i_9 
       (.I0(flight_25_reg_0),
        .I1(flight_26_reg_0),
        .I2(flight_27_reg_0),
        .I3(flight_28_reg_0),
        .O(\stalls_id[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_1[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_5),
        .I2(stalls_id_1[0]),
        .O(\stalls_id_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_1[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_5),
        .I2(stalls_id_1[1]),
        .O(\stalls_id_1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \stalls_id_1[1]_i_2 
       (.I0(\stalls_id_1[1]_i_3_n_0 ),
        .I1(stalls_id_1[1]),
        .I2(stalls_id_1[0]),
        .I3(\saved_address_reg[31] ),
        .I4(\saved_source_reg[3]_0 ),
        .I5(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_5));
  LUT5 #(
    .INIT(32'hC8880000)) 
    \stalls_id_1[1]_i_3 
       (.I0(\stalls_id_1_reg[1]_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .I2(a_id),
        .I3(\stalls_id_1[1]_i_6_n_0 ),
        .I4(\saved_source_reg[3]_0 ),
        .O(\stalls_id_1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stalls_id_1[1]_i_5 
       (.I0(\stalls_id_1[1]_i_7_n_0 ),
        .I1(flight_37_reg_0),
        .I2(flight_38_reg_0),
        .I3(flight_39_reg_0),
        .I4(flight_40_reg_0),
        .I5(\stalls_id_1[1]_i_8_n_0 ),
        .O(\stalls_id_1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \stalls_id_1[1]_i_6 
       (.I0(bypass_reg_rep),
        .I1(stalls_id_1[1]),
        .I2(stalls_id_1[0]),
        .O(\stalls_id_1[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_1[1]_i_7 
       (.I0(flight_33_reg_0),
        .I1(flight_34_reg_0),
        .I2(flight_35_reg_0),
        .I3(flight_36_reg_0),
        .O(\stalls_id_1[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \stalls_id_1[1]_i_8 
       (.I0(flight_32_reg_0),
        .I1(flight_47_reg_0),
        .I2(flight_46_reg_0),
        .I3(flight_45_reg_0),
        .I4(\stalls_id_1[1]_i_9_n_0 ),
        .O(\stalls_id_1[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_1[1]_i_9 
       (.I0(flight_41_reg_0),
        .I1(flight_42_reg_0),
        .I2(flight_43_reg_0),
        .I3(flight_44_reg_0),
        .O(\stalls_id_1[1]_i_9_n_0 ));
  FDRE \stalls_id_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_1[0]_i_1_n_0 ),
        .Q(stalls_id_1[0]),
        .R(1'b0));
  FDRE \stalls_id_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_1[1]_i_1_n_0 ),
        .Q(stalls_id_1[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_2[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_9),
        .I2(stalls_id_2[0]),
        .O(\stalls_id_2[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_2[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_9),
        .I2(stalls_id_2[1]),
        .O(\stalls_id_2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \stalls_id_2[1]_i_2 
       (.I0(\stalls_id_2[1]_i_3_n_0 ),
        .I1(stalls_id_2[1]),
        .I2(stalls_id_2[0]),
        .I3(\saved_address_reg[31] ),
        .I4(\saved_source_reg[4]_1 ),
        .I5(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_9));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \stalls_id_2[1]_i_3 
       (.I0(\stalls_id_2[1]_i_5_n_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .I2(a_id),
        .I3(\counter[3]_i_16_n_0 ),
        .O(\stalls_id_2[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \stalls_id_2[1]_i_5 
       (.I0(\stalls_id_2[1]_i_6_n_0 ),
        .I1(\saved_source_reg[4]_1 ),
        .O(\stalls_id_2[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stalls_id_2[1]_i_6 
       (.I0(\stalls_id_2[1]_i_7_n_0 ),
        .I1(flight_53_reg_0),
        .I2(flight_54_reg_0),
        .I3(flight_55_reg_0),
        .I4(flight_56_reg_0),
        .I5(\stalls_id_2[1]_i_8_n_0 ),
        .O(\stalls_id_2[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_2[1]_i_7 
       (.I0(flight_49_reg_0),
        .I1(flight_50_reg_0),
        .I2(flight_51_reg_0),
        .I3(flight_52_reg_0),
        .O(\stalls_id_2[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \stalls_id_2[1]_i_8 
       (.I0(flight_48_reg_0),
        .I1(flight_63_reg_0),
        .I2(flight_62_reg_0),
        .I3(flight_61_reg_0),
        .I4(\stalls_id_2[1]_i_9_n_0 ),
        .O(\stalls_id_2[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_2[1]_i_9 
       (.I0(flight_57_reg_0),
        .I1(flight_58_reg_0),
        .I2(flight_59_reg_0),
        .I3(flight_60_reg_0),
        .O(\stalls_id_2[1]_i_9_n_0 ));
  FDRE \stalls_id_2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_2[0]_i_1_n_0 ),
        .Q(stalls_id_2[0]),
        .R(1'b0));
  FDRE \stalls_id_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_2[1]_i_1_n_0 ),
        .Q(stalls_id_2[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_3[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_13),
        .I2(stalls_id_3[0]),
        .O(\stalls_id_3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_3[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_13),
        .I2(stalls_id_3[1]),
        .O(\stalls_id_3[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAAEAAA)) 
    \stalls_id_3[1]_i_2 
       (.I0(\stalls_id_3_reg[0]_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .I2(\stalls_id_3_reg[1]_0 ),
        .I3(\saved_source_reg[4]_0 ),
        .I4(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_13));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stalls_id_3[1]_i_5 
       (.I0(\stalls_id_3[1]_i_7_n_0 ),
        .I1(flight_69_reg_0),
        .I2(flight_70_reg_0),
        .I3(flight_71_reg_0),
        .I4(flight_72_reg_0),
        .I5(\stalls_id_3[1]_i_8_n_0 ),
        .O(\stalls_id_3_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_3[1]_i_7 
       (.I0(flight_65_reg_0),
        .I1(flight_66_reg_0),
        .I2(flight_67_reg_0),
        .I3(flight_68_reg_0),
        .O(\stalls_id_3[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \stalls_id_3[1]_i_8 
       (.I0(flight_64_reg_0),
        .I1(flight_79_reg_0),
        .I2(flight_78_reg_0),
        .I3(flight_77_reg_0),
        .I4(\stalls_id_3[1]_i_9_n_0 ),
        .O(\stalls_id_3[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_3[1]_i_9 
       (.I0(flight_73_reg_0),
        .I1(flight_74_reg_0),
        .I2(flight_75_reg_0),
        .I3(flight_76_reg_0),
        .O(\stalls_id_3[1]_i_9_n_0 ));
  FDRE \stalls_id_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_3[0]_i_1_n_0 ),
        .Q(stalls_id_3[0]),
        .R(1'b0));
  FDRE \stalls_id_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_3[1]_i_1_n_0 ),
        .Q(stalls_id_3[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_4[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_17),
        .I2(stalls_id_4[0]),
        .O(\stalls_id_4[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_4[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_17),
        .I2(stalls_id_4[1]),
        .O(\stalls_id_4[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \stalls_id_4[1]_i_2 
       (.I0(\stalls_id_4[1]_i_3_n_0 ),
        .I1(stalls_id_4[1]),
        .I2(stalls_id_4[0]),
        .I3(\saved_address_reg[31] ),
        .I4(\saved_source_reg[4] ),
        .I5(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_17));
  LUT4 #(
    .INIT(16'hC888)) 
    \stalls_id_4[1]_i_3 
       (.I0(\stalls_id_4[1]_i_5_n_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .I2(a_id),
        .I3(\counter[3]_i_14_n_0 ),
        .O(\stalls_id_4[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \stalls_id_4[1]_i_5 
       (.I0(\stalls_id_4[1]_i_6_n_0 ),
        .I1(\saved_source_reg[4] ),
        .O(\stalls_id_4[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stalls_id_4[1]_i_6 
       (.I0(\stalls_id_4[1]_i_7_n_0 ),
        .I1(flight_85_reg_0),
        .I2(flight_86_reg_0),
        .I3(flight_87_reg_0),
        .I4(flight_88_reg_0),
        .I5(\stalls_id_4[1]_i_8_n_0 ),
        .O(\stalls_id_4[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_4[1]_i_7 
       (.I0(flight_81_reg_0),
        .I1(flight_82_reg_0),
        .I2(flight_83_reg_0),
        .I3(flight_84_reg_0),
        .O(\stalls_id_4[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \stalls_id_4[1]_i_8 
       (.I0(flight_80_reg_0),
        .I1(flight_95_reg_0),
        .I2(flight_94_reg_0),
        .I3(flight_93_reg_0),
        .I4(\stalls_id_4[1]_i_9_n_0 ),
        .O(\stalls_id_4[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_4[1]_i_9 
       (.I0(flight_89_reg_0),
        .I1(flight_90_reg_0),
        .I2(flight_91_reg_0),
        .I3(flight_92_reg_0),
        .O(\stalls_id_4[1]_i_9_n_0 ));
  FDRE \stalls_id_4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_4[0]_i_1_n_0 ),
        .Q(stalls_id_4[0]),
        .R(1'b0));
  FDRE \stalls_id_4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_4[1]_i_1_n_0 ),
        .Q(stalls_id_4[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_5[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_21),
        .I2(stalls_id_5[0]),
        .O(\stalls_id_5[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_5[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_21),
        .I2(stalls_id_5[1]),
        .O(\stalls_id_5[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \stalls_id_5[1]_i_2 
       (.I0(\stalls_id_5[1]_i_3_n_0 ),
        .I1(stalls_id_5[1]),
        .I2(stalls_id_5[0]),
        .I3(\saved_address_reg[31] ),
        .I4(\saved_source_reg[3] ),
        .I5(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_21));
  LUT4 #(
    .INIT(16'hC888)) 
    \stalls_id_5[1]_i_3 
       (.I0(\stalls_id_5[1]_i_5_n_0 ),
        .I1(\cam_s_0_state_reg[0] ),
        .I2(a_id),
        .I3(\counter[3]_i_13_n_0 ),
        .O(\stalls_id_5[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \stalls_id_5[1]_i_5 
       (.I0(\stalls_id_5[1]_i_6_n_0 ),
        .I1(\saved_source_reg[3] ),
        .O(\stalls_id_5[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stalls_id_5[1]_i_6 
       (.I0(\stalls_id_5[1]_i_7_n_0 ),
        .I1(flight_101_reg_0),
        .I2(flight_102_reg_0),
        .I3(flight_103_reg_0),
        .I4(flight_104_reg_0),
        .I5(\stalls_id_5[1]_i_8_n_0 ),
        .O(\stalls_id_5[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_5[1]_i_7 
       (.I0(flight_97_reg_0),
        .I1(flight_98_reg_0),
        .I2(flight_99_reg_0),
        .I3(flight_100_reg_0),
        .O(\stalls_id_5[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \stalls_id_5[1]_i_8 
       (.I0(flight_96_reg_0),
        .I1(flight_111_reg_0),
        .I2(flight_110_reg_0),
        .I3(flight_109_reg_0),
        .I4(\stalls_id_5[1]_i_9_n_0 ),
        .O(\stalls_id_5[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \stalls_id_5[1]_i_9 
       (.I0(flight_105_reg_0),
        .I1(flight_106_reg_0),
        .I2(flight_107_reg_0),
        .I3(flight_108_reg_0),
        .O(\stalls_id_5[1]_i_9_n_0 ));
  FDRE \stalls_id_5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_5[0]_i_1_n_0 ),
        .Q(stalls_id_5[0]),
        .R(1'b0));
  FDRE \stalls_id_5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_5[1]_i_1_n_0 ),
        .Q(stalls_id_5[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_6[0]_i_1 
       (.I0(a_id),
        .I1(_stalls_id_T_25),
        .I2(stalls_id_6[0]),
        .O(\stalls_id_6[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stalls_id_6[1]_i_1 
       (.I0(bypass_reg_rep),
        .I1(_stalls_id_T_25),
        .I2(stalls_id_6[1]),
        .O(\stalls_id_6[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \stalls_id_6[1]_i_3 
       (.I0(\stalls_id_6[1]_i_6_n_0 ),
        .I1(stalls_id_6[1]),
        .I2(stalls_id_6[0]),
        .I3(\saved_address_reg[31] ),
        .I4(\saved_source_reg[4]_3 ),
        .I5(\stalls_id_6[1]_i_8_n_0 ),
        .O(_stalls_id_T_25));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAEAAA)) 
    \stalls_id_6[1]_i_6 
       (.I0(\a_first_counter[2]_i_9_n_0 ),
        .I1(\cam_s_0_state_reg[0]_0 ),
        .I2(stalls_id_6[0]),
        .I3(\saved_source_reg[4]_3 ),
        .I4(bypass_reg_rep),
        .I5(stalls_id_6[1]),
        .O(\stalls_id_6[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \stalls_id_6[1]_i_8 
       (.I0(\a_first_counter_reg_n_0_[2] ),
        .I1(\a_first_counter_reg_n_0_[0] ),
        .I2(\a_first_counter_reg_n_0_[1] ),
        .I3(\cam_s_0_state_reg[0] ),
        .O(\stalls_id_6[1]_i_8_n_0 ));
  FDRE \stalls_id_6_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_6[0]_i_1_n_0 ),
        .Q(stalls_id_6[0]),
        .R(1'b0));
  FDRE \stalls_id_6_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id_6[1]_i_1_n_0 ),
        .Q(stalls_id_6[1]),
        .R(1'b0));
  FDRE \stalls_id_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id[0]_i_1_n_0 ),
        .Q(stalls_id[0]),
        .R(1'b0));
  FDRE \stalls_id_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stalls_id[1]_i_1_n_0 ),
        .Q(stalls_id[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLHintHandler
   (saved_size,
    \saved_size_reg[1] ,
    saved_source,
    _GEN_00,
    \a_repeater_io_repeat_counter_reg[1]_0 ,
    full_reg,
    \beatsLeft_reg[1] ,
    \stalls_id_5_reg[0] ,
    fixer_1_auto_in_a_bits_address,
    \a_first_counter_reg[1] ,
    flight_64_reg,
    \a_first_counter_reg[2] ,
    flight_48_reg,
    flight_112_reg,
    \saved_opcode_reg[2] ,
    flight_16_reg,
    flight_80_reg,
    flight_32_reg,
    flight_96_reg,
    \a_first_counter_reg[2]_0 ,
    flight_113_reg,
    flight_114_reg,
    flight_115_reg,
    flight_116_reg,
    flight_117_reg,
    flight_118_reg,
    flight_119_reg,
    flight_120_reg,
    flight_121_reg,
    flight_122_reg,
    flight_123_reg,
    flight_124_reg,
    flight_125_reg,
    flight_126_reg,
    flight_127_reg,
    flight_112_reg_0,
    flight_17_reg,
    flight_18_reg,
    flight_19_reg,
    flight_20_reg,
    flight_21_reg,
    flight_22_reg,
    flight_23_reg,
    flight_24_reg,
    flight_25_reg,
    flight_26_reg,
    flight_27_reg,
    flight_28_reg,
    flight_29_reg,
    flight_30_reg,
    flight_31_reg,
    flight_16_reg_0,
    flight_33_reg,
    flight_34_reg,
    flight_35_reg,
    flight_36_reg,
    flight_37_reg,
    flight_38_reg,
    flight_39_reg,
    flight_40_reg,
    flight_41_reg,
    flight_42_reg,
    flight_43_reg,
    flight_44_reg,
    flight_45_reg,
    flight_46_reg,
    flight_47_reg,
    flight_32_reg_0,
    flight_49_reg,
    flight_50_reg,
    flight_51_reg,
    flight_52_reg,
    flight_53_reg,
    flight_54_reg,
    flight_55_reg,
    flight_56_reg,
    flight_57_reg,
    flight_58_reg,
    flight_59_reg,
    flight_60_reg,
    flight_61_reg,
    flight_62_reg,
    flight_63_reg,
    flight_48_reg_0,
    flight_65_reg,
    flight_66_reg,
    flight_67_reg,
    flight_68_reg,
    flight_69_reg,
    flight_70_reg,
    flight_71_reg,
    flight_72_reg,
    flight_73_reg,
    flight_74_reg,
    flight_75_reg,
    flight_76_reg,
    flight_77_reg,
    flight_78_reg,
    flight_79_reg,
    flight_64_reg_0,
    flight_81_reg,
    flight_82_reg,
    flight_83_reg,
    flight_84_reg,
    flight_85_reg,
    flight_86_reg,
    flight_87_reg,
    flight_88_reg,
    flight_89_reg,
    flight_90_reg,
    flight_91_reg,
    flight_92_reg,
    flight_93_reg,
    flight_94_reg,
    flight_95_reg,
    flight_80_reg_0,
    flight_97_reg,
    flight_98_reg,
    flight_99_reg,
    flight_100_reg,
    flight_101_reg,
    flight_102_reg,
    flight_103_reg,
    flight_104_reg,
    flight_105_reg,
    flight_106_reg,
    flight_107_reg,
    flight_108_reg,
    flight_109_reg,
    flight_110_reg,
    flight_111_reg,
    flight_96_reg_0,
    \cam_a_0_bits_source_reg[3] ,
    \cam_a_0_bits_address_reg[31] ,
    \a_repeater_io_repeat_counter_reg[0]_0 ,
    S,
    \cdc_reg_reg[11] ,
    clk,
    \cdc_reg_reg[10] ,
    \cdc_reg_reg[9] ,
    bypass_reg_rep,
    mbypass_auto_in_1_a_bits_source,
    resetn_0,
    \a_repeater_io_repeat_counter_reg[0]_1 ,
    \cdc_reg_reg[9]_0 ,
    \saved_size_reg[2] ,
    \cdc_reg_reg[10]_0 ,
    \cdc_reg_reg[14] ,
    full_reg_0,
    full_reg_1,
    full_reg_2,
    full_reg_3,
    fixer_1_auto_in_a_bits_source,
    \cdc_reg_reg[15] ,
    \stalls_id_6_reg[1] ,
    flight_113_reg_0,
    flight_114_reg_0,
    flight_115_reg_0,
    flight_116_reg_0,
    flight_117_reg_0,
    flight_118_reg_0,
    flight_119_reg_0,
    flight_120_reg_0,
    flight_121_reg_0,
    flight_122_reg_0,
    flight_123_reg_0,
    flight_124_reg_0,
    flight_125_reg_0,
    flight_126_reg_0,
    flight_127_reg_0,
    flight_112_reg_1,
    flight_17_reg_0,
    flight_18_reg_0,
    flight_19_reg_0,
    flight_20_reg_0,
    flight_21_reg_0,
    flight_22_reg_0,
    flight_23_reg_0,
    flight_24_reg_0,
    flight_25_reg_0,
    flight_26_reg_0,
    flight_27_reg_0,
    flight_28_reg_0,
    flight_29_reg_0,
    flight_30_reg_0,
    flight_31_reg_0,
    flight_16_reg_1,
    flight_33_reg_0,
    flight_34_reg_0,
    flight_35_reg_0,
    flight_36_reg_0,
    flight_37_reg_0,
    flight_38_reg_0,
    flight_39_reg_0,
    flight_40_reg_0,
    flight_41_reg_0,
    flight_42_reg_0,
    flight_43_reg_0,
    flight_44_reg_0,
    flight_45_reg_0,
    flight_46_reg_0,
    flight_47_reg_0,
    flight_32_reg_1,
    flight_49_reg_0,
    flight_50_reg_0,
    flight_51_reg_0,
    flight_52_reg_0,
    flight_53_reg_0,
    flight_54_reg_0,
    flight_55_reg_0,
    flight_56_reg_0,
    flight_57_reg_0,
    flight_58_reg_0,
    flight_59_reg_0,
    flight_60_reg_0,
    flight_61_reg_0,
    flight_62_reg_0,
    flight_63_reg_0,
    flight_48_reg_1,
    flight_65_reg_0,
    flight_66_reg_0,
    flight_67_reg_0,
    flight_68_reg_0,
    flight_69_reg_0,
    flight_70_reg_0,
    flight_71_reg_0,
    flight_72_reg_0,
    flight_73_reg_0,
    flight_74_reg_0,
    flight_75_reg_0,
    flight_76_reg_0,
    flight_77_reg_0,
    flight_78_reg_0,
    flight_79_reg_0,
    flight_64_reg_1,
    flight_81_reg_0,
    flight_82_reg_0,
    flight_83_reg_0,
    flight_84_reg_0,
    flight_85_reg_0,
    flight_86_reg_0,
    flight_87_reg_0,
    flight_88_reg_0,
    flight_89_reg_0,
    flight_90_reg_0,
    flight_91_reg_0,
    flight_92_reg_0,
    flight_93_reg_0,
    flight_94_reg_0,
    flight_95_reg_0,
    flight_80_reg_1,
    flight_97_reg_0,
    flight_98_reg_0,
    flight_99_reg_0,
    flight_100_reg_0,
    flight_101_reg_0,
    flight_102_reg_0,
    flight_103_reg_0,
    flight_104_reg_0,
    flight_105_reg_0,
    flight_106_reg_0,
    flight_107_reg_0,
    flight_108_reg_0,
    flight_109_reg_0,
    flight_110_reg_0,
    flight_111_reg_0,
    flight_96_reg_1,
    \saved_size_reg[2]_0 ,
    _a_repeater_io_repeat_T,
    \saved_size_reg[1]_0 ,
    \cdc_reg_reg[5] ,
    fixer_1_auto_in_a_ready,
    bypass_reg_rep_0,
    bypass_reg_rep_1,
    \cdc_reg_reg[29] ,
    resetn,
    mbypass_auto_in_1_a_bits_address);
  output [1:0]saved_size;
  output \saved_size_reg[1] ;
  output [5:0]saved_source;
  output _GEN_00;
  output [0:0]\a_repeater_io_repeat_counter_reg[1]_0 ;
  output full_reg;
  output \beatsLeft_reg[1] ;
  output [0:0]\stalls_id_5_reg[0] ;
  output [1:0]fixer_1_auto_in_a_bits_address;
  output \a_first_counter_reg[1] ;
  output flight_64_reg;
  output \a_first_counter_reg[2] ;
  output flight_48_reg;
  output flight_112_reg;
  output \saved_opcode_reg[2] ;
  output flight_16_reg;
  output flight_80_reg;
  output flight_32_reg;
  output flight_96_reg;
  output \a_first_counter_reg[2]_0 ;
  output flight_113_reg;
  output flight_114_reg;
  output flight_115_reg;
  output flight_116_reg;
  output flight_117_reg;
  output flight_118_reg;
  output flight_119_reg;
  output flight_120_reg;
  output flight_121_reg;
  output flight_122_reg;
  output flight_123_reg;
  output flight_124_reg;
  output flight_125_reg;
  output flight_126_reg;
  output flight_127_reg;
  output flight_112_reg_0;
  output flight_17_reg;
  output flight_18_reg;
  output flight_19_reg;
  output flight_20_reg;
  output flight_21_reg;
  output flight_22_reg;
  output flight_23_reg;
  output flight_24_reg;
  output flight_25_reg;
  output flight_26_reg;
  output flight_27_reg;
  output flight_28_reg;
  output flight_29_reg;
  output flight_30_reg;
  output flight_31_reg;
  output flight_16_reg_0;
  output flight_33_reg;
  output flight_34_reg;
  output flight_35_reg;
  output flight_36_reg;
  output flight_37_reg;
  output flight_38_reg;
  output flight_39_reg;
  output flight_40_reg;
  output flight_41_reg;
  output flight_42_reg;
  output flight_43_reg;
  output flight_44_reg;
  output flight_45_reg;
  output flight_46_reg;
  output flight_47_reg;
  output flight_32_reg_0;
  output flight_49_reg;
  output flight_50_reg;
  output flight_51_reg;
  output flight_52_reg;
  output flight_53_reg;
  output flight_54_reg;
  output flight_55_reg;
  output flight_56_reg;
  output flight_57_reg;
  output flight_58_reg;
  output flight_59_reg;
  output flight_60_reg;
  output flight_61_reg;
  output flight_62_reg;
  output flight_63_reg;
  output flight_48_reg_0;
  output flight_65_reg;
  output flight_66_reg;
  output flight_67_reg;
  output flight_68_reg;
  output flight_69_reg;
  output flight_70_reg;
  output flight_71_reg;
  output flight_72_reg;
  output flight_73_reg;
  output flight_74_reg;
  output flight_75_reg;
  output flight_76_reg;
  output flight_77_reg;
  output flight_78_reg;
  output flight_79_reg;
  output flight_64_reg_0;
  output flight_81_reg;
  output flight_82_reg;
  output flight_83_reg;
  output flight_84_reg;
  output flight_85_reg;
  output flight_86_reg;
  output flight_87_reg;
  output flight_88_reg;
  output flight_89_reg;
  output flight_90_reg;
  output flight_91_reg;
  output flight_92_reg;
  output flight_93_reg;
  output flight_94_reg;
  output flight_95_reg;
  output flight_80_reg_0;
  output flight_97_reg;
  output flight_98_reg;
  output flight_99_reg;
  output flight_100_reg;
  output flight_101_reg;
  output flight_102_reg;
  output flight_103_reg;
  output flight_104_reg;
  output flight_105_reg;
  output flight_106_reg;
  output flight_107_reg;
  output flight_108_reg;
  output flight_109_reg;
  output flight_110_reg;
  output flight_111_reg;
  output flight_96_reg_0;
  output [2:0]\cam_a_0_bits_source_reg[3] ;
  output [30:0]\cam_a_0_bits_address_reg[31] ;
  output \a_repeater_io_repeat_counter_reg[0]_0 ;
  output [0:0]S;
  input \cdc_reg_reg[11] ;
  input clk;
  input \cdc_reg_reg[10] ;
  input \cdc_reg_reg[9] ;
  input bypass_reg_rep;
  input [5:0]mbypass_auto_in_1_a_bits_source;
  input resetn_0;
  input \a_repeater_io_repeat_counter_reg[0]_1 ;
  input [0:0]\cdc_reg_reg[9]_0 ;
  input [0:0]\saved_size_reg[2] ;
  input \cdc_reg_reg[10]_0 ;
  input [3:0]\cdc_reg_reg[14] ;
  input full_reg_0;
  input full_reg_1;
  input full_reg_2;
  input full_reg_3;
  input [1:0]fixer_1_auto_in_a_bits_source;
  input \cdc_reg_reg[15] ;
  input \stalls_id_6_reg[1] ;
  input flight_113_reg_0;
  input flight_114_reg_0;
  input flight_115_reg_0;
  input flight_116_reg_0;
  input flight_117_reg_0;
  input flight_118_reg_0;
  input flight_119_reg_0;
  input flight_120_reg_0;
  input flight_121_reg_0;
  input flight_122_reg_0;
  input flight_123_reg_0;
  input flight_124_reg_0;
  input flight_125_reg_0;
  input flight_126_reg_0;
  input flight_127_reg_0;
  input flight_112_reg_1;
  input flight_17_reg_0;
  input flight_18_reg_0;
  input flight_19_reg_0;
  input flight_20_reg_0;
  input flight_21_reg_0;
  input flight_22_reg_0;
  input flight_23_reg_0;
  input flight_24_reg_0;
  input flight_25_reg_0;
  input flight_26_reg_0;
  input flight_27_reg_0;
  input flight_28_reg_0;
  input flight_29_reg_0;
  input flight_30_reg_0;
  input flight_31_reg_0;
  input flight_16_reg_1;
  input flight_33_reg_0;
  input flight_34_reg_0;
  input flight_35_reg_0;
  input flight_36_reg_0;
  input flight_37_reg_0;
  input flight_38_reg_0;
  input flight_39_reg_0;
  input flight_40_reg_0;
  input flight_41_reg_0;
  input flight_42_reg_0;
  input flight_43_reg_0;
  input flight_44_reg_0;
  input flight_45_reg_0;
  input flight_46_reg_0;
  input flight_47_reg_0;
  input flight_32_reg_1;
  input flight_49_reg_0;
  input flight_50_reg_0;
  input flight_51_reg_0;
  input flight_52_reg_0;
  input flight_53_reg_0;
  input flight_54_reg_0;
  input flight_55_reg_0;
  input flight_56_reg_0;
  input flight_57_reg_0;
  input flight_58_reg_0;
  input flight_59_reg_0;
  input flight_60_reg_0;
  input flight_61_reg_0;
  input flight_62_reg_0;
  input flight_63_reg_0;
  input flight_48_reg_1;
  input flight_65_reg_0;
  input flight_66_reg_0;
  input flight_67_reg_0;
  input flight_68_reg_0;
  input flight_69_reg_0;
  input flight_70_reg_0;
  input flight_71_reg_0;
  input flight_72_reg_0;
  input flight_73_reg_0;
  input flight_74_reg_0;
  input flight_75_reg_0;
  input flight_76_reg_0;
  input flight_77_reg_0;
  input flight_78_reg_0;
  input flight_79_reg_0;
  input flight_64_reg_1;
  input flight_81_reg_0;
  input flight_82_reg_0;
  input flight_83_reg_0;
  input flight_84_reg_0;
  input flight_85_reg_0;
  input flight_86_reg_0;
  input flight_87_reg_0;
  input flight_88_reg_0;
  input flight_89_reg_0;
  input flight_90_reg_0;
  input flight_91_reg_0;
  input flight_92_reg_0;
  input flight_93_reg_0;
  input flight_94_reg_0;
  input flight_95_reg_0;
  input flight_80_reg_1;
  input flight_97_reg_0;
  input flight_98_reg_0;
  input flight_99_reg_0;
  input flight_100_reg_0;
  input flight_101_reg_0;
  input flight_102_reg_0;
  input flight_103_reg_0;
  input flight_104_reg_0;
  input flight_105_reg_0;
  input flight_106_reg_0;
  input flight_107_reg_0;
  input flight_108_reg_0;
  input flight_109_reg_0;
  input flight_110_reg_0;
  input flight_111_reg_0;
  input flight_96_reg_1;
  input \saved_size_reg[2]_0 ;
  input _a_repeater_io_repeat_T;
  input \saved_size_reg[1]_0 ;
  input [0:0]\cdc_reg_reg[5] ;
  input fixer_1_auto_in_a_ready;
  input bypass_reg_rep_0;
  input bypass_reg_rep_1;
  input [1:0]\cdc_reg_reg[29] ;
  input resetn;
  input [31:0]mbypass_auto_in_1_a_bits_address;

  wire [0:0]S;
  wire _GEN_00;
  wire _a_repeater_io_repeat_T;
  wire \a_first_counter_reg[1] ;
  wire \a_first_counter_reg[2] ;
  wire \a_first_counter_reg[2]_0 ;
  wire [2:1]a_repeater_io_repeat_counter;
  wire \a_repeater_io_repeat_counter[1]_i_1_n_0 ;
  wire \a_repeater_io_repeat_counter[2]_i_2_n_0 ;
  wire \a_repeater_io_repeat_counter_reg[0]_0 ;
  wire \a_repeater_io_repeat_counter_reg[0]_1 ;
  wire [0:0]\a_repeater_io_repeat_counter_reg[1]_0 ;
  wire a_repeater_n_138;
  wire \beatsLeft_reg[1] ;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire bypass_reg_rep_1;
  wire [30:0]\cam_a_0_bits_address_reg[31] ;
  wire [2:0]\cam_a_0_bits_source_reg[3] ;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[10]_0 ;
  wire \cdc_reg_reg[11] ;
  wire [3:0]\cdc_reg_reg[14] ;
  wire \cdc_reg_reg[15] ;
  wire [1:0]\cdc_reg_reg[29] ;
  wire [0:0]\cdc_reg_reg[5] ;
  wire \cdc_reg_reg[9] ;
  wire [0:0]\cdc_reg_reg[9]_0 ;
  wire clk;
  wire [1:0]fixer_1_auto_in_a_bits_address;
  wire [1:0]fixer_1_auto_in_a_bits_source;
  wire fixer_1_auto_in_a_ready;
  wire flight_100_reg;
  wire flight_100_reg_0;
  wire flight_101_reg;
  wire flight_101_reg_0;
  wire flight_102_reg;
  wire flight_102_reg_0;
  wire flight_103_reg;
  wire flight_103_reg_0;
  wire flight_104_reg;
  wire flight_104_reg_0;
  wire flight_105_reg;
  wire flight_105_reg_0;
  wire flight_106_reg;
  wire flight_106_reg_0;
  wire flight_107_reg;
  wire flight_107_reg_0;
  wire flight_108_reg;
  wire flight_108_reg_0;
  wire flight_109_reg;
  wire flight_109_reg_0;
  wire flight_110_reg;
  wire flight_110_reg_0;
  wire flight_111_reg;
  wire flight_111_reg_0;
  wire flight_112_reg;
  wire flight_112_reg_0;
  wire flight_112_reg_1;
  wire flight_113_reg;
  wire flight_113_reg_0;
  wire flight_114_reg;
  wire flight_114_reg_0;
  wire flight_115_reg;
  wire flight_115_reg_0;
  wire flight_116_reg;
  wire flight_116_reg_0;
  wire flight_117_reg;
  wire flight_117_reg_0;
  wire flight_118_reg;
  wire flight_118_reg_0;
  wire flight_119_reg;
  wire flight_119_reg_0;
  wire flight_120_reg;
  wire flight_120_reg_0;
  wire flight_121_reg;
  wire flight_121_reg_0;
  wire flight_122_reg;
  wire flight_122_reg_0;
  wire flight_123_reg;
  wire flight_123_reg_0;
  wire flight_124_reg;
  wire flight_124_reg_0;
  wire flight_125_reg;
  wire flight_125_reg_0;
  wire flight_126_reg;
  wire flight_126_reg_0;
  wire flight_127_reg;
  wire flight_127_reg_0;
  wire flight_16_reg;
  wire flight_16_reg_0;
  wire flight_16_reg_1;
  wire flight_17_reg;
  wire flight_17_reg_0;
  wire flight_18_reg;
  wire flight_18_reg_0;
  wire flight_19_reg;
  wire flight_19_reg_0;
  wire flight_20_reg;
  wire flight_20_reg_0;
  wire flight_21_reg;
  wire flight_21_reg_0;
  wire flight_22_reg;
  wire flight_22_reg_0;
  wire flight_23_reg;
  wire flight_23_reg_0;
  wire flight_24_reg;
  wire flight_24_reg_0;
  wire flight_25_reg;
  wire flight_25_reg_0;
  wire flight_26_reg;
  wire flight_26_reg_0;
  wire flight_27_reg;
  wire flight_27_reg_0;
  wire flight_28_reg;
  wire flight_28_reg_0;
  wire flight_29_reg;
  wire flight_29_reg_0;
  wire flight_30_reg;
  wire flight_30_reg_0;
  wire flight_31_reg;
  wire flight_31_reg_0;
  wire flight_32_reg;
  wire flight_32_reg_0;
  wire flight_32_reg_1;
  wire flight_33_reg;
  wire flight_33_reg_0;
  wire flight_34_reg;
  wire flight_34_reg_0;
  wire flight_35_reg;
  wire flight_35_reg_0;
  wire flight_36_reg;
  wire flight_36_reg_0;
  wire flight_37_reg;
  wire flight_37_reg_0;
  wire flight_38_reg;
  wire flight_38_reg_0;
  wire flight_39_reg;
  wire flight_39_reg_0;
  wire flight_40_reg;
  wire flight_40_reg_0;
  wire flight_41_reg;
  wire flight_41_reg_0;
  wire flight_42_reg;
  wire flight_42_reg_0;
  wire flight_43_reg;
  wire flight_43_reg_0;
  wire flight_44_reg;
  wire flight_44_reg_0;
  wire flight_45_reg;
  wire flight_45_reg_0;
  wire flight_46_reg;
  wire flight_46_reg_0;
  wire flight_47_reg;
  wire flight_47_reg_0;
  wire flight_48_reg;
  wire flight_48_reg_0;
  wire flight_48_reg_1;
  wire flight_49_reg;
  wire flight_49_reg_0;
  wire flight_50_reg;
  wire flight_50_reg_0;
  wire flight_51_reg;
  wire flight_51_reg_0;
  wire flight_52_reg;
  wire flight_52_reg_0;
  wire flight_53_reg;
  wire flight_53_reg_0;
  wire flight_54_reg;
  wire flight_54_reg_0;
  wire flight_55_reg;
  wire flight_55_reg_0;
  wire flight_56_reg;
  wire flight_56_reg_0;
  wire flight_57_reg;
  wire flight_57_reg_0;
  wire flight_58_reg;
  wire flight_58_reg_0;
  wire flight_59_reg;
  wire flight_59_reg_0;
  wire flight_60_reg;
  wire flight_60_reg_0;
  wire flight_61_reg;
  wire flight_61_reg_0;
  wire flight_62_reg;
  wire flight_62_reg_0;
  wire flight_63_reg;
  wire flight_63_reg_0;
  wire flight_64_reg;
  wire flight_64_reg_0;
  wire flight_64_reg_1;
  wire flight_65_reg;
  wire flight_65_reg_0;
  wire flight_66_reg;
  wire flight_66_reg_0;
  wire flight_67_reg;
  wire flight_67_reg_0;
  wire flight_68_reg;
  wire flight_68_reg_0;
  wire flight_69_reg;
  wire flight_69_reg_0;
  wire flight_70_reg;
  wire flight_70_reg_0;
  wire flight_71_reg;
  wire flight_71_reg_0;
  wire flight_72_reg;
  wire flight_72_reg_0;
  wire flight_73_reg;
  wire flight_73_reg_0;
  wire flight_74_reg;
  wire flight_74_reg_0;
  wire flight_75_reg;
  wire flight_75_reg_0;
  wire flight_76_reg;
  wire flight_76_reg_0;
  wire flight_77_reg;
  wire flight_77_reg_0;
  wire flight_78_reg;
  wire flight_78_reg_0;
  wire flight_79_reg;
  wire flight_79_reg_0;
  wire flight_80_reg;
  wire flight_80_reg_0;
  wire flight_80_reg_1;
  wire flight_81_reg;
  wire flight_81_reg_0;
  wire flight_82_reg;
  wire flight_82_reg_0;
  wire flight_83_reg;
  wire flight_83_reg_0;
  wire flight_84_reg;
  wire flight_84_reg_0;
  wire flight_85_reg;
  wire flight_85_reg_0;
  wire flight_86_reg;
  wire flight_86_reg_0;
  wire flight_87_reg;
  wire flight_87_reg_0;
  wire flight_88_reg;
  wire flight_88_reg_0;
  wire flight_89_reg;
  wire flight_89_reg_0;
  wire flight_90_reg;
  wire flight_90_reg_0;
  wire flight_91_reg;
  wire flight_91_reg_0;
  wire flight_92_reg;
  wire flight_92_reg_0;
  wire flight_93_reg;
  wire flight_93_reg_0;
  wire flight_94_reg;
  wire flight_94_reg_0;
  wire flight_95_reg;
  wire flight_95_reg_0;
  wire flight_96_reg;
  wire flight_96_reg_0;
  wire flight_96_reg_1;
  wire flight_97_reg;
  wire flight_97_reg_0;
  wire flight_98_reg;
  wire flight_98_reg_0;
  wire flight_99_reg;
  wire flight_99_reg_0;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire [31:0]mbypass_auto_in_1_a_bits_address;
  wire [5:0]mbypass_auto_in_1_a_bits_source;
  wire resetn;
  wire resetn_0;
  wire \saved_opcode_reg[2] ;
  wire [1:0]saved_size;
  wire \saved_size_reg[1] ;
  wire \saved_size_reg[1]_0 ;
  wire [0:0]\saved_size_reg[2] ;
  wire \saved_size_reg[2]_0 ;
  wire [5:0]saved_source;
  wire [0:0]\stalls_id_5_reg[0] ;
  wire \stalls_id_6_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_1 a_repeater
       (.S(S),
        ._a_repeater_io_repeat_T(_a_repeater_io_repeat_T),
        .\a_first_counter_reg[1] (\a_first_counter_reg[1] ),
        .\a_first_counter_reg[2] (\a_first_counter_reg[2] ),
        .\a_first_counter_reg[2]_0 (\a_first_counter_reg[2]_0 ),
        .a_repeater_io_repeat_counter(a_repeater_io_repeat_counter),
        .\a_repeater_io_repeat_counter_reg[0] (\a_repeater_io_repeat_counter_reg[1]_0 ),
        .\a_repeater_io_repeat_counter_reg[1] (\a_repeater_io_repeat_counter[2]_i_2_n_0 ),
        .\a_repeater_io_repeat_counter_reg[2] (a_repeater_n_138),
        .\beatsLeft_reg[1] (\beatsLeft_reg[1] ),
        .bypass_reg_rep(bypass_reg_rep),
        .bypass_reg_rep_0(bypass_reg_rep_0),
        .bypass_reg_rep_1(bypass_reg_rep_1),
        .\cam_a_0_bits_address_reg[31] (\cam_a_0_bits_address_reg[31] ),
        .\cam_a_0_bits_source_reg[3] (\cam_a_0_bits_source_reg[3] ),
        .\cdc_reg_reg[10] (\cdc_reg_reg[10] ),
        .\cdc_reg_reg[10]_0 (\cdc_reg_reg[10]_0 ),
        .\cdc_reg_reg[11] (\cdc_reg_reg[11] ),
        .\cdc_reg_reg[14] (\cdc_reg_reg[14] ),
        .\cdc_reg_reg[15] (\cdc_reg_reg[15] ),
        .\cdc_reg_reg[29] (\cdc_reg_reg[29] ),
        .\cdc_reg_reg[5] (\cdc_reg_reg[5] ),
        .\cdc_reg_reg[9] (\cdc_reg_reg[9] ),
        .\cdc_reg_reg[9]_0 (\cdc_reg_reg[9]_0 ),
        .clk(clk),
        .fixer_1_auto_in_a_bits_address(fixer_1_auto_in_a_bits_address),
        .fixer_1_auto_in_a_bits_source(fixer_1_auto_in_a_bits_source),
        .fixer_1_auto_in_a_ready(fixer_1_auto_in_a_ready),
        .flight_100_reg(flight_100_reg),
        .flight_100_reg_0(flight_100_reg_0),
        .flight_101_reg(flight_101_reg),
        .flight_101_reg_0(flight_101_reg_0),
        .flight_102_reg(flight_102_reg),
        .flight_102_reg_0(flight_102_reg_0),
        .flight_103_reg(flight_103_reg),
        .flight_103_reg_0(flight_103_reg_0),
        .flight_104_reg(flight_104_reg),
        .flight_104_reg_0(flight_104_reg_0),
        .flight_105_reg(flight_105_reg),
        .flight_105_reg_0(flight_105_reg_0),
        .flight_106_reg(flight_106_reg),
        .flight_106_reg_0(flight_106_reg_0),
        .flight_107_reg(flight_107_reg),
        .flight_107_reg_0(flight_107_reg_0),
        .flight_108_reg(flight_108_reg),
        .flight_108_reg_0(flight_108_reg_0),
        .flight_109_reg(flight_109_reg),
        .flight_109_reg_0(flight_109_reg_0),
        .flight_110_reg(flight_110_reg),
        .flight_110_reg_0(flight_110_reg_0),
        .flight_111_reg(flight_111_reg),
        .flight_111_reg_0(flight_111_reg_0),
        .flight_112_reg(flight_112_reg),
        .flight_112_reg_0(flight_112_reg_0),
        .flight_112_reg_1(flight_112_reg_1),
        .flight_113_reg(flight_113_reg),
        .flight_113_reg_0(flight_113_reg_0),
        .flight_114_reg(flight_114_reg),
        .flight_114_reg_0(flight_114_reg_0),
        .flight_115_reg(flight_115_reg),
        .flight_115_reg_0(flight_115_reg_0),
        .flight_116_reg(flight_116_reg),
        .flight_116_reg_0(flight_116_reg_0),
        .flight_117_reg(flight_117_reg),
        .flight_117_reg_0(flight_117_reg_0),
        .flight_118_reg(flight_118_reg),
        .flight_118_reg_0(flight_118_reg_0),
        .flight_119_reg(flight_119_reg),
        .flight_119_reg_0(flight_119_reg_0),
        .flight_120_reg(flight_120_reg),
        .flight_120_reg_0(flight_120_reg_0),
        .flight_121_reg(flight_121_reg),
        .flight_121_reg_0(flight_121_reg_0),
        .flight_122_reg(flight_122_reg),
        .flight_122_reg_0(flight_122_reg_0),
        .flight_123_reg(flight_123_reg),
        .flight_123_reg_0(flight_123_reg_0),
        .flight_124_reg(flight_124_reg),
        .flight_124_reg_0(flight_124_reg_0),
        .flight_125_reg(flight_125_reg),
        .flight_125_reg_0(flight_125_reg_0),
        .flight_126_reg(flight_126_reg),
        .flight_126_reg_0(flight_126_reg_0),
        .flight_127_reg(flight_127_reg),
        .flight_127_reg_0(flight_127_reg_0),
        .flight_16_reg(flight_16_reg),
        .flight_16_reg_0(flight_16_reg_0),
        .flight_16_reg_1(flight_16_reg_1),
        .flight_17_reg(flight_17_reg),
        .flight_17_reg_0(flight_17_reg_0),
        .flight_18_reg(flight_18_reg),
        .flight_18_reg_0(flight_18_reg_0),
        .flight_19_reg(flight_19_reg),
        .flight_19_reg_0(flight_19_reg_0),
        .flight_20_reg(flight_20_reg),
        .flight_20_reg_0(flight_20_reg_0),
        .flight_21_reg(flight_21_reg),
        .flight_21_reg_0(flight_21_reg_0),
        .flight_22_reg(flight_22_reg),
        .flight_22_reg_0(flight_22_reg_0),
        .flight_23_reg(flight_23_reg),
        .flight_23_reg_0(flight_23_reg_0),
        .flight_24_reg(flight_24_reg),
        .flight_24_reg_0(flight_24_reg_0),
        .flight_25_reg(flight_25_reg),
        .flight_25_reg_0(flight_25_reg_0),
        .flight_26_reg(flight_26_reg),
        .flight_26_reg_0(flight_26_reg_0),
        .flight_27_reg(flight_27_reg),
        .flight_27_reg_0(flight_27_reg_0),
        .flight_28_reg(flight_28_reg),
        .flight_28_reg_0(flight_28_reg_0),
        .flight_29_reg(flight_29_reg),
        .flight_29_reg_0(flight_29_reg_0),
        .flight_30_reg(flight_30_reg),
        .flight_30_reg_0(flight_30_reg_0),
        .flight_31_reg(flight_31_reg),
        .flight_31_reg_0(flight_31_reg_0),
        .flight_32_reg(flight_32_reg),
        .flight_32_reg_0(flight_32_reg_0),
        .flight_32_reg_1(flight_32_reg_1),
        .flight_33_reg(flight_33_reg),
        .flight_33_reg_0(flight_33_reg_0),
        .flight_34_reg(flight_34_reg),
        .flight_34_reg_0(flight_34_reg_0),
        .flight_35_reg(flight_35_reg),
        .flight_35_reg_0(flight_35_reg_0),
        .flight_36_reg(flight_36_reg),
        .flight_36_reg_0(flight_36_reg_0),
        .flight_37_reg(flight_37_reg),
        .flight_37_reg_0(flight_37_reg_0),
        .flight_38_reg(flight_38_reg),
        .flight_38_reg_0(flight_38_reg_0),
        .flight_39_reg(flight_39_reg),
        .flight_39_reg_0(flight_39_reg_0),
        .flight_40_reg(flight_40_reg),
        .flight_40_reg_0(flight_40_reg_0),
        .flight_41_reg(flight_41_reg),
        .flight_41_reg_0(flight_41_reg_0),
        .flight_42_reg(flight_42_reg),
        .flight_42_reg_0(flight_42_reg_0),
        .flight_43_reg(flight_43_reg),
        .flight_43_reg_0(flight_43_reg_0),
        .flight_44_reg(flight_44_reg),
        .flight_44_reg_0(flight_44_reg_0),
        .flight_45_reg(flight_45_reg),
        .flight_45_reg_0(flight_45_reg_0),
        .flight_46_reg(flight_46_reg),
        .flight_46_reg_0(flight_46_reg_0),
        .flight_47_reg(flight_47_reg),
        .flight_47_reg_0(flight_47_reg_0),
        .flight_48_reg(flight_48_reg),
        .flight_48_reg_0(flight_48_reg_0),
        .flight_48_reg_1(flight_48_reg_1),
        .flight_49_reg(flight_49_reg),
        .flight_49_reg_0(flight_49_reg_0),
        .flight_50_reg(flight_50_reg),
        .flight_50_reg_0(flight_50_reg_0),
        .flight_51_reg(flight_51_reg),
        .flight_51_reg_0(flight_51_reg_0),
        .flight_52_reg(flight_52_reg),
        .flight_52_reg_0(flight_52_reg_0),
        .flight_53_reg(flight_53_reg),
        .flight_53_reg_0(flight_53_reg_0),
        .flight_54_reg(flight_54_reg),
        .flight_54_reg_0(flight_54_reg_0),
        .flight_55_reg(flight_55_reg),
        .flight_55_reg_0(flight_55_reg_0),
        .flight_56_reg(flight_56_reg),
        .flight_56_reg_0(flight_56_reg_0),
        .flight_57_reg(flight_57_reg),
        .flight_57_reg_0(flight_57_reg_0),
        .flight_58_reg(flight_58_reg),
        .flight_58_reg_0(flight_58_reg_0),
        .flight_59_reg(flight_59_reg),
        .flight_59_reg_0(flight_59_reg_0),
        .flight_60_reg(flight_60_reg),
        .flight_60_reg_0(flight_60_reg_0),
        .flight_61_reg(flight_61_reg),
        .flight_61_reg_0(flight_61_reg_0),
        .flight_62_reg(flight_62_reg),
        .flight_62_reg_0(flight_62_reg_0),
        .flight_63_reg(flight_63_reg),
        .flight_63_reg_0(flight_63_reg_0),
        .flight_64_reg(flight_64_reg),
        .flight_64_reg_0(flight_64_reg_0),
        .flight_64_reg_1(flight_64_reg_1),
        .flight_65_reg(flight_65_reg),
        .flight_65_reg_0(flight_65_reg_0),
        .flight_66_reg(flight_66_reg),
        .flight_66_reg_0(flight_66_reg_0),
        .flight_67_reg(flight_67_reg),
        .flight_67_reg_0(flight_67_reg_0),
        .flight_68_reg(flight_68_reg),
        .flight_68_reg_0(flight_68_reg_0),
        .flight_69_reg(flight_69_reg),
        .flight_69_reg_0(flight_69_reg_0),
        .flight_70_reg(flight_70_reg),
        .flight_70_reg_0(flight_70_reg_0),
        .flight_71_reg(flight_71_reg),
        .flight_71_reg_0(flight_71_reg_0),
        .flight_72_reg(flight_72_reg),
        .flight_72_reg_0(flight_72_reg_0),
        .flight_73_reg(flight_73_reg),
        .flight_73_reg_0(flight_73_reg_0),
        .flight_74_reg(flight_74_reg),
        .flight_74_reg_0(flight_74_reg_0),
        .flight_75_reg(flight_75_reg),
        .flight_75_reg_0(flight_75_reg_0),
        .flight_76_reg(flight_76_reg),
        .flight_76_reg_0(flight_76_reg_0),
        .flight_77_reg(flight_77_reg),
        .flight_77_reg_0(flight_77_reg_0),
        .flight_78_reg(flight_78_reg),
        .flight_78_reg_0(flight_78_reg_0),
        .flight_79_reg(flight_79_reg),
        .flight_79_reg_0(flight_79_reg_0),
        .flight_80_reg(flight_80_reg),
        .flight_80_reg_0(flight_80_reg_0),
        .flight_80_reg_1(flight_80_reg_1),
        .flight_81_reg(flight_81_reg),
        .flight_81_reg_0(flight_81_reg_0),
        .flight_82_reg(flight_82_reg),
        .flight_82_reg_0(flight_82_reg_0),
        .flight_83_reg(flight_83_reg),
        .flight_83_reg_0(flight_83_reg_0),
        .flight_84_reg(flight_84_reg),
        .flight_84_reg_0(flight_84_reg_0),
        .flight_85_reg(flight_85_reg),
        .flight_85_reg_0(flight_85_reg_0),
        .flight_86_reg(flight_86_reg),
        .flight_86_reg_0(flight_86_reg_0),
        .flight_87_reg(flight_87_reg),
        .flight_87_reg_0(flight_87_reg_0),
        .flight_88_reg(flight_88_reg),
        .flight_88_reg_0(flight_88_reg_0),
        .flight_89_reg(flight_89_reg),
        .flight_89_reg_0(flight_89_reg_0),
        .flight_90_reg(flight_90_reg),
        .flight_90_reg_0(flight_90_reg_0),
        .flight_91_reg(flight_91_reg),
        .flight_91_reg_0(flight_91_reg_0),
        .flight_92_reg(flight_92_reg),
        .flight_92_reg_0(flight_92_reg_0),
        .flight_93_reg(flight_93_reg),
        .flight_93_reg_0(flight_93_reg_0),
        .flight_94_reg(flight_94_reg),
        .flight_94_reg_0(flight_94_reg_0),
        .flight_95_reg(flight_95_reg),
        .flight_95_reg_0(flight_95_reg_0),
        .flight_96_reg(flight_96_reg),
        .flight_96_reg_0(flight_96_reg_0),
        .flight_96_reg_1(flight_96_reg_1),
        .flight_97_reg(flight_97_reg),
        .flight_97_reg_0(flight_97_reg_0),
        .flight_98_reg(flight_98_reg),
        .flight_98_reg_0(flight_98_reg_0),
        .flight_99_reg(flight_99_reg),
        .flight_99_reg_0(flight_99_reg_0),
        .full_reg_0(full_reg),
        .full_reg_1(full_reg_0),
        .full_reg_2(full_reg_1),
        .full_reg_3(full_reg_2),
        .full_reg_4(full_reg_3),
        .mbypass_auto_in_1_a_bits_address(mbypass_auto_in_1_a_bits_address),
        .mbypass_auto_in_1_a_bits_source(mbypass_auto_in_1_a_bits_source),
        .resetn(resetn),
        .\saved_address_reg[0]_0 (_GEN_00),
        .\saved_opcode_reg[2] (\saved_opcode_reg[2] ),
        .saved_size(saved_size),
        .\saved_size_reg[1]_0 (\saved_size_reg[1] ),
        .\saved_size_reg[1]_1 (\saved_size_reg[1]_0 ),
        .\saved_size_reg[2]_0 (\saved_size_reg[2] ),
        .saved_source(saved_source),
        .\stalls_id_5_reg[0] (\stalls_id_5_reg[0] ),
        .\stalls_id_6_reg[1] (\stalls_id_6_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \a_repeater_io_repeat_counter[0]_i_2 
       (.I0(a_repeater_io_repeat_counter[2]),
        .I1(\a_repeater_io_repeat_counter_reg[1]_0 ),
        .I2(a_repeater_io_repeat_counter[1]),
        .O(\a_repeater_io_repeat_counter_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'hF0FF0E00)) 
    \a_repeater_io_repeat_counter[1]_i_1 
       (.I0(\saved_size_reg[2]_0 ),
        .I1(a_repeater_io_repeat_counter[2]),
        .I2(\a_repeater_io_repeat_counter_reg[1]_0 ),
        .I3(_a_repeater_io_repeat_T),
        .I4(a_repeater_io_repeat_counter[1]),
        .O(\a_repeater_io_repeat_counter[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \a_repeater_io_repeat_counter[2]_i_2 
       (.I0(a_repeater_io_repeat_counter[1]),
        .I1(\a_repeater_io_repeat_counter_reg[1]_0 ),
        .O(\a_repeater_io_repeat_counter[2]_i_2_n_0 ));
  FDRE \a_repeater_io_repeat_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\a_repeater_io_repeat_counter_reg[0]_1 ),
        .Q(\a_repeater_io_repeat_counter_reg[1]_0 ),
        .R(resetn_0));
  FDRE \a_repeater_io_repeat_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\a_repeater_io_repeat_counter[1]_i_1_n_0 ),
        .Q(a_repeater_io_repeat_counter[1]),
        .R(resetn_0));
  FDRE \a_repeater_io_repeat_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(a_repeater_n_138),
        .Q(a_repeater_io_repeat_counter[2]),
        .R(resetn_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLToAXI4
   (ram_wen,
    doneAW,
    count_23,
    count_22,
    count_21,
    count_20,
    count_19,
    count_18,
    count_17,
    count_16,
    count_15,
    count_14,
    count_13,
    count_12,
    count_11,
    count_10,
    count_9,
    Q,
    maybe_full,
    \ram_tl_state_source_reg[1] ,
    write_6,
    write_5,
    write_4,
    write_3,
    write_2,
    write_1,
    write,
    count_9_reg_0,
    \enq_ptr_value_reg[4] ,
    \enq_ptr_value_reg[4]_0 ,
    \enq_ptr_value_reg[0] ,
    maybe_full_reg,
    \enq_ptr_value_reg[0]_0 ,
    maybe_full_reg_0,
    count_9_reg_1,
    do_enq,
    maybe_full_reg_1,
    maybe_full_reg_2,
    maybe_full_reg_3,
    maybe_full_reg_4,
    maybe_full_reg_5,
    maybe_full_reg_6,
    maybe_full_reg_7,
    \io_axi4_0_awid[3] ,
    \io_axi4_0_awid[2] ,
    maybe_full_reg_8,
    maybe_full_reg_9,
    maybe_full_reg_10,
    maybe_full_reg_11,
    maybe_full_reg_12,
    maybe_full_reg_13,
    maybe_full_reg_14,
    maybe_full_reg_15,
    maybe_full_reg_16,
    \count_1_reg[4]_0 ,
    \count_1_reg[1]_0 ,
    \count_2_reg[1]_0 ,
    \count_2_reg[1]_1 ,
    \count_3_reg[1]_0 ,
    \count_3_reg[1]_1 ,
    \count_4_reg[4]_0 ,
    \count_4_reg[1]_0 ,
    \count_5_reg[4]_0 ,
    \count_5_reg[1]_0 ,
    \count_6_reg[4]_0 ,
    \count_6_reg[1]_0 ,
    \count_7_reg[4]_0 ,
    \count_7_reg[1]_0 ,
    io_axi4_0_bready,
    queue_arw_deq_io_deq_bits_wen,
    count_8_reg_0,
    \count_1_reg[0]_0 ,
    xbar_auto_out_0_d_bits_opcode,
    \count_2_reg[0]_0 ,
    \count_3_reg[0]_0 ,
    \count_4_reg[0]_0 ,
    \count_5_reg[0]_0 ,
    \count_6_reg[0]_0 ,
    \count_7_reg[0]_0 ,
    xbar_auto_out_0_d_valid,
    io_axi4_0_rready,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_araddr,
    \io_axi4_0_awaddr[29] ,
    io_axi4_0_wlast,
    DIA,
    io_axi4_0_arlen,
    \counter_reg[2]_0 ,
    \counter_reg[2]_1 ,
    \beatsLeft_reg[0] ,
    \ram_id_reg[2] ,
    io_enq_bits_tl_state_source,
    \io_axi4_0_awid[1] ,
    \counter_reg[2]_2 ,
    \counter_reg[2]_3 ,
    a_first,
    \counter_reg[2]_4 ,
    \counter_reg[2]_5 ,
    \counter_reg[2]_6 ,
    \counter_reg[2]_7 ,
    xbar_auto_out_0_d_bits_denied,
    io_axi4_0_arsize,
    \cam_a_0_bits_source_reg[0] ,
    count_9_reg_2,
    count_9_reg_3,
    \ram_extra_id_reg[0] ,
    \ram_extra_id_reg[0]_0 ,
    \ram_extra_id_reg[0]_1 ,
    \ram_extra_id_reg[0]_2 ,
    \ram_extra_id_reg[0]_3 ,
    \ram_extra_id_reg[0]_4 ,
    \ram_extra_id_reg[0]_5 ,
    \ram_extra_id_reg[0]_6 ,
    \ram_extra_id_reg[0]_7 ,
    \ram_extra_id_reg[0]_8 ,
    \ram_extra_id_reg[0]_9 ,
    \ram_extra_id_reg[0]_10 ,
    \ram_extra_id_reg[0]_11 ,
    \ram_extra_id_reg[0]_12 ,
    \ram_extra_id_reg[0]_13 ,
    \ram_extra_id_reg[0]_14 ,
    \ram_extra_id_reg[0]_15 ,
    \ram_extra_id_reg[0]_16 ,
    \deq_ptr_value_reg[0] ,
    \deq_ptr_value_reg[0]_0 ,
    maybe_full_reg_17,
    maybe_full_reg_18,
    \ram_id_reg[0] ,
    \ram_extra_id_reg[0]_17 ,
    \ram_tl_state_source_reg[5] ,
    clk,
    a_isPut,
    resetn_0,
    E,
    count_23015_out,
    count_22014_out,
    count_21013_out,
    count_20012_out,
    count_19011_out,
    count_18010_out,
    count_1709_out,
    count_1608_out,
    count_1507_out,
    count_1406_out,
    count_1305_out,
    count_1204_out,
    count_1103_out,
    count_1002_out,
    count_901_out,
    xbar_auto_in_a_bits_size,
    maybe_full_reg_19,
    maybe_full_reg_20,
    write_6_reg_0,
    write_5_reg_0,
    write_4_reg_0,
    write_3_reg_0,
    write_2_reg_0,
    write_1_reg_0,
    write_reg_0,
    \enq_ptr_value_reg[4]_1 ,
    QueueCompatibility_5_io_enq_ready,
    QueueCompatibility_21_io_enq_ready,
    \enq_ptr_value_reg[4]_2 ,
    \ram_id_reg[0]_0 ,
    maybe_full_reg_21,
    io_axi4_0_rid,
    \ram_id_reg[0]_1 ,
    maybe_full_reg_22,
    maybe_full_reg_23,
    maybe_full_reg_24,
    maybe_full_reg_25,
    maybe_full_reg_26,
    maybe_full_0,
    io_axi4_0_arready,
    axi4index_1_auto_in_arvalid,
    maybe_full_reg_27,
    maybe_full_reg_28,
    io_axi4_0_bid,
    maybe_full_reg_29,
    maybe_full_reg_30,
    \ram_id_reg[0]_2 ,
    maybe_full_reg_31,
    maybe_full_reg_32,
    maybe_full_reg_33,
    maybe_full_reg_34,
    maybe_full_reg_35,
    maybe_full_reg_36,
    io_axi4_0_awready,
    axi4index_1_auto_in_awvalid,
    maybe_full_reg_37,
    maybe_full_reg_38,
    \cam_a_0_bits_source_reg[6] ,
    \cam_a_0_bits_source_reg[6]_0 ,
    \cam_a_0_bits_source_reg[6]_1 ,
    \cam_a_0_bits_source_reg[6]_2 ,
    \cam_a_0_bits_source_reg[6]_3 ,
    \cam_a_0_bits_source_reg[6]_4 ,
    \cam_a_0_bits_source_reg[6]_5 ,
    io_axi4_0_bvalid,
    xbar_auto_in_a_bits_opcode,
    io_axi4_0_wready,
    deq_io_enq_valid,
    queue_arw_deq_io_deq_ready,
    out_arw_valid,
    \cam_a_0_bits_source_reg[6]_6 ,
    \b_delay_reg[0]_0 ,
    io_axi4_0_rlast,
    \readys_mask_reg[1] ,
    io_axi4_0_rvalid,
    resetn,
    D,
    \cam_a_0_bits_size_reg[1] ,
    \cam_a_0_bits_address_reg[31] ,
    \cam_a_0_bits_size_reg[2] ,
    \cam_a_0_bits_source_reg[5] ,
    \cam_a_0_bits_source_reg[4] ,
    write_reg_1,
    xbar_auto_in_a_bits_source,
    \cam_a_0_bits_source_reg[4]_0 ,
    io_axi4_0_bresp,
    io_axi4_0_rresp,
    bypass_reg_rep,
    bypass_reg_rep_0,
    maybe_full_reg_39,
    maybe_full_reg_40,
    \ram_id_reg[0]_3 ,
    \cam_a_0_bits_source_reg[4]_1 ,
    \cam_a_0_bits_source_reg[4]_2 ,
    fixer_1_auto_in_a_bits_source,
    \cam_a_0_bits_source_reg[5]_0 ,
    muxStateEarly_0,
    muxStateEarly_1,
    \r_4_reg[0] ,
    full_reg,
    saved_source,
    \cam_a_0_bits_size_reg[0] ,
    \cam_a_0_bits_size_reg[2]_0 ,
    \count_7_reg[0]_1 ,
    \count_6_reg[0]_1 ,
    \count_5_reg[0]_1 ,
    \count_4_reg[0]_1 ,
    \count_3_reg[0]_1 ,
    \count_2_reg[0]_1 ,
    \count_1_reg[0]_1 );
  output ram_wen;
  output doneAW;
  output count_23;
  output count_22;
  output count_21;
  output count_20;
  output count_19;
  output count_18;
  output count_17;
  output count_16;
  output count_15;
  output count_14;
  output count_13;
  output count_12;
  output count_11;
  output count_10;
  output count_9;
  output [1:0]Q;
  output maybe_full;
  output \ram_tl_state_source_reg[1] ;
  output write_6;
  output write_5;
  output write_4;
  output write_3;
  output write_2;
  output write_1;
  output write;
  output count_9_reg_0;
  output \enq_ptr_value_reg[4] ;
  output [0:0]\enq_ptr_value_reg[4]_0 ;
  output \enq_ptr_value_reg[0] ;
  output maybe_full_reg;
  output \enq_ptr_value_reg[0]_0 ;
  output maybe_full_reg_0;
  output count_9_reg_1;
  output do_enq;
  output maybe_full_reg_1;
  output maybe_full_reg_2;
  output maybe_full_reg_3;
  output maybe_full_reg_4;
  output maybe_full_reg_5;
  output maybe_full_reg_6;
  output maybe_full_reg_7;
  output \io_axi4_0_awid[3] ;
  output \io_axi4_0_awid[2] ;
  output maybe_full_reg_8;
  output maybe_full_reg_9;
  output maybe_full_reg_10;
  output maybe_full_reg_11;
  output maybe_full_reg_12;
  output maybe_full_reg_13;
  output maybe_full_reg_14;
  output maybe_full_reg_15;
  output maybe_full_reg_16;
  output [1:0]\count_1_reg[4]_0 ;
  output \count_1_reg[1]_0 ;
  output [0:0]\count_2_reg[1]_0 ;
  output \count_2_reg[1]_1 ;
  output [0:0]\count_3_reg[1]_0 ;
  output \count_3_reg[1]_1 ;
  output [1:0]\count_4_reg[4]_0 ;
  output \count_4_reg[1]_0 ;
  output [1:0]\count_5_reg[4]_0 ;
  output \count_5_reg[1]_0 ;
  output [1:0]\count_6_reg[4]_0 ;
  output \count_6_reg[1]_0 ;
  output [1:0]\count_7_reg[4]_0 ;
  output \count_7_reg[1]_0 ;
  output io_axi4_0_bready;
  output queue_arw_deq_io_deq_bits_wen;
  output count_8_reg_0;
  output \count_1_reg[0]_0 ;
  output [0:0]xbar_auto_out_0_d_bits_opcode;
  output \count_2_reg[0]_0 ;
  output \count_3_reg[0]_0 ;
  output \count_4_reg[0]_0 ;
  output \count_5_reg[0]_0 ;
  output \count_6_reg[0]_0 ;
  output \count_7_reg[0]_0 ;
  output xbar_auto_out_0_d_valid;
  output io_axi4_0_rready;
  output [63:0]io_axi4_0_wdata;
  output [7:0]io_axi4_0_wstrb;
  output [2:0]io_axi4_0_araddr;
  output [28:0]\io_axi4_0_awaddr[29] ;
  output io_axi4_0_wlast;
  output [1:0]DIA;
  output [1:0]io_axi4_0_arlen;
  output \counter_reg[2]_0 ;
  output \counter_reg[2]_1 ;
  output \beatsLeft_reg[0] ;
  output [1:0]\ram_id_reg[2] ;
  output [3:0]io_enq_bits_tl_state_source;
  output \io_axi4_0_awid[1] ;
  output \counter_reg[2]_2 ;
  output \counter_reg[2]_3 ;
  output a_first;
  output \counter_reg[2]_4 ;
  output \counter_reg[2]_5 ;
  output \counter_reg[2]_6 ;
  output \counter_reg[2]_7 ;
  output xbar_auto_out_0_d_bits_denied;
  output [1:0]io_axi4_0_arsize;
  output \cam_a_0_bits_source_reg[0] ;
  output count_9_reg_2;
  output count_9_reg_3;
  output [0:0]\ram_extra_id_reg[0] ;
  output [0:0]\ram_extra_id_reg[0]_0 ;
  output [0:0]\ram_extra_id_reg[0]_1 ;
  output [0:0]\ram_extra_id_reg[0]_2 ;
  output [0:0]\ram_extra_id_reg[0]_3 ;
  output [0:0]\ram_extra_id_reg[0]_4 ;
  output [0:0]\ram_extra_id_reg[0]_5 ;
  output [0:0]\ram_extra_id_reg[0]_6 ;
  output [0:0]\ram_extra_id_reg[0]_7 ;
  output [0:0]\ram_extra_id_reg[0]_8 ;
  output [0:0]\ram_extra_id_reg[0]_9 ;
  output [0:0]\ram_extra_id_reg[0]_10 ;
  output [0:0]\ram_extra_id_reg[0]_11 ;
  output [0:0]\ram_extra_id_reg[0]_12 ;
  output [0:0]\ram_extra_id_reg[0]_13 ;
  output [0:0]\ram_extra_id_reg[0]_14 ;
  output [0:0]\ram_extra_id_reg[0]_15 ;
  output [0:0]\ram_extra_id_reg[0]_16 ;
  output \deq_ptr_value_reg[0] ;
  output \deq_ptr_value_reg[0]_0 ;
  output maybe_full_reg_17;
  output maybe_full_reg_18;
  output \ram_id_reg[0] ;
  output [1:0]\ram_extra_id_reg[0]_17 ;
  output [2:0]\ram_tl_state_source_reg[5] ;
  input clk;
  input a_isPut;
  input resetn_0;
  input [0:0]E;
  input count_23015_out;
  input count_22014_out;
  input count_21013_out;
  input count_20012_out;
  input count_19011_out;
  input count_18010_out;
  input count_1709_out;
  input count_1608_out;
  input count_1507_out;
  input count_1406_out;
  input count_1305_out;
  input count_1204_out;
  input count_1103_out;
  input count_1002_out;
  input count_901_out;
  input [2:0]xbar_auto_in_a_bits_size;
  input maybe_full_reg_19;
  input maybe_full_reg_20;
  input write_6_reg_0;
  input write_5_reg_0;
  input write_4_reg_0;
  input write_3_reg_0;
  input write_2_reg_0;
  input write_1_reg_0;
  input write_reg_0;
  input [0:0]\enq_ptr_value_reg[4]_1 ;
  input QueueCompatibility_5_io_enq_ready;
  input QueueCompatibility_21_io_enq_ready;
  input [0:0]\enq_ptr_value_reg[4]_2 ;
  input \ram_id_reg[0]_0 ;
  input maybe_full_reg_21;
  input [3:0]io_axi4_0_rid;
  input \ram_id_reg[0]_1 ;
  input maybe_full_reg_22;
  input maybe_full_reg_23;
  input maybe_full_reg_24;
  input maybe_full_reg_25;
  input maybe_full_reg_26;
  input maybe_full_0;
  input io_axi4_0_arready;
  input axi4index_1_auto_in_arvalid;
  input maybe_full_reg_27;
  input maybe_full_reg_28;
  input [3:0]io_axi4_0_bid;
  input maybe_full_reg_29;
  input maybe_full_reg_30;
  input \ram_id_reg[0]_2 ;
  input maybe_full_reg_31;
  input maybe_full_reg_32;
  input maybe_full_reg_33;
  input maybe_full_reg_34;
  input maybe_full_reg_35;
  input maybe_full_reg_36;
  input io_axi4_0_awready;
  input axi4index_1_auto_in_awvalid;
  input maybe_full_reg_37;
  input maybe_full_reg_38;
  input \cam_a_0_bits_source_reg[6] ;
  input \cam_a_0_bits_source_reg[6]_0 ;
  input \cam_a_0_bits_source_reg[6]_1 ;
  input \cam_a_0_bits_source_reg[6]_2 ;
  input \cam_a_0_bits_source_reg[6]_3 ;
  input \cam_a_0_bits_source_reg[6]_4 ;
  input \cam_a_0_bits_source_reg[6]_5 ;
  input io_axi4_0_bvalid;
  input [0:0]xbar_auto_in_a_bits_opcode;
  input io_axi4_0_wready;
  input deq_io_enq_valid;
  input queue_arw_deq_io_deq_ready;
  input out_arw_valid;
  input \cam_a_0_bits_source_reg[6]_6 ;
  input [0:0]\b_delay_reg[0]_0 ;
  input io_axi4_0_rlast;
  input \readys_mask_reg[1] ;
  input io_axi4_0_rvalid;
  input resetn;
  input [63:0]D;
  input [7:0]\cam_a_0_bits_size_reg[1] ;
  input [31:0]\cam_a_0_bits_address_reg[31] ;
  input \cam_a_0_bits_size_reg[2] ;
  input \cam_a_0_bits_source_reg[5] ;
  input \cam_a_0_bits_source_reg[4] ;
  input write_reg_1;
  input [6:0]xbar_auto_in_a_bits_source;
  input [0:0]\cam_a_0_bits_source_reg[4]_0 ;
  input [1:0]io_axi4_0_bresp;
  input [1:0]io_axi4_0_rresp;
  input [0:0]bypass_reg_rep;
  input [0:0]bypass_reg_rep_0;
  input maybe_full_reg_39;
  input maybe_full_reg_40;
  input \ram_id_reg[0]_3 ;
  input \cam_a_0_bits_source_reg[4]_1 ;
  input \cam_a_0_bits_source_reg[4]_2 ;
  input [1:0]fixer_1_auto_in_a_bits_source;
  input [1:0]\cam_a_0_bits_source_reg[5]_0 ;
  input muxStateEarly_0;
  input muxStateEarly_1;
  input [0:0]\r_4_reg[0] ;
  input full_reg;
  input [0:0]saved_source;
  input [2:0]\cam_a_0_bits_size_reg[0] ;
  input [1:0]\cam_a_0_bits_size_reg[2]_0 ;
  input [0:0]\count_7_reg[0]_1 ;
  input [0:0]\count_6_reg[0]_1 ;
  input [0:0]\count_5_reg[0]_1 ;
  input [0:0]\count_4_reg[0]_1 ;
  input [0:0]\count_3_reg[0]_1 ;
  input [0:0]\count_2_reg[0]_1 ;
  input [0:0]\count_1_reg[0]_1 ;

  wire [63:0]D;
  wire [1:0]DIA;
  wire [0:0]E;
  wire [1:0]Q;
  wire QueueCompatibility_21_io_enq_ready;
  wire QueueCompatibility_5_io_enq_ready;
  wire _GEN_261;
  wire _T_2;
  wire a_first;
  wire a_isPut;
  wire a_last;
  wire axi4index_1_auto_in_arvalid;
  wire axi4index_1_auto_in_awvalid;
  wire [2:0]b_delay;
  wire \b_delay[0]_i_1_n_0 ;
  wire \b_delay[1]_i_1_n_0 ;
  wire \b_delay[2]_i_1_n_0 ;
  wire [0:0]\b_delay_reg[0]_0 ;
  wire \beatsLeft_reg[0] ;
  wire [0:0]bypass_reg_rep;
  wire [0:0]bypass_reg_rep_0;
  wire [31:0]\cam_a_0_bits_address_reg[31] ;
  wire [2:0]\cam_a_0_bits_size_reg[0] ;
  wire [7:0]\cam_a_0_bits_size_reg[1] ;
  wire \cam_a_0_bits_size_reg[2] ;
  wire [1:0]\cam_a_0_bits_size_reg[2]_0 ;
  wire \cam_a_0_bits_source_reg[0] ;
  wire \cam_a_0_bits_source_reg[4] ;
  wire [0:0]\cam_a_0_bits_source_reg[4]_0 ;
  wire \cam_a_0_bits_source_reg[4]_1 ;
  wire \cam_a_0_bits_source_reg[4]_2 ;
  wire \cam_a_0_bits_source_reg[5] ;
  wire [1:0]\cam_a_0_bits_source_reg[5]_0 ;
  wire \cam_a_0_bits_source_reg[6] ;
  wire \cam_a_0_bits_source_reg[6]_0 ;
  wire \cam_a_0_bits_source_reg[6]_1 ;
  wire \cam_a_0_bits_source_reg[6]_2 ;
  wire \cam_a_0_bits_source_reg[6]_3 ;
  wire \cam_a_0_bits_source_reg[6]_4 ;
  wire \cam_a_0_bits_source_reg[6]_5 ;
  wire \cam_a_0_bits_source_reg[6]_6 ;
  wire clk;
  wire [3:1]count_1;
  wire count_10;
  wire count_1002_out;
  wire count_11;
  wire count_1103_out;
  wire count_12;
  wire count_1204_out;
  wire count_13;
  wire count_1305_out;
  wire count_14;
  wire count_1406_out;
  wire count_15;
  wire count_1507_out;
  wire count_16;
  wire count_1608_out;
  wire count_17;
  wire count_1709_out;
  wire count_18;
  wire count_18010_out;
  wire count_19;
  wire count_19011_out;
  wire \count_1[1]_i_1_n_0 ;
  wire \count_1[2]_i_1_n_0 ;
  wire \count_1[3]_i_1_n_0 ;
  wire \count_1[4]_i_1_n_0 ;
  wire \count_1[4]_i_2_n_0 ;
  wire \count_1_reg[0]_0 ;
  wire [0:0]\count_1_reg[0]_1 ;
  wire \count_1_reg[1]_0 ;
  wire [1:0]\count_1_reg[4]_0 ;
  wire [4:1]count_2;
  wire count_20;
  wire count_20012_out;
  wire count_21;
  wire count_21013_out;
  wire count_22;
  wire count_22014_out;
  wire count_23;
  wire count_23015_out;
  wire \count_2[1]_i_1_n_0 ;
  wire \count_2[2]_i_1_n_0 ;
  wire \count_2[3]_i_1_n_0 ;
  wire \count_2[4]_i_1_n_0 ;
  wire \count_2[4]_i_2_n_0 ;
  wire \count_2_reg[0]_0 ;
  wire [0:0]\count_2_reg[0]_1 ;
  wire [0:0]\count_2_reg[1]_0 ;
  wire \count_2_reg[1]_1 ;
  wire [4:1]count_3;
  wire \count_3[1]_i_1_n_0 ;
  wire \count_3[2]_i_1_n_0 ;
  wire \count_3[3]_i_1_n_0 ;
  wire \count_3[4]_i_1_n_0 ;
  wire \count_3[4]_i_2_n_0 ;
  wire \count_3_reg[0]_0 ;
  wire [0:0]\count_3_reg[0]_1 ;
  wire [0:0]\count_3_reg[1]_0 ;
  wire \count_3_reg[1]_1 ;
  wire [3:1]count_4;
  wire \count_4[1]_i_1_n_0 ;
  wire \count_4[2]_i_1_n_0 ;
  wire \count_4[3]_i_1_n_0 ;
  wire \count_4[4]_i_1_n_0 ;
  wire \count_4[4]_i_2_n_0 ;
  wire \count_4_reg[0]_0 ;
  wire [0:0]\count_4_reg[0]_1 ;
  wire \count_4_reg[1]_0 ;
  wire [1:0]\count_4_reg[4]_0 ;
  wire [3:1]count_5;
  wire \count_5[1]_i_1_n_0 ;
  wire \count_5[2]_i_1_n_0 ;
  wire \count_5[3]_i_1_n_0 ;
  wire \count_5[4]_i_1_n_0 ;
  wire \count_5[4]_i_2_n_0 ;
  wire \count_5_reg[0]_0 ;
  wire [0:0]\count_5_reg[0]_1 ;
  wire \count_5_reg[1]_0 ;
  wire [1:0]\count_5_reg[4]_0 ;
  wire [3:1]count_6;
  wire \count_6[1]_i_1_n_0 ;
  wire \count_6[2]_i_1_n_0 ;
  wire \count_6[3]_i_1_n_0 ;
  wire \count_6[4]_i_1_n_0 ;
  wire \count_6[4]_i_2_n_0 ;
  wire \count_6_reg[0]_0 ;
  wire [0:0]\count_6_reg[0]_1 ;
  wire \count_6_reg[1]_0 ;
  wire [1:0]\count_6_reg[4]_0 ;
  wire [3:1]count_7;
  wire \count_7[1]_i_1_n_0 ;
  wire \count_7[1]_i_5_n_0 ;
  wire \count_7[2]_i_1_n_0 ;
  wire \count_7[3]_i_1_n_0 ;
  wire \count_7[4]_i_1_n_0 ;
  wire \count_7[4]_i_2_n_0 ;
  wire \count_7_reg[0]_0 ;
  wire [0:0]\count_7_reg[0]_1 ;
  wire \count_7_reg[1]_0 ;
  wire [1:0]\count_7_reg[4]_0 ;
  wire count_8;
  wire count_800_out;
  wire count_8_reg_0;
  wire count_9;
  wire count_901_out;
  wire count_9_reg_0;
  wire count_9_reg_1;
  wire count_9_reg_2;
  wire count_9_reg_3;
  wire [2:0]counter;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[1]_i_1__0_n_0 ;
  wire \counter[2]_i_2__0_n_0 ;
  wire \counter_reg[2]_0 ;
  wire \counter_reg[2]_1 ;
  wire \counter_reg[2]_2 ;
  wire \counter_reg[2]_3 ;
  wire \counter_reg[2]_4 ;
  wire \counter_reg[2]_5 ;
  wire \counter_reg[2]_6 ;
  wire \counter_reg[2]_7 ;
  wire [3:0]d_sel_shiftAmount;
  wire deq_io_enq_valid;
  wire \deq_ptr_value_reg[0] ;
  wire \deq_ptr_value_reg[0]_0 ;
  wire do_enq;
  wire doneAW;
  wire doneAW_i_1_n_0;
  wire \enq_ptr_value_reg[0] ;
  wire \enq_ptr_value_reg[0]_0 ;
  wire \enq_ptr_value_reg[4] ;
  wire [0:0]\enq_ptr_value_reg[4]_0 ;
  wire [0:0]\enq_ptr_value_reg[4]_1 ;
  wire [0:0]\enq_ptr_value_reg[4]_2 ;
  wire [1:0]fixer_1_auto_in_a_bits_source;
  wire full_reg;
  wire [2:0]io_axi4_0_araddr;
  wire \io_axi4_0_arid[1]_INST_0_i_3_n_0 ;
  wire [1:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire [1:0]io_axi4_0_arsize;
  wire [28:0]\io_axi4_0_awaddr[29] ;
  wire \io_axi4_0_awid[1] ;
  wire \io_axi4_0_awid[2] ;
  wire \io_axi4_0_awid[3] ;
  wire io_axi4_0_awready;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bready;
  wire [1:0]io_axi4_0_bresp;
  wire io_axi4_0_bvalid;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rready;
  wire [1:0]io_axi4_0_rresp;
  wire io_axi4_0_rvalid;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire [3:0]io_enq_bits_tl_state_source;
  wire maybe_full;
  wire maybe_full_0;
  wire maybe_full_i_2__0_n_0;
  wire maybe_full_i_2__1_n_0;
  wire maybe_full_i_2__2_n_0;
  wire maybe_full_i_2__3_n_0;
  wire maybe_full_i_2__4_n_0;
  wire maybe_full_i_2__5_n_0;
  wire maybe_full_i_2__6_n_0;
  wire maybe_full_i_2_n_0;
  wire maybe_full_reg;
  wire maybe_full_reg_0;
  wire maybe_full_reg_1;
  wire maybe_full_reg_10;
  wire maybe_full_reg_11;
  wire maybe_full_reg_12;
  wire maybe_full_reg_13;
  wire maybe_full_reg_14;
  wire maybe_full_reg_15;
  wire maybe_full_reg_16;
  wire maybe_full_reg_17;
  wire maybe_full_reg_18;
  wire maybe_full_reg_19;
  wire maybe_full_reg_2;
  wire maybe_full_reg_20;
  wire maybe_full_reg_21;
  wire maybe_full_reg_22;
  wire maybe_full_reg_23;
  wire maybe_full_reg_24;
  wire maybe_full_reg_25;
  wire maybe_full_reg_26;
  wire maybe_full_reg_27;
  wire maybe_full_reg_28;
  wire maybe_full_reg_29;
  wire maybe_full_reg_3;
  wire maybe_full_reg_30;
  wire maybe_full_reg_31;
  wire maybe_full_reg_32;
  wire maybe_full_reg_33;
  wire maybe_full_reg_34;
  wire maybe_full_reg_35;
  wire maybe_full_reg_36;
  wire maybe_full_reg_37;
  wire maybe_full_reg_38;
  wire maybe_full_reg_39;
  wire maybe_full_reg_4;
  wire maybe_full_reg_40;
  wire maybe_full_reg_5;
  wire maybe_full_reg_6;
  wire maybe_full_reg_7;
  wire maybe_full_reg_8;
  wire maybe_full_reg_9;
  wire muxStateEarly_0;
  wire muxStateEarly_1;
  wire out_arw_valid;
  wire queue_arw_deq_io_deq_bits_wen;
  wire queue_arw_deq_io_deq_ready;
  wire [0:0]\r_4_reg[0] ;
  wire r_denied_r;
  wire r_first;
  wire r_first0;
  wire r_holds_d;
  wire r_holds_d_i_1_n_0;
  wire [0:0]\ram_extra_id_reg[0] ;
  wire [0:0]\ram_extra_id_reg[0]_0 ;
  wire [0:0]\ram_extra_id_reg[0]_1 ;
  wire [0:0]\ram_extra_id_reg[0]_10 ;
  wire [0:0]\ram_extra_id_reg[0]_11 ;
  wire [0:0]\ram_extra_id_reg[0]_12 ;
  wire [0:0]\ram_extra_id_reg[0]_13 ;
  wire [0:0]\ram_extra_id_reg[0]_14 ;
  wire [0:0]\ram_extra_id_reg[0]_15 ;
  wire [0:0]\ram_extra_id_reg[0]_16 ;
  wire [1:0]\ram_extra_id_reg[0]_17 ;
  wire [0:0]\ram_extra_id_reg[0]_2 ;
  wire [0:0]\ram_extra_id_reg[0]_3 ;
  wire [0:0]\ram_extra_id_reg[0]_4 ;
  wire [0:0]\ram_extra_id_reg[0]_5 ;
  wire [0:0]\ram_extra_id_reg[0]_6 ;
  wire [0:0]\ram_extra_id_reg[0]_7 ;
  wire [0:0]\ram_extra_id_reg[0]_8 ;
  wire [0:0]\ram_extra_id_reg[0]_9 ;
  wire \ram_id[0]_i_1_n_0 ;
  wire \ram_id[4]_i_2_n_0 ;
  wire \ram_id_reg[0] ;
  wire \ram_id_reg[0]_0 ;
  wire \ram_id_reg[0]_1 ;
  wire \ram_id_reg[0]_2 ;
  wire \ram_id_reg[0]_3 ;
  wire [1:0]\ram_id_reg[2] ;
  wire \ram_tl_state_source_reg[1] ;
  wire [2:0]\ram_tl_state_source_reg[5] ;
  wire ram_wen;
  wire \readys_mask_reg[1] ;
  wire resetn;
  wire resetn_0;
  wire [0:0]saved_source;
  wire write;
  wire write_1;
  wire write_1_reg_0;
  wire write_2;
  wire write_2_reg_0;
  wire write_3;
  wire write_3_reg_0;
  wire write_4;
  wire write_4_reg_0;
  wire write_5;
  wire write_5_reg_0;
  wire write_6;
  wire write_6_reg_0;
  wire write_reg_0;
  wire write_reg_1;
  wire [0:0]xbar_auto_in_a_bits_opcode;
  wire [2:0]xbar_auto_in_a_bits_size;
  wire [6:0]xbar_auto_in_a_bits_source;
  wire xbar_auto_out_0_d_bits_denied;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;
  wire xbar_auto_out_0_d_valid;

  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \b_delay[0]_i_1 
       (.I0(io_axi4_0_bready),
        .I1(io_axi4_0_bvalid),
        .I2(b_delay[0]),
        .O(\b_delay[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \b_delay[1]_i_1 
       (.I0(io_axi4_0_bready),
        .I1(io_axi4_0_bvalid),
        .I2(b_delay[1]),
        .I3(b_delay[0]),
        .O(\b_delay[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \b_delay[2]_i_1 
       (.I0(io_axi4_0_bready),
        .I1(io_axi4_0_bvalid),
        .I2(b_delay[2]),
        .I3(b_delay[1]),
        .I4(b_delay[0]),
        .O(\b_delay[2]_i_1_n_0 ));
  FDRE \b_delay_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_delay[0]_i_1_n_0 ),
        .Q(b_delay[0]),
        .R(1'b0));
  FDRE \b_delay_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_delay[1]_i_1_n_0 ),
        .Q(b_delay[1]),
        .R(1'b0));
  FDRE \b_delay_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_delay[2]_i_1_n_0 ),
        .Q(b_delay[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE0E)) 
    cam_d_0_denied_i_2
       (.I0(io_axi4_0_bresp[0]),
        .I1(io_axi4_0_bresp[1]),
        .I2(xbar_auto_out_0_d_bits_opcode),
        .I3(_GEN_261),
        .O(xbar_auto_out_0_d_bits_denied));
  FDRE count_10_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1002_out),
        .Q(count_10),
        .R(resetn_0));
  FDRE count_11_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1103_out),
        .Q(count_11),
        .R(resetn_0));
  FDRE count_12_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1204_out),
        .Q(count_12),
        .R(resetn_0));
  FDRE count_13_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1305_out),
        .Q(count_13),
        .R(resetn_0));
  FDRE count_14_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1406_out),
        .Q(count_14),
        .R(resetn_0));
  FDRE count_15_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1507_out),
        .Q(count_15),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    count_16_i_5
       (.I0(io_axi4_0_rid[0]),
        .I1(io_axi4_0_bid[0]),
        .I2(d_sel_shiftAmount[1]),
        .I3(io_axi4_0_bid[2]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[2]),
        .O(count_8_reg_0));
  FDRE count_16_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1608_out),
        .Q(count_16),
        .R(resetn_0));
  FDRE count_17_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1709_out),
        .Q(count_17),
        .R(resetn_0));
  FDRE count_18_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_18010_out),
        .Q(count_18),
        .R(resetn_0));
  FDRE count_19_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_19011_out),
        .Q(count_19),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEFE)) 
    \count_1[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[1]),
        .I2(io_axi4_0_bid[0]),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_rid[0]),
        .I5(d_sel_shiftAmount[2]),
        .O(\count_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_1[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6] ),
        .I2(\count_1_reg[4]_0 [0]),
        .I3(\count_1_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_1[1]),
        .O(\count_1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \count_1[1]_i_3 
       (.I0(io_axi4_0_rid[2]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[2]),
        .I3(io_axi4_0_rid[0]),
        .I4(io_axi4_0_bid[0]),
        .I5(d_sel_shiftAmount[1]),
        .O(\count_1_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \count_1[2]_i_1 
       (.I0(\count_1[4]_i_2_n_0 ),
        .I1(count_1[2]),
        .I2(count_1[1]),
        .O(\count_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_1[3]_i_1 
       (.I0(count_1[1]),
        .I1(\count_1[4]_i_2_n_0 ),
        .I2(count_1[3]),
        .I3(count_1[2]),
        .O(\count_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_1[4]_i_1 
       (.I0(count_1[1]),
        .I1(\count_1[4]_i_2_n_0 ),
        .I2(count_1[2]),
        .I3(\count_1_reg[4]_0 [1]),
        .I4(count_1[3]),
        .O(\count_1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_1[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6] ),
        .I2(count_1[1]),
        .I3(\count_1_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_1_reg[4]_0 [0]),
        .O(\count_1[4]_i_2_n_0 ));
  FDRE \count_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_1_reg[0]_1 ),
        .Q(\count_1_reg[4]_0 [0]),
        .R(resetn_0));
  FDRE \count_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_1[1]_i_1_n_0 ),
        .Q(count_1[1]),
        .R(resetn_0));
  FDRE \count_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_1[2]_i_1_n_0 ),
        .Q(count_1[2]),
        .R(resetn_0));
  FDRE \count_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_1[3]_i_1_n_0 ),
        .Q(count_1[3]),
        .R(resetn_0));
  FDRE \count_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_1[4]_i_1_n_0 ),
        .Q(\count_1_reg[4]_0 [1]),
        .R(resetn_0));
  FDRE count_20_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_20012_out),
        .Q(count_20),
        .R(resetn_0));
  FDRE count_21_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_21013_out),
        .Q(count_21),
        .R(resetn_0));
  FDRE count_22_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_22014_out),
        .Q(count_22),
        .R(resetn_0));
  FDRE count_23_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_23015_out),
        .Q(count_23),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFFFEEEFEFFFFFFFF)) 
    \count_2[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[1]),
        .I2(io_axi4_0_bid[2]),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_rid[2]),
        .I5(d_sel_shiftAmount[0]),
        .O(\count_2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_2[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_0 ),
        .I2(\count_2_reg[1]_0 ),
        .I3(\count_2_reg[1]_1 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_2[1]),
        .O(\count_2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    \count_2[1]_i_3 
       (.I0(io_axi4_0_rid[0]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[0]),
        .I3(io_axi4_0_rid[2]),
        .I4(io_axi4_0_bid[2]),
        .I5(d_sel_shiftAmount[1]),
        .O(\count_2_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \count_2[2]_i_1 
       (.I0(\count_2[4]_i_2_n_0 ),
        .I1(count_2[2]),
        .I2(count_2[1]),
        .O(\count_2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_2[3]_i_1 
       (.I0(count_2[1]),
        .I1(\count_2[4]_i_2_n_0 ),
        .I2(count_2[3]),
        .I3(count_2[2]),
        .O(\count_2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_2[4]_i_1 
       (.I0(count_2[1]),
        .I1(\count_2[4]_i_2_n_0 ),
        .I2(count_2[2]),
        .I3(count_2[4]),
        .I4(count_2[3]),
        .O(\count_2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_2[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_0 ),
        .I2(count_2[1]),
        .I3(\count_2_reg[1]_1 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_2_reg[1]_0 ),
        .O(\count_2[4]_i_2_n_0 ));
  FDRE \count_2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_2_reg[0]_1 ),
        .Q(\count_2_reg[1]_0 ),
        .R(resetn_0));
  FDRE \count_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_2[1]_i_1_n_0 ),
        .Q(count_2[1]),
        .R(resetn_0));
  FDRE \count_2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_2[2]_i_1_n_0 ),
        .Q(count_2[2]),
        .R(resetn_0));
  FDRE \count_2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_2[3]_i_1_n_0 ),
        .Q(count_2[3]),
        .R(resetn_0));
  FDRE \count_2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_2[4]_i_1_n_0 ),
        .Q(count_2[4]),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFFFEEEFEFFFFFFFF)) 
    \count_3[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[0]),
        .I2(io_axi4_0_bid[2]),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_rid[2]),
        .I5(d_sel_shiftAmount[1]),
        .O(\count_3_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_3[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_1 ),
        .I2(\count_3_reg[1]_0 ),
        .I3(\count_3_reg[1]_1 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_3[1]),
        .O(\count_3[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF5DDDDFFF5)) 
    \count_3[1]_i_3 
       (.I0(d_sel_shiftAmount[1]),
        .I1(io_axi4_0_rid[2]),
        .I2(io_axi4_0_bid[2]),
        .I3(io_axi4_0_bid[0]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[0]),
        .O(\count_3_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \count_3[2]_i_1 
       (.I0(\count_3[4]_i_2_n_0 ),
        .I1(count_3[2]),
        .I2(count_3[1]),
        .O(\count_3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_3[3]_i_1 
       (.I0(count_3[1]),
        .I1(\count_3[4]_i_2_n_0 ),
        .I2(count_3[3]),
        .I3(count_3[2]),
        .O(\count_3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_3[4]_i_1 
       (.I0(count_3[1]),
        .I1(\count_3[4]_i_2_n_0 ),
        .I2(count_3[2]),
        .I3(count_3[4]),
        .I4(count_3[3]),
        .O(\count_3[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_3[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_1 ),
        .I2(count_3[1]),
        .I3(\count_3_reg[1]_1 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_3_reg[1]_0 ),
        .O(\count_3[4]_i_2_n_0 ));
  FDRE \count_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_3_reg[0]_1 ),
        .Q(\count_3_reg[1]_0 ),
        .R(resetn_0));
  FDRE \count_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_3[1]_i_1_n_0 ),
        .Q(count_3[1]),
        .R(resetn_0));
  FDRE \count_3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_3[2]_i_1_n_0 ),
        .Q(count_3[2]),
        .R(resetn_0));
  FDRE \count_3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_3[3]_i_1_n_0 ),
        .Q(count_3[3]),
        .R(resetn_0));
  FDRE \count_3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_3[4]_i_1_n_0 ),
        .Q(count_3[4]),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFFFBBBFBFFFFFFFF)) 
    \count_4[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[1]),
        .I2(io_axi4_0_bid[2]),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_rid[2]),
        .I5(d_sel_shiftAmount[0]),
        .O(\count_4_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \count_4[0]_i_3 
       (.I0(io_axi4_0_rid[0]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[0]),
        .O(d_sel_shiftAmount[0]));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_4[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_2 ),
        .I2(\count_4_reg[4]_0 [0]),
        .I3(\count_4_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_4[1]),
        .O(\count_4[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF77CF47FFFFFFFF)) 
    \count_4[1]_i_3 
       (.I0(io_axi4_0_rid[0]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[0]),
        .I3(io_axi4_0_rid[2]),
        .I4(io_axi4_0_bid[2]),
        .I5(d_sel_shiftAmount[1]),
        .O(\count_4_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \count_4[2]_i_1 
       (.I0(\count_4[4]_i_2_n_0 ),
        .I1(count_4[2]),
        .I2(count_4[1]),
        .O(\count_4[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_4[3]_i_1 
       (.I0(count_4[1]),
        .I1(\count_4[4]_i_2_n_0 ),
        .I2(count_4[3]),
        .I3(count_4[2]),
        .O(\count_4[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_4[4]_i_1 
       (.I0(count_4[1]),
        .I1(\count_4[4]_i_2_n_0 ),
        .I2(count_4[2]),
        .I3(\count_4_reg[4]_0 [1]),
        .I4(count_4[3]),
        .O(\count_4[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_4[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_2 ),
        .I2(count_4[1]),
        .I3(\count_4_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_4_reg[4]_0 [0]),
        .O(\count_4[4]_i_2_n_0 ));
  FDRE \count_4_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_4_reg[0]_1 ),
        .Q(\count_4_reg[4]_0 [0]),
        .R(resetn_0));
  FDRE \count_4_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_4[1]_i_1_n_0 ),
        .Q(count_4[1]),
        .R(resetn_0));
  FDRE \count_4_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_4[2]_i_1_n_0 ),
        .Q(count_4[2]),
        .R(resetn_0));
  FDRE \count_4_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_4[3]_i_1_n_0 ),
        .Q(count_4[3]),
        .R(resetn_0));
  FDRE \count_4_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_4[4]_i_1_n_0 ),
        .Q(\count_4_reg[4]_0 [1]),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFBFBFFFB)) 
    \count_5[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[2]),
        .I2(d_sel_shiftAmount[1]),
        .I3(io_axi4_0_bid[0]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[0]),
        .O(\count_5_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_5[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_3 ),
        .I2(\count_5_reg[4]_0 [0]),
        .I3(\count_5_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_5[1]),
        .O(\count_5[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFCFFFFFFFCFF)) 
    \count_5[1]_i_3 
       (.I0(io_axi4_0_rid[0]),
        .I1(io_axi4_0_bid[0]),
        .I2(d_sel_shiftAmount[1]),
        .I3(io_axi4_0_bid[2]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[2]),
        .O(\count_5_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \count_5[2]_i_1 
       (.I0(\count_5[4]_i_2_n_0 ),
        .I1(count_5[2]),
        .I2(count_5[1]),
        .O(\count_5[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_5[3]_i_1 
       (.I0(count_5[1]),
        .I1(\count_5[4]_i_2_n_0 ),
        .I2(count_5[3]),
        .I3(count_5[2]),
        .O(\count_5[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_5[4]_i_1 
       (.I0(count_5[1]),
        .I1(\count_5[4]_i_2_n_0 ),
        .I2(count_5[2]),
        .I3(\count_5_reg[4]_0 [1]),
        .I4(count_5[3]),
        .O(\count_5[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_5[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_3 ),
        .I2(count_5[1]),
        .I3(\count_5_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_5_reg[4]_0 [0]),
        .O(\count_5[4]_i_2_n_0 ));
  FDRE \count_5_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_5_reg[0]_1 ),
        .Q(\count_5_reg[4]_0 [0]),
        .R(resetn_0));
  FDRE \count_5_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_5[1]_i_1_n_0 ),
        .Q(count_5[1]),
        .R(resetn_0));
  FDRE \count_5_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_5[2]_i_1_n_0 ),
        .Q(count_5[2]),
        .R(resetn_0));
  FDRE \count_5_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_5[3]_i_1_n_0 ),
        .Q(count_5[3]),
        .R(resetn_0));
  FDRE \count_5_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_5[4]_i_1_n_0 ),
        .Q(\count_5_reg[4]_0 [1]),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFBFF)) 
    \count_6[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[2]),
        .I2(d_sel_shiftAmount[1]),
        .I3(io_axi4_0_bid[0]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[0]),
        .O(\count_6_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_6[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_4 ),
        .I2(\count_6_reg[4]_0 [0]),
        .I3(\count_6_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_6[1]),
        .O(\count_6[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \count_6[1]_i_3 
       (.I0(io_axi4_0_rid[0]),
        .I1(io_axi4_0_bid[0]),
        .I2(d_sel_shiftAmount[1]),
        .I3(io_axi4_0_bid[2]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[2]),
        .O(\count_6_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \count_6[2]_i_1 
       (.I0(\count_6[4]_i_2_n_0 ),
        .I1(count_6[2]),
        .I2(count_6[1]),
        .O(\count_6[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_6[3]_i_1 
       (.I0(count_6[1]),
        .I1(\count_6[4]_i_2_n_0 ),
        .I2(count_6[3]),
        .I3(count_6[2]),
        .O(\count_6[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_6[4]_i_1 
       (.I0(count_6[1]),
        .I1(\count_6[4]_i_2_n_0 ),
        .I2(count_6[2]),
        .I3(\count_6_reg[4]_0 [1]),
        .I4(count_6[3]),
        .O(\count_6[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_6[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_4 ),
        .I2(count_6[1]),
        .I3(\count_6_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_6_reg[4]_0 [0]),
        .O(\count_6[4]_i_2_n_0 ));
  FDRE \count_6_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_6_reg[0]_1 ),
        .Q(\count_6_reg[4]_0 [0]),
        .R(resetn_0));
  FDRE \count_6_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_6[1]_i_1_n_0 ),
        .Q(count_6[1]),
        .R(resetn_0));
  FDRE \count_6_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_6[2]_i_1_n_0 ),
        .Q(count_6[2]),
        .R(resetn_0));
  FDRE \count_6_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_6[3]_i_1_n_0 ),
        .Q(count_6[3]),
        .R(resetn_0));
  FDRE \count_6_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_6[4]_i_1_n_0 ),
        .Q(\count_6_reg[4]_0 [1]),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'hFFFBBBFBFFFFFFFF)) 
    \count_7[0]_i_2 
       (.I0(\count_7[1]_i_5_n_0 ),
        .I1(d_sel_shiftAmount[2]),
        .I2(io_axi4_0_bid[0]),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_rid[0]),
        .I5(d_sel_shiftAmount[1]),
        .O(\count_7_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[0]_i_3 
       (.I0(io_axi4_0_rid[2]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[2]),
        .O(d_sel_shiftAmount[2]));
  LUT6 #(
    .INIT(64'hDFDFDFF22020200D)) 
    \count_7[1]_i_1 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_5 ),
        .I2(\count_7_reg[4]_0 [0]),
        .I3(\count_7_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(count_7[1]),
        .O(\count_7[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDF5FFFFFFF5FF)) 
    \count_7[1]_i_4 
       (.I0(d_sel_shiftAmount[1]),
        .I1(io_axi4_0_rid[0]),
        .I2(io_axi4_0_bid[0]),
        .I3(io_axi4_0_bid[2]),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_rid[2]),
        .O(\count_7_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FFF)) 
    \count_7[1]_i_5 
       (.I0(io_axi4_0_rlast),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(\readys_mask_reg[1] ),
        .I3(xbar_auto_out_0_d_valid),
        .I4(\b_delay_reg[0]_0 ),
        .I5(d_sel_shiftAmount[3]),
        .O(\count_7[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_6 
       (.I0(io_axi4_0_rid[1]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[1]),
        .O(d_sel_shiftAmount[1]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \count_7[1]_i_8 
       (.I0(io_axi4_0_rid[3]),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_bid[3]),
        .O(d_sel_shiftAmount[3]));
  LUT3 #(
    .INIT(8'h69)) 
    \count_7[2]_i_1 
       (.I0(\count_7[4]_i_2_n_0 ),
        .I1(count_7[2]),
        .I2(count_7[1]),
        .O(\count_7[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \count_7[3]_i_1 
       (.I0(count_7[1]),
        .I1(\count_7[4]_i_2_n_0 ),
        .I2(count_7[3]),
        .I3(count_7[2]),
        .O(\count_7[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count_7[4]_i_1 
       (.I0(count_7[1]),
        .I1(\count_7[4]_i_2_n_0 ),
        .I2(count_7[2]),
        .I3(\count_7_reg[4]_0 [1]),
        .I4(count_7[3]),
        .O(\count_7[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F0F0F0F0F02)) 
    \count_7[4]_i_2 
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_5 ),
        .I2(count_7[1]),
        .I3(\count_7_reg[1]_0 ),
        .I4(\count_7[1]_i_5_n_0 ),
        .I5(\count_7_reg[4]_0 [0]),
        .O(\count_7[4]_i_2_n_0 ));
  FDRE \count_7_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_7_reg[0]_1 ),
        .Q(\count_7_reg[4]_0 [0]),
        .R(resetn_0));
  FDRE \count_7_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_7[1]_i_1_n_0 ),
        .Q(count_7[1]),
        .R(resetn_0));
  FDRE \count_7_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_7[2]_i_1_n_0 ),
        .Q(count_7[2]),
        .R(resetn_0));
  FDRE \count_7_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_7[3]_i_1_n_0 ),
        .Q(count_7[3]),
        .R(resetn_0));
  FDRE \count_7_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_7[4]_i_1_n_0 ),
        .Q(\count_7_reg[4]_0 [1]),
        .R(resetn_0));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    count_8_i_1
       (.I0(maybe_full_reg_38),
        .I1(\cam_a_0_bits_source_reg[6]_6 ),
        .I2(\count_7[1]_i_5_n_0 ),
        .I3(count_8_reg_0),
        .I4(count_8),
        .O(count_800_out));
  FDRE count_8_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_800_out),
        .Q(count_8),
        .R(resetn_0));
  FDRE count_9_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_901_out),
        .Q(count_9),
        .R(resetn_0));
  LUT5 #(
    .INIT(32'h0F0F0F02)) 
    \counter[0]_i_1 
       (.I0(xbar_auto_in_a_bits_size[2]),
        .I1(xbar_auto_in_a_bits_opcode),
        .I2(counter[0]),
        .I3(counter[1]),
        .I4(counter[2]),
        .O(\counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9998)) 
    \counter[1]_i_1__0 
       (.I0(counter[0]),
        .I1(counter[1]),
        .I2(counter[2]),
        .I3(\cam_a_0_bits_size_reg[2] ),
        .O(\counter[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E1E0E0E0)) 
    \counter[2]_i_2__0 
       (.I0(counter[0]),
        .I1(counter[1]),
        .I2(counter[2]),
        .I3(xbar_auto_in_a_bits_size[1]),
        .I4(xbar_auto_in_a_bits_size[2]),
        .I5(xbar_auto_in_a_bits_opcode),
        .O(\counter[2]_i_2__0_n_0 ));
  FDRE \counter_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\counter[0]_i_1_n_0 ),
        .Q(counter[0]),
        .R(resetn_0));
  FDRE \counter_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\counter[1]_i_1__0_n_0 ),
        .Q(counter[1]),
        .R(resetn_0));
  FDRE \counter_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\counter[2]_i_2__0_n_0 ),
        .Q(counter[2]),
        .R(resetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_15 deq
       (.D(D),
        .Q(counter),
        .a_last(a_last),
        .\beatsLeft_reg[0] (\beatsLeft_reg[0] ),
        .bypass_reg_rep(bypass_reg_rep),
        .bypass_reg_rep_0(bypass_reg_rep_0),
        .\cam_a_0_bits_size_reg[1] (\cam_a_0_bits_size_reg[1] ),
        .\cam_a_0_bits_source_reg[0] (\cam_a_0_bits_source_reg[0] ),
        .clk(clk),
        .deq_io_enq_valid(deq_io_enq_valid),
        .doneAW(doneAW),
        .io_axi4_0_wdata(io_axi4_0_wdata),
        .io_axi4_0_wlast(io_axi4_0_wlast),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wstrb(io_axi4_0_wstrb),
        .maybe_full_reg_0(maybe_full_reg_19),
        .maybe_full_reg_1(\ram_tl_state_source_reg[1] ),
        .\ram_last_reg[0]_0 (maybe_full),
        .resetn(resetn_0),
        .xbar_auto_in_a_bits_opcode(xbar_auto_in_a_bits_opcode),
        .xbar_auto_in_a_bits_size(xbar_auto_in_a_bits_size[2]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \deq_ptr_value[0]_i_6 
       (.I0(xbar_auto_out_0_d_bits_opcode),
        .I1(\readys_mask_reg[1] ),
        .I2(io_axi4_0_bvalid),
        .O(\deq_ptr_value_reg[0] ));
  LUT6 #(
    .INIT(64'h0080FFFFFFFFFFFF)) 
    \deq_ptr_value[0]_i_7 
       (.I0(b_delay[0]),
        .I1(b_delay[2]),
        .I2(b_delay[1]),
        .I3(r_holds_d),
        .I4(\readys_mask_reg[1] ),
        .I5(io_axi4_0_rvalid),
        .O(\deq_ptr_value_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    doneAW_i_1
       (.I0(a_last),
        .O(doneAW_i_1_n_0));
  FDRE doneAW_reg
       (.C(clk),
        .CE(E),
        .D(doneAW_i_1_n_0),
        .Q(doneAW),
        .R(resetn_0));
  LUT6 #(
    .INIT(64'h000057F757F757F7)) 
    \io_axi4_0_arid[0]_INST_0_i_4 
       (.I0(muxStateEarly_1),
        .I1(\r_4_reg[0] ),
        .I2(full_reg),
        .I3(saved_source),
        .I4(muxStateEarly_0),
        .I5(\cam_a_0_bits_source_reg[5]_0 [0]),
        .O(\ram_id_reg[0] ));
  LUT5 #(
    .INIT(32'hFEFD1020)) 
    \io_axi4_0_arid[1]_INST_0_i_1 
       (.I0(xbar_auto_in_a_bits_source[1]),
        .I1(xbar_auto_in_a_bits_source[6]),
        .I2(\cam_a_0_bits_source_reg[4] ),
        .I3(xbar_auto_in_a_bits_source[0]),
        .I4(\io_axi4_0_arid[1]_INST_0_i_3_n_0 ),
        .O(\ram_id_reg[2] [0]));
  LUT6 #(
    .INIT(64'hEEAAE155C3FFC3FF)) 
    \io_axi4_0_arid[1]_INST_0_i_3 
       (.I0(fixer_1_auto_in_a_bits_source[1]),
        .I1(\cam_a_0_bits_source_reg[5]_0 [1]),
        .I2(\cam_a_0_bits_source_reg[5]_0 [0]),
        .I3(muxStateEarly_0),
        .I4(fixer_1_auto_in_a_bits_source[0]),
        .I5(muxStateEarly_1),
        .O(\io_axi4_0_arid[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00A9FF00)) 
    \io_axi4_0_arid[2]_INST_0_i_1 
       (.I0(xbar_auto_in_a_bits_source[2]),
        .I1(xbar_auto_in_a_bits_source[1]),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(xbar_auto_in_a_bits_source[6]),
        .I4(\cam_a_0_bits_source_reg[4]_1 ),
        .O(\ram_id_reg[2] [1]));
  LUT6 #(
    .INIT(64'h2202020202020202)) 
    io_axi4_0_bready_INST_0
       (.I0(\readys_mask_reg[1] ),
        .I1(r_holds_d),
        .I2(io_axi4_0_rvalid),
        .I3(b_delay[1]),
        .I4(b_delay[2]),
        .I5(b_delay[0]),
        .O(io_axi4_0_bready));
  LUT6 #(
    .INIT(64'h88A8A8A8A8A8A8A8)) 
    io_axi4_0_rready_INST_0
       (.I0(\readys_mask_reg[1] ),
        .I1(r_holds_d),
        .I2(io_axi4_0_rvalid),
        .I3(b_delay[1]),
        .I4(b_delay[2]),
        .I5(b_delay[0]),
        .O(io_axi4_0_rready));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h80)) 
    maybe_full_i_2
       (.I0(\deq_ptr_value_reg[0] ),
        .I1(io_axi4_0_bid[0]),
        .I2(io_axi4_0_bid[1]),
        .O(maybe_full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h08)) 
    maybe_full_i_2__0
       (.I0(\deq_ptr_value_reg[0] ),
        .I1(io_axi4_0_bid[1]),
        .I2(io_axi4_0_bid[0]),
        .O(maybe_full_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h08)) 
    maybe_full_i_2__1
       (.I0(\deq_ptr_value_reg[0] ),
        .I1(io_axi4_0_bid[0]),
        .I2(io_axi4_0_bid[1]),
        .O(maybe_full_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h10)) 
    maybe_full_i_2__2
       (.I0(io_axi4_0_bid[0]),
        .I1(io_axi4_0_bid[1]),
        .I2(\deq_ptr_value_reg[0] ),
        .O(maybe_full_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    maybe_full_i_2__3
       (.I0(io_axi4_0_rlast),
        .I1(io_axi4_0_rid[1]),
        .I2(io_axi4_0_rid[0]),
        .I3(\deq_ptr_value_reg[0]_0 ),
        .O(maybe_full_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    maybe_full_i_2__4
       (.I0(io_axi4_0_rlast),
        .I1(io_axi4_0_rid[0]),
        .I2(io_axi4_0_rid[1]),
        .I3(\deq_ptr_value_reg[0]_0 ),
        .O(maybe_full_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    maybe_full_i_2__5
       (.I0(io_axi4_0_rlast),
        .I1(io_axi4_0_rid[1]),
        .I2(io_axi4_0_rid[0]),
        .I3(\deq_ptr_value_reg[0]_0 ),
        .O(maybe_full_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    maybe_full_i_2__6
       (.I0(\deq_ptr_value_reg[0]_0 ),
        .I1(io_axi4_0_rid[0]),
        .I2(io_axi4_0_rid[1]),
        .O(maybe_full_i_2__6_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Queue_17 queue_arw_deq
       (.D({\ram_id[4]_i_2_n_0 ,\cam_a_0_bits_source_reg[4]_0 ,\ram_id_reg[2] ,\ram_id[0]_i_1_n_0 }),
        .DIA(DIA),
        .Q({count_2,\count_2_reg[1]_0 }),
        .QueueCompatibility_21_io_enq_ready(QueueCompatibility_21_io_enq_ready),
        .QueueCompatibility_5_io_enq_ready(QueueCompatibility_5_io_enq_ready),
        .a_first(a_first),
        .a_isPut(a_isPut),
        .axi4index_1_auto_in_arvalid(axi4index_1_auto_in_arvalid),
        .axi4index_1_auto_in_awvalid(axi4index_1_auto_in_awvalid),
        .\b_delay_reg[0] (maybe_full_i_2__3_n_0),
        .\b_delay_reg[0]_0 (maybe_full_i_2__4_n_0),
        .\b_delay_reg[0]_1 (maybe_full_i_2__5_n_0),
        .\b_delay_reg[0]_2 (maybe_full_i_2_n_0),
        .\b_delay_reg[0]_3 (maybe_full_i_2__0_n_0),
        .\b_delay_reg[0]_4 (maybe_full_i_2__1_n_0),
        .\b_delay_reg[0]_5 (maybe_full_i_2__2_n_0),
        .\b_delay_reg[0]_6 (maybe_full_i_2__6_n_0),
        .\cam_a_0_bits_address_reg[31] (\cam_a_0_bits_address_reg[31] ),
        .\cam_a_0_bits_size_reg[0] (\cam_a_0_bits_size_reg[0] ),
        .\cam_a_0_bits_size_reg[2] (\cam_a_0_bits_size_reg[2]_0 ),
        .\cam_a_0_bits_source_reg[4] (\cam_a_0_bits_source_reg[4] ),
        .\cam_a_0_bits_source_reg[5] (\cam_a_0_bits_source_reg[5] ),
        .clk(clk),
        .count_10(count_10),
        .count_11(count_11),
        .count_12(count_12),
        .count_13(count_13),
        .count_14(count_14),
        .count_15(count_15),
        .count_16(count_16),
        .count_17(count_17),
        .count_18(count_18),
        .count_19(count_19),
        .\count_1_reg[3] ({count_1,\count_1_reg[4]_0 [0]}),
        .count_20(count_20),
        .count_21(count_21),
        .count_22(count_22),
        .count_23(count_23),
        .\count_3_reg[4] ({count_3,\count_3_reg[1]_0 }),
        .\count_4_reg[3] ({count_4,\count_4_reg[4]_0 [0]}),
        .\count_5_reg[3] ({count_5,\count_5_reg[4]_0 [0]}),
        .\count_6_reg[3] ({count_6,\count_6_reg[4]_0 [0]}),
        .\count_7_reg[3] ({count_7,\count_7_reg[4]_0 [0]}),
        .count_8(count_8),
        .count_9(count_9),
        .count_9_reg(count_9_reg_0),
        .count_9_reg_0(count_9_reg_1),
        .count_9_reg_1(count_9_reg_2),
        .count_9_reg_2(count_9_reg_3),
        .\counter_reg[2] (\counter_reg[2]_0 ),
        .\counter_reg[2]_0 (\counter_reg[2]_1 ),
        .\counter_reg[2]_1 (\counter_reg[2]_2 ),
        .\counter_reg[2]_2 (\counter_reg[2]_3 ),
        .\counter_reg[2]_3 (\counter_reg[2]_4 ),
        .\counter_reg[2]_4 (\counter_reg[2]_5 ),
        .\counter_reg[2]_5 (\counter_reg[2]_6 ),
        .\counter_reg[2]_6 (\counter_reg[2]_7 ),
        .\counter_reg[2]_7 (counter),
        .do_enq(do_enq),
        .\enq_ptr_value_reg[0] (\enq_ptr_value_reg[0] ),
        .\enq_ptr_value_reg[0]_0 (\enq_ptr_value_reg[0]_0 ),
        .\enq_ptr_value_reg[4] (\enq_ptr_value_reg[4] ),
        .\enq_ptr_value_reg[4]_0 (\enq_ptr_value_reg[4]_0 ),
        .\enq_ptr_value_reg[4]_1 (\enq_ptr_value_reg[4]_1 ),
        .\enq_ptr_value_reg[4]_2 (\enq_ptr_value_reg[4]_2 ),
        .io_axi4_0_araddr(io_axi4_0_araddr),
        .io_axi4_0_arlen(io_axi4_0_arlen),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arsize(io_axi4_0_arsize),
        .\io_axi4_0_awaddr[29] (\io_axi4_0_awaddr[29] ),
        .\io_axi4_0_awid[1] (\io_axi4_0_awid[1] ),
        .\io_axi4_0_awid[2] (\io_axi4_0_awid[2] ),
        .\io_axi4_0_awid[3] (\io_axi4_0_awid[3] ),
        .\io_axi4_0_awlen[3] (Q),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_bid(io_axi4_0_bid[3:2]),
        .io_axi4_0_rid(io_axi4_0_rid[3:2]),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_enq_bits_tl_state_source(io_enq_bits_tl_state_source),
        .maybe_full_0(maybe_full_0),
        .maybe_full_reg_0(maybe_full_reg),
        .maybe_full_reg_1(maybe_full_reg_0),
        .maybe_full_reg_10(maybe_full_reg_9),
        .maybe_full_reg_11(maybe_full_reg_10),
        .maybe_full_reg_12(maybe_full_reg_11),
        .maybe_full_reg_13(maybe_full_reg_12),
        .maybe_full_reg_14(maybe_full_reg_13),
        .maybe_full_reg_15(maybe_full_reg_14),
        .maybe_full_reg_16(maybe_full_reg_15),
        .maybe_full_reg_17(maybe_full_reg_16),
        .maybe_full_reg_18(maybe_full_reg_17),
        .maybe_full_reg_19(maybe_full_reg_18),
        .maybe_full_reg_2(maybe_full_reg_1),
        .maybe_full_reg_20(maybe_full_reg_20),
        .maybe_full_reg_21(maybe_full_reg_21),
        .maybe_full_reg_22(maybe_full_reg_22),
        .maybe_full_reg_23(maybe_full_reg_23),
        .maybe_full_reg_24(maybe_full_reg_24),
        .maybe_full_reg_25(maybe_full_reg_25),
        .maybe_full_reg_26(maybe_full_reg_26),
        .maybe_full_reg_27(maybe_full_reg_27),
        .maybe_full_reg_28(maybe_full_reg_28),
        .maybe_full_reg_29(maybe_full_reg_29),
        .maybe_full_reg_3(maybe_full_reg_2),
        .maybe_full_reg_30(maybe_full_reg_30),
        .maybe_full_reg_31(maybe_full_reg_31),
        .maybe_full_reg_32(maybe_full_reg_32),
        .maybe_full_reg_33(maybe_full_reg_33),
        .maybe_full_reg_34(maybe_full_reg_34),
        .maybe_full_reg_35(maybe_full_reg_35),
        .maybe_full_reg_36(maybe_full_reg_36),
        .maybe_full_reg_37(maybe_full_reg_37),
        .maybe_full_reg_38(maybe_full_reg_39),
        .maybe_full_reg_39(maybe_full_reg_40),
        .maybe_full_reg_4(maybe_full_reg_3),
        .maybe_full_reg_5(maybe_full_reg_4),
        .maybe_full_reg_6(maybe_full_reg_5),
        .maybe_full_reg_7(maybe_full_reg_6),
        .maybe_full_reg_8(maybe_full_reg_7),
        .maybe_full_reg_9(maybe_full_reg_8),
        .out_arw_valid(out_arw_valid),
        .queue_arw_deq_io_deq_bits_wen(queue_arw_deq_io_deq_bits_wen),
        .queue_arw_deq_io_deq_ready(queue_arw_deq_io_deq_ready),
        .\ram_extra_id_reg[0] (\ram_extra_id_reg[0] ),
        .\ram_extra_id_reg[0]_0 (\ram_extra_id_reg[0]_0 ),
        .\ram_extra_id_reg[0]_1 (\ram_extra_id_reg[0]_1 ),
        .\ram_extra_id_reg[0]_10 (\ram_extra_id_reg[0]_10 ),
        .\ram_extra_id_reg[0]_11 (\ram_extra_id_reg[0]_11 ),
        .\ram_extra_id_reg[0]_12 (\ram_extra_id_reg[0]_12 ),
        .\ram_extra_id_reg[0]_13 (\ram_extra_id_reg[0]_13 ),
        .\ram_extra_id_reg[0]_14 (\ram_extra_id_reg[0]_14 ),
        .\ram_extra_id_reg[0]_15 (\ram_extra_id_reg[0]_15 ),
        .\ram_extra_id_reg[0]_16 (\ram_extra_id_reg[0]_16 ),
        .\ram_extra_id_reg[0]_17 (\ram_extra_id_reg[0]_17 ),
        .\ram_extra_id_reg[0]_2 (\ram_extra_id_reg[0]_2 ),
        .\ram_extra_id_reg[0]_3 (\ram_extra_id_reg[0]_3 ),
        .\ram_extra_id_reg[0]_4 (\ram_extra_id_reg[0]_4 ),
        .\ram_extra_id_reg[0]_5 (\ram_extra_id_reg[0]_5 ),
        .\ram_extra_id_reg[0]_6 (\ram_extra_id_reg[0]_6 ),
        .\ram_extra_id_reg[0]_7 (\ram_extra_id_reg[0]_7 ),
        .\ram_extra_id_reg[0]_8 (\ram_extra_id_reg[0]_8 ),
        .\ram_extra_id_reg[0]_9 (\ram_extra_id_reg[0]_9 ),
        .\ram_id_reg[0]_0 (\ram_id_reg[0]_0 ),
        .\ram_id_reg[0]_1 (\ram_id_reg[0]_1 ),
        .\ram_id_reg[0]_2 (\ram_id_reg[0]_2 ),
        .\ram_id_reg[0]_3 (\ram_id_reg[0]_3 ),
        .\ram_tl_state_source_reg[1] (\ram_tl_state_source_reg[1] ),
        .\ram_tl_state_source_reg[5] (\ram_tl_state_source_reg[5] ),
        .ram_wen(ram_wen),
        .resetn(resetn_0),
        .write_1(write_1),
        .write_2(write_2),
        .write_reg(write_reg_1),
        .xbar_auto_in_a_bits_opcode(xbar_auto_in_a_bits_opcode),
        .xbar_auto_in_a_bits_size(xbar_auto_in_a_bits_size),
        .xbar_auto_in_a_bits_source(xbar_auto_in_a_bits_source));
  LUT4 #(
    .INIT(16'h8F80)) 
    r_denied_r_i_1
       (.I0(io_axi4_0_rresp[0]),
        .I1(io_axi4_0_rresp[1]),
        .I2(r_first),
        .I3(r_denied_r),
        .O(_GEN_261));
  FDRE r_denied_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_261),
        .Q(r_denied_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD5D)) 
    r_first_i_1
       (.I0(resetn),
        .I1(r_first),
        .I2(_T_2),
        .I3(io_axi4_0_rlast),
        .O(r_first0));
  LUT6 #(
    .INIT(64'h80A0A0A0A0A0A0A0)) 
    r_first_i_2
       (.I0(\readys_mask_reg[1] ),
        .I1(r_holds_d),
        .I2(io_axi4_0_rvalid),
        .I3(b_delay[1]),
        .I4(b_delay[2]),
        .I5(b_delay[0]),
        .O(_T_2));
  FDRE r_first_reg
       (.C(clk),
        .CE(1'b1),
        .D(r_first0),
        .Q(r_first),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    r_holds_d_i_1
       (.I0(io_axi4_0_rlast),
        .I1(_T_2),
        .I2(r_holds_d),
        .O(r_holds_d_i_1_n_0));
  FDRE r_holds_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(r_holds_d_i_1_n_0),
        .Q(r_holds_d),
        .R(resetn_0));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ram_id[0]_i_1 
       (.I0(xbar_auto_in_a_bits_source[6]),
        .I1(\cam_a_0_bits_source_reg[5] ),
        .I2(xbar_auto_in_a_bits_source[0]),
        .I3(\ram_id_reg[0] ),
        .O(\ram_id[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ram_id[4]_i_2 
       (.I0(\cam_a_0_bits_source_reg[4]_2 ),
        .I1(xbar_auto_in_a_bits_source[3]),
        .O(\ram_id[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF007F00)) 
    \readys_mask[0]_i_2 
       (.I0(b_delay[0]),
        .I1(b_delay[2]),
        .I2(b_delay[1]),
        .I3(io_axi4_0_rvalid),
        .I4(r_holds_d),
        .I5(io_axi4_0_bvalid),
        .O(xbar_auto_out_0_d_valid));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    \readys_mask[1]_i_2 
       (.I0(b_delay[0]),
        .I1(b_delay[2]),
        .I2(b_delay[1]),
        .I3(io_axi4_0_rvalid),
        .I4(r_holds_d),
        .O(xbar_auto_out_0_d_bits_opcode));
  FDRE write_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_1_reg_0),
        .Q(write_1),
        .R(1'b0));
  FDRE write_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_2_reg_0),
        .Q(write_2),
        .R(1'b0));
  FDRE write_3_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_3_reg_0),
        .Q(write_3),
        .R(1'b0));
  FDRE write_4_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_4_reg_0),
        .Q(write_4),
        .R(1'b0));
  FDRE write_5_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_5_reg_0),
        .Q(write_5),
        .R(1'b0));
  FDRE write_6_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_6_reg_0),
        .Q(write_6),
        .R(1'b0));
  FDRE write_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_reg_0),
        .Q(write),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLWidthWidget
   (count_reg_0,
    count_reg_1,
    clk);
  output count_reg_0;
  input count_reg_1;
  input clk;

  wire clk;
  wire count_reg_0;
  wire count_reg_1;

  FDRE count_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_reg_1),
        .Q(count_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLWidthWidget_1
   (bundleOut_0_a_bits_mask_rdata_written_once,
    bundleOut_0_a_bits_data_rdata_written_once,
    full,
    \bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ,
    count_1,
    repeat_sel_sel_sources_63,
    repeat_sel_sel_sources_62,
    repeat_sel_sel_sources_61,
    repeat_sel_sel_sources_60,
    repeat_sel_sel_sources_59,
    repeat_sel_sel_sources_58,
    repeat_sel_sel_sources_57,
    repeat_sel_sel_sources_56,
    repeat_sel_sel_sources_55,
    repeat_sel_sel_sources_54,
    repeat_sel_sel_sources_53,
    repeat_sel_sel_sources_52,
    repeat_sel_sel_sources_51,
    repeat_sel_sel_sources_50,
    repeat_sel_sel_sources_49,
    repeat_sel_sel_sources_48,
    repeat_sel_sel_sources_47,
    repeat_sel_sel_sources_46,
    repeat_sel_sel_sources_45,
    repeat_sel_sel_sources_44,
    repeat_sel_sel_sources_43,
    repeat_sel_sel_sources_42,
    repeat_sel_sel_sources_41,
    repeat_sel_sel_sources_40,
    repeat_sel_sel_sources_39,
    repeat_sel_sel_sources_38,
    repeat_sel_sel_sources_37,
    repeat_sel_sel_sources_36,
    repeat_sel_sel_sources_35,
    repeat_sel_sel_sources_34,
    repeat_sel_sel_sources_33,
    repeat_sel_sel_sources_32,
    repeat_sel_sel_sources_31,
    repeat_sel_sel_sources_30,
    repeat_sel_sel_sources_29,
    repeat_sel_sel_sources_28,
    repeat_sel_sel_sources_27,
    repeat_sel_sel_sources_26,
    repeat_sel_sel_sources_25,
    repeat_sel_sel_sources_24,
    repeat_sel_sel_sources_23,
    repeat_sel_sel_sources_22,
    repeat_sel_sel_sources_21,
    repeat_sel_sel_sources_20,
    repeat_sel_sel_sources_19,
    repeat_sel_sel_sources_18,
    repeat_sel_sel_sources_17,
    repeat_sel_sel_sources_16,
    repeat_sel_sel_sources_15,
    repeat_sel_sel_sources_14,
    repeat_sel_sel_sources_13,
    repeat_sel_sel_sources_12,
    repeat_sel_sel_sources_11,
    repeat_sel_sel_sources_10,
    repeat_sel_sel_sources_9,
    repeat_sel_sel_sources_8,
    repeat_sel_sel_sources_7,
    repeat_sel_sel_sources_6,
    repeat_sel_sel_sources_5,
    repeat_sel_sel_sources_4,
    repeat_sel_sel_sources_3,
    repeat_sel_sel_sources_2,
    repeat_sel_sel_sources_1,
    repeat_sel_sel_sources_0,
    repeat_count_reg_0,
    \ram_opcode_reg[2] ,
    \bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ,
    d_io_deq_bits_denied,
    \elts_1_beats_reg[0] ,
    \counter_3_reg[2] ,
    \counter_3_reg[0] ,
    chiplink_auto_mbypass_out_d_bits_size,
    D,
    \ram_data_reg[31] ,
    \ram_data_reg[31]_0 ,
    repeat_index,
    chiplink_auto_mbypass_out_d_bits_denied,
    \ram_source_reg[5] ,
    Q,
    \counter_3_reg[2]_0 ,
    \ram_param_reg[1] ,
    atomics_auto_in_d_bits_denied,
    clk,
    resetn_0,
    _GEN_6,
    _GEN_4,
    full_reg,
    count_reg_0,
    count_1_reg_0,
    repeat_sel_sel_sources_63_reg_0,
    repeat_sel_sel_sources_62_reg_0,
    repeat_sel_sel_sources_61_reg_0,
    repeat_sel_sel_sources_60_reg_0,
    repeat_sel_sel_sources_59_reg_0,
    repeat_sel_sel_sources_58_reg_0,
    repeat_sel_sel_sources_57_reg_0,
    repeat_sel_sel_sources_56_reg_0,
    repeat_sel_sel_sources_55_reg_0,
    repeat_sel_sel_sources_54_reg_0,
    repeat_sel_sel_sources_53_reg_0,
    repeat_sel_sel_sources_52_reg_0,
    repeat_sel_sel_sources_51_reg_0,
    repeat_sel_sel_sources_50_reg_0,
    repeat_sel_sel_sources_49_reg_0,
    repeat_sel_sel_sources_48_reg_0,
    repeat_sel_sel_sources_47_reg_0,
    repeat_sel_sel_sources_46_reg_0,
    repeat_sel_sel_sources_45_reg_0,
    repeat_sel_sel_sources_44_reg_0,
    repeat_sel_sel_sources_43_reg_0,
    repeat_sel_sel_sources_42_reg_0,
    repeat_sel_sel_sources_41_reg_0,
    repeat_sel_sel_sources_40_reg_0,
    repeat_sel_sel_sources_39_reg_0,
    repeat_sel_sel_sources_38_reg_0,
    repeat_sel_sel_sources_37_reg_0,
    repeat_sel_sel_sources_36_reg_0,
    repeat_sel_sel_sources_35_reg_0,
    repeat_sel_sel_sources_34_reg_0,
    repeat_sel_sel_sources_33_reg_0,
    repeat_sel_sel_sources_32_reg_0,
    repeat_sel_sel_sources_31_reg_0,
    repeat_sel_sel_sources_30_reg_0,
    repeat_sel_sel_sources_29_reg_0,
    repeat_sel_sel_sources_28_reg_0,
    repeat_sel_sel_sources_27_reg_0,
    repeat_sel_sel_sources_26_reg_0,
    repeat_sel_sel_sources_25_reg_0,
    repeat_sel_sel_sources_24_reg_0,
    repeat_sel_sel_sources_23_reg_0,
    repeat_sel_sel_sources_22_reg_0,
    repeat_sel_sel_sources_21_reg_0,
    repeat_sel_sel_sources_20_reg_0,
    repeat_sel_sel_sources_19_reg_0,
    repeat_sel_sel_sources_18_reg_0,
    repeat_sel_sel_sources_17_reg_0,
    repeat_sel_sel_sources_16_reg_0,
    repeat_sel_sel_sources_15_reg_0,
    repeat_sel_sel_sources_14_reg_0,
    repeat_sel_sel_sources_13_reg_0,
    repeat_sel_sel_sources_12_reg_0,
    repeat_sel_sel_sources_11_reg_0,
    repeat_sel_sel_sources_10_reg_0,
    repeat_sel_sel_sources_9_reg_0,
    repeat_sel_sel_sources_8_reg_0,
    repeat_sel_sel_sources_7_reg_0,
    repeat_sel_sel_sources_6_reg_0,
    repeat_sel_sel_sources_5_reg_0,
    repeat_sel_sel_sources_4_reg_0,
    repeat_sel_sel_sources_3_reg_0,
    repeat_sel_sel_sources_2_reg_0,
    repeat_sel_sel_sources_1_reg_0,
    repeat_sel_sel_sources_0_reg_0,
    bypass_reg_rep,
    maybe_full,
    state_0_reg,
    bypass_reg_rep_0,
    ram_denied,
    xbar_auto_in_d_bits_size,
    \ram_size_reg[2] ,
    mbypass_auto_in_1_a_bits_data,
    chiplink_auto_mbypass_out_a_bits_data,
    xbar_auto_in_d_bits_source,
    d_replace,
    xbar_auto_in_d_bits_opcode,
    \cam_d_0_data_reg[0] ,
    io_axi4_0_rdata,
    muxStateEarly_0,
    \cam_d_0_data_reg[1] ,
    \cam_d_0_data_reg[2] ,
    \cam_d_0_data_reg[3] ,
    \cam_d_0_data_reg[4] ,
    \cam_d_0_data_reg[5] ,
    \cam_d_0_data_reg[6] ,
    indexes_lo_7,
    \cam_d_0_data_reg[8] ,
    \cam_d_0_data_reg[9] ,
    \cam_d_0_data_reg[10] ,
    \cam_d_0_data_reg[11] ,
    \cam_d_0_data_reg[12] ,
    \cam_d_0_data_reg[13] ,
    \cam_d_0_data_reg[14] ,
    indexes_lo_15,
    \cam_d_0_data_reg[16] ,
    \cam_d_0_data_reg[17] ,
    \cam_d_0_data_reg[18] ,
    \cam_d_0_data_reg[19] ,
    \cam_d_0_data_reg[20] ,
    \cam_d_0_data_reg[21] ,
    \cam_d_0_data_reg[22] ,
    indexes_lo_23,
    \cam_d_0_data_reg[24] ,
    \cam_d_0_data_reg[25] ,
    \cam_d_0_data_reg[26] ,
    \cam_d_0_data_reg[27] ,
    \cam_d_0_data_reg[28] ,
    \cam_d_0_data_reg[29] ,
    \cam_d_0_data_reg[30] ,
    indexes_lo_31,
    \cam_d_0_data_reg[32] ,
    \cam_d_0_data_reg[33] ,
    \cam_d_0_data_reg[34] ,
    \cam_d_0_data_reg[35] ,
    \cam_d_0_data_reg[36] ,
    \cam_d_0_data_reg[37] ,
    \cam_d_0_data_reg[38] ,
    indexes_lo_39,
    \cam_d_0_data_reg[40] ,
    \cam_d_0_data_reg[41] ,
    \cam_d_0_data_reg[42] ,
    \cam_d_0_data_reg[43] ,
    \cam_d_0_data_reg[44] ,
    \cam_d_0_data_reg[45] ,
    \cam_d_0_data_reg[46] ,
    indexes_lo_47,
    \cam_d_0_data_reg[48] ,
    \cam_d_0_data_reg[49] ,
    \cam_d_0_data_reg[50] ,
    \cam_d_0_data_reg[51] ,
    \cam_d_0_data_reg[52] ,
    \cam_d_0_data_reg[53] ,
    \cam_d_0_data_reg[54] ,
    indexes_lo_55,
    \cam_d_0_data_reg[56] ,
    \cam_d_0_data_reg[57] ,
    \cam_d_0_data_reg[58] ,
    \cam_d_0_data_reg[59] ,
    \cam_d_0_data_reg[60] ,
    \cam_d_0_data_reg[61] ,
    \cam_d_0_data_reg[62] ,
    \cam_d_0_data_reg[63] ,
    chiplink_auto_mbypass_out_a_bits_mask,
    resetn,
    full_reg_0,
    \counter_3_reg[3] ,
    \counter_3_reg[1] ,
    \ram_opcode_reg[1] ,
    \ram_param_reg[1]_0 ,
    \cam_d_0_data_reg[63]_0 ,
    E);
  output bundleOut_0_a_bits_mask_rdata_written_once;
  output bundleOut_0_a_bits_data_rdata_written_once;
  output full;
  output \bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ;
  output count_1;
  output repeat_sel_sel_sources_63;
  output repeat_sel_sel_sources_62;
  output repeat_sel_sel_sources_61;
  output repeat_sel_sel_sources_60;
  output repeat_sel_sel_sources_59;
  output repeat_sel_sel_sources_58;
  output repeat_sel_sel_sources_57;
  output repeat_sel_sel_sources_56;
  output repeat_sel_sel_sources_55;
  output repeat_sel_sel_sources_54;
  output repeat_sel_sel_sources_53;
  output repeat_sel_sel_sources_52;
  output repeat_sel_sel_sources_51;
  output repeat_sel_sel_sources_50;
  output repeat_sel_sel_sources_49;
  output repeat_sel_sel_sources_48;
  output repeat_sel_sel_sources_47;
  output repeat_sel_sel_sources_46;
  output repeat_sel_sel_sources_45;
  output repeat_sel_sel_sources_44;
  output repeat_sel_sel_sources_43;
  output repeat_sel_sel_sources_42;
  output repeat_sel_sel_sources_41;
  output repeat_sel_sel_sources_40;
  output repeat_sel_sel_sources_39;
  output repeat_sel_sel_sources_38;
  output repeat_sel_sel_sources_37;
  output repeat_sel_sel_sources_36;
  output repeat_sel_sel_sources_35;
  output repeat_sel_sel_sources_34;
  output repeat_sel_sel_sources_33;
  output repeat_sel_sel_sources_32;
  output repeat_sel_sel_sources_31;
  output repeat_sel_sel_sources_30;
  output repeat_sel_sel_sources_29;
  output repeat_sel_sel_sources_28;
  output repeat_sel_sel_sources_27;
  output repeat_sel_sel_sources_26;
  output repeat_sel_sel_sources_25;
  output repeat_sel_sel_sources_24;
  output repeat_sel_sel_sources_23;
  output repeat_sel_sel_sources_22;
  output repeat_sel_sel_sources_21;
  output repeat_sel_sel_sources_20;
  output repeat_sel_sel_sources_19;
  output repeat_sel_sel_sources_18;
  output repeat_sel_sel_sources_17;
  output repeat_sel_sel_sources_16;
  output repeat_sel_sel_sources_15;
  output repeat_sel_sel_sources_14;
  output repeat_sel_sel_sources_13;
  output repeat_sel_sel_sources_12;
  output repeat_sel_sel_sources_11;
  output repeat_sel_sel_sources_10;
  output repeat_sel_sel_sources_9;
  output repeat_sel_sel_sources_8;
  output repeat_sel_sel_sources_7;
  output repeat_sel_sel_sources_6;
  output repeat_sel_sel_sources_5;
  output repeat_sel_sel_sources_4;
  output repeat_sel_sel_sources_3;
  output repeat_sel_sel_sources_2;
  output repeat_sel_sel_sources_1;
  output repeat_sel_sel_sources_0;
  output repeat_count_reg_0;
  output [2:0]\ram_opcode_reg[2] ;
  output \bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ;
  output d_io_deq_bits_denied;
  output [0:0]\elts_1_beats_reg[0] ;
  output \counter_3_reg[2] ;
  output \counter_3_reg[0] ;
  output [2:0]chiplink_auto_mbypass_out_d_bits_size;
  output [31:0]D;
  output [31:0]\ram_data_reg[31] ;
  output [29:0]\ram_data_reg[31]_0 ;
  output repeat_index;
  output chiplink_auto_mbypass_out_d_bits_denied;
  output [5:0]\ram_source_reg[5] ;
  output [3:0]Q;
  output [0:0]\counter_3_reg[2]_0 ;
  output [1:0]\ram_param_reg[1] ;
  input atomics_auto_in_d_bits_denied;
  input clk;
  input resetn_0;
  input _GEN_6;
  input _GEN_4;
  input full_reg;
  input count_reg_0;
  input count_1_reg_0;
  input repeat_sel_sel_sources_63_reg_0;
  input repeat_sel_sel_sources_62_reg_0;
  input repeat_sel_sel_sources_61_reg_0;
  input repeat_sel_sel_sources_60_reg_0;
  input repeat_sel_sel_sources_59_reg_0;
  input repeat_sel_sel_sources_58_reg_0;
  input repeat_sel_sel_sources_57_reg_0;
  input repeat_sel_sel_sources_56_reg_0;
  input repeat_sel_sel_sources_55_reg_0;
  input repeat_sel_sel_sources_54_reg_0;
  input repeat_sel_sel_sources_53_reg_0;
  input repeat_sel_sel_sources_52_reg_0;
  input repeat_sel_sel_sources_51_reg_0;
  input repeat_sel_sel_sources_50_reg_0;
  input repeat_sel_sel_sources_49_reg_0;
  input repeat_sel_sel_sources_48_reg_0;
  input repeat_sel_sel_sources_47_reg_0;
  input repeat_sel_sel_sources_46_reg_0;
  input repeat_sel_sel_sources_45_reg_0;
  input repeat_sel_sel_sources_44_reg_0;
  input repeat_sel_sel_sources_43_reg_0;
  input repeat_sel_sel_sources_42_reg_0;
  input repeat_sel_sel_sources_41_reg_0;
  input repeat_sel_sel_sources_40_reg_0;
  input repeat_sel_sel_sources_39_reg_0;
  input repeat_sel_sel_sources_38_reg_0;
  input repeat_sel_sel_sources_37_reg_0;
  input repeat_sel_sel_sources_36_reg_0;
  input repeat_sel_sel_sources_35_reg_0;
  input repeat_sel_sel_sources_34_reg_0;
  input repeat_sel_sel_sources_33_reg_0;
  input repeat_sel_sel_sources_32_reg_0;
  input repeat_sel_sel_sources_31_reg_0;
  input repeat_sel_sel_sources_30_reg_0;
  input repeat_sel_sel_sources_29_reg_0;
  input repeat_sel_sel_sources_28_reg_0;
  input repeat_sel_sel_sources_27_reg_0;
  input repeat_sel_sel_sources_26_reg_0;
  input repeat_sel_sel_sources_25_reg_0;
  input repeat_sel_sel_sources_24_reg_0;
  input repeat_sel_sel_sources_23_reg_0;
  input repeat_sel_sel_sources_22_reg_0;
  input repeat_sel_sel_sources_21_reg_0;
  input repeat_sel_sel_sources_20_reg_0;
  input repeat_sel_sel_sources_19_reg_0;
  input repeat_sel_sel_sources_18_reg_0;
  input repeat_sel_sel_sources_17_reg_0;
  input repeat_sel_sel_sources_16_reg_0;
  input repeat_sel_sel_sources_15_reg_0;
  input repeat_sel_sel_sources_14_reg_0;
  input repeat_sel_sel_sources_13_reg_0;
  input repeat_sel_sel_sources_12_reg_0;
  input repeat_sel_sel_sources_11_reg_0;
  input repeat_sel_sel_sources_10_reg_0;
  input repeat_sel_sel_sources_9_reg_0;
  input repeat_sel_sel_sources_8_reg_0;
  input repeat_sel_sel_sources_7_reg_0;
  input repeat_sel_sel_sources_6_reg_0;
  input repeat_sel_sel_sources_5_reg_0;
  input repeat_sel_sel_sources_4_reg_0;
  input repeat_sel_sel_sources_3_reg_0;
  input repeat_sel_sel_sources_2_reg_0;
  input repeat_sel_sel_sources_1_reg_0;
  input repeat_sel_sel_sources_0_reg_0;
  input bypass_reg_rep;
  input maybe_full;
  input state_0_reg;
  input bypass_reg_rep_0;
  input ram_denied;
  input [2:0]xbar_auto_in_d_bits_size;
  input [0:0]\ram_size_reg[2] ;
  input [14:0]mbypass_auto_in_1_a_bits_data;
  input [16:0]chiplink_auto_mbypass_out_a_bits_data;
  input [6:0]xbar_auto_in_d_bits_source;
  input d_replace;
  input [2:0]xbar_auto_in_d_bits_opcode;
  input [0:0]\cam_d_0_data_reg[0] ;
  input [63:0]io_axi4_0_rdata;
  input muxStateEarly_0;
  input [0:0]\cam_d_0_data_reg[1] ;
  input [0:0]\cam_d_0_data_reg[2] ;
  input [0:0]\cam_d_0_data_reg[3] ;
  input [0:0]\cam_d_0_data_reg[4] ;
  input [0:0]\cam_d_0_data_reg[5] ;
  input [0:0]\cam_d_0_data_reg[6] ;
  input indexes_lo_7;
  input [0:0]\cam_d_0_data_reg[8] ;
  input [0:0]\cam_d_0_data_reg[9] ;
  input [0:0]\cam_d_0_data_reg[10] ;
  input [0:0]\cam_d_0_data_reg[11] ;
  input [0:0]\cam_d_0_data_reg[12] ;
  input [0:0]\cam_d_0_data_reg[13] ;
  input [0:0]\cam_d_0_data_reg[14] ;
  input indexes_lo_15;
  input [0:0]\cam_d_0_data_reg[16] ;
  input [0:0]\cam_d_0_data_reg[17] ;
  input [0:0]\cam_d_0_data_reg[18] ;
  input [0:0]\cam_d_0_data_reg[19] ;
  input [0:0]\cam_d_0_data_reg[20] ;
  input [0:0]\cam_d_0_data_reg[21] ;
  input [0:0]\cam_d_0_data_reg[22] ;
  input indexes_lo_23;
  input [0:0]\cam_d_0_data_reg[24] ;
  input [0:0]\cam_d_0_data_reg[25] ;
  input [0:0]\cam_d_0_data_reg[26] ;
  input [0:0]\cam_d_0_data_reg[27] ;
  input [0:0]\cam_d_0_data_reg[28] ;
  input [0:0]\cam_d_0_data_reg[29] ;
  input [0:0]\cam_d_0_data_reg[30] ;
  input indexes_lo_31;
  input [0:0]\cam_d_0_data_reg[32] ;
  input [0:0]\cam_d_0_data_reg[33] ;
  input [0:0]\cam_d_0_data_reg[34] ;
  input [0:0]\cam_d_0_data_reg[35] ;
  input [0:0]\cam_d_0_data_reg[36] ;
  input [0:0]\cam_d_0_data_reg[37] ;
  input [0:0]\cam_d_0_data_reg[38] ;
  input indexes_lo_39;
  input [0:0]\cam_d_0_data_reg[40] ;
  input [0:0]\cam_d_0_data_reg[41] ;
  input [0:0]\cam_d_0_data_reg[42] ;
  input [0:0]\cam_d_0_data_reg[43] ;
  input [0:0]\cam_d_0_data_reg[44] ;
  input [0:0]\cam_d_0_data_reg[45] ;
  input [0:0]\cam_d_0_data_reg[46] ;
  input indexes_lo_47;
  input [0:0]\cam_d_0_data_reg[48] ;
  input [0:0]\cam_d_0_data_reg[49] ;
  input [0:0]\cam_d_0_data_reg[50] ;
  input [0:0]\cam_d_0_data_reg[51] ;
  input [0:0]\cam_d_0_data_reg[52] ;
  input [0:0]\cam_d_0_data_reg[53] ;
  input [0:0]\cam_d_0_data_reg[54] ;
  input indexes_lo_55;
  input [0:0]\cam_d_0_data_reg[56] ;
  input [0:0]\cam_d_0_data_reg[57] ;
  input [0:0]\cam_d_0_data_reg[58] ;
  input [0:0]\cam_d_0_data_reg[59] ;
  input [0:0]\cam_d_0_data_reg[60] ;
  input [0:0]\cam_d_0_data_reg[61] ;
  input [0:0]\cam_d_0_data_reg[62] ;
  input [0:0]\cam_d_0_data_reg[63] ;
  input [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  input resetn;
  input full_reg_0;
  input [1:0]\counter_3_reg[3] ;
  input \counter_3_reg[1] ;
  input [2:0]\ram_opcode_reg[1] ;
  input [1:0]\ram_param_reg[1]_0 ;
  input [31:0]\cam_d_0_data_reg[63]_0 ;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire _GEN_4;
  wire _GEN_6;
  wire atomics_auto_in_d_bits_denied;
  wire [31:0]bundleOut_0_a_bits_data_rdata_0;
  wire \bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ;
  wire bundleOut_0_a_bits_data_rdata_written_once;
  wire [3:0]bundleOut_0_a_bits_mask_lo_1;
  wire \bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ;
  wire bundleOut_0_a_bits_mask_rdata_written_once;
  wire bypass_reg_rep;
  wire bypass_reg_rep_0;
  wire [0:0]\cam_d_0_data_reg[0] ;
  wire [0:0]\cam_d_0_data_reg[10] ;
  wire [0:0]\cam_d_0_data_reg[11] ;
  wire [0:0]\cam_d_0_data_reg[12] ;
  wire [0:0]\cam_d_0_data_reg[13] ;
  wire [0:0]\cam_d_0_data_reg[14] ;
  wire [0:0]\cam_d_0_data_reg[16] ;
  wire [0:0]\cam_d_0_data_reg[17] ;
  wire [0:0]\cam_d_0_data_reg[18] ;
  wire [0:0]\cam_d_0_data_reg[19] ;
  wire [0:0]\cam_d_0_data_reg[1] ;
  wire [0:0]\cam_d_0_data_reg[20] ;
  wire [0:0]\cam_d_0_data_reg[21] ;
  wire [0:0]\cam_d_0_data_reg[22] ;
  wire [0:0]\cam_d_0_data_reg[24] ;
  wire [0:0]\cam_d_0_data_reg[25] ;
  wire [0:0]\cam_d_0_data_reg[26] ;
  wire [0:0]\cam_d_0_data_reg[27] ;
  wire [0:0]\cam_d_0_data_reg[28] ;
  wire [0:0]\cam_d_0_data_reg[29] ;
  wire [0:0]\cam_d_0_data_reg[2] ;
  wire [0:0]\cam_d_0_data_reg[30] ;
  wire [0:0]\cam_d_0_data_reg[32] ;
  wire [0:0]\cam_d_0_data_reg[33] ;
  wire [0:0]\cam_d_0_data_reg[34] ;
  wire [0:0]\cam_d_0_data_reg[35] ;
  wire [0:0]\cam_d_0_data_reg[36] ;
  wire [0:0]\cam_d_0_data_reg[37] ;
  wire [0:0]\cam_d_0_data_reg[38] ;
  wire [0:0]\cam_d_0_data_reg[3] ;
  wire [0:0]\cam_d_0_data_reg[40] ;
  wire [0:0]\cam_d_0_data_reg[41] ;
  wire [0:0]\cam_d_0_data_reg[42] ;
  wire [0:0]\cam_d_0_data_reg[43] ;
  wire [0:0]\cam_d_0_data_reg[44] ;
  wire [0:0]\cam_d_0_data_reg[45] ;
  wire [0:0]\cam_d_0_data_reg[46] ;
  wire [0:0]\cam_d_0_data_reg[48] ;
  wire [0:0]\cam_d_0_data_reg[49] ;
  wire [0:0]\cam_d_0_data_reg[4] ;
  wire [0:0]\cam_d_0_data_reg[50] ;
  wire [0:0]\cam_d_0_data_reg[51] ;
  wire [0:0]\cam_d_0_data_reg[52] ;
  wire [0:0]\cam_d_0_data_reg[53] ;
  wire [0:0]\cam_d_0_data_reg[54] ;
  wire [0:0]\cam_d_0_data_reg[56] ;
  wire [0:0]\cam_d_0_data_reg[57] ;
  wire [0:0]\cam_d_0_data_reg[58] ;
  wire [0:0]\cam_d_0_data_reg[59] ;
  wire [0:0]\cam_d_0_data_reg[5] ;
  wire [0:0]\cam_d_0_data_reg[60] ;
  wire [0:0]\cam_d_0_data_reg[61] ;
  wire [0:0]\cam_d_0_data_reg[62] ;
  wire [0:0]\cam_d_0_data_reg[63] ;
  wire [31:0]\cam_d_0_data_reg[63]_0 ;
  wire [0:0]\cam_d_0_data_reg[6] ;
  wire [0:0]\cam_d_0_data_reg[8] ;
  wire [0:0]\cam_d_0_data_reg[9] ;
  wire [16:0]chiplink_auto_mbypass_out_a_bits_data;
  wire [3:0]chiplink_auto_mbypass_out_a_bits_mask;
  wire chiplink_auto_mbypass_out_d_bits_denied;
  wire [2:0]chiplink_auto_mbypass_out_d_bits_size;
  wire clk;
  wire count_1;
  wire count_1_reg_0;
  wire count_reg_0;
  wire \counter_3_reg[0] ;
  wire \counter_3_reg[1] ;
  wire \counter_3_reg[2] ;
  wire [0:0]\counter_3_reg[2]_0 ;
  wire [1:0]\counter_3_reg[3] ;
  wire d_io_deq_bits_denied;
  wire d_replace;
  wire [0:0]\elts_1_beats_reg[0] ;
  wire full;
  wire full_reg;
  wire full_reg_0;
  wire indexes_lo_15;
  wire indexes_lo_23;
  wire indexes_lo_31;
  wire indexes_lo_39;
  wire indexes_lo_47;
  wire indexes_lo_55;
  wire indexes_lo_7;
  wire [63:0]io_axi4_0_rdata;
  wire maybe_full;
  wire [14:0]mbypass_auto_in_1_a_bits_data;
  wire muxStateEarly_0;
  wire [31:0]\ram_data_reg[31] ;
  wire [29:0]\ram_data_reg[31]_0 ;
  wire ram_denied;
  wire [2:0]\ram_opcode_reg[1] ;
  wire [2:0]\ram_opcode_reg[2] ;
  wire [1:0]\ram_param_reg[1] ;
  wire [1:0]\ram_param_reg[1]_0 ;
  wire [0:0]\ram_size_reg[2] ;
  wire [5:0]\ram_source_reg[5] ;
  wire repeat_count_reg_0;
  wire repeat_count_reg_n_0;
  wire repeat_index;
  wire repeat_sel_sel_sources_0;
  wire repeat_sel_sel_sources_0_reg_0;
  wire repeat_sel_sel_sources_1;
  wire repeat_sel_sel_sources_10;
  wire repeat_sel_sel_sources_10_reg_0;
  wire repeat_sel_sel_sources_11;
  wire repeat_sel_sel_sources_11_reg_0;
  wire repeat_sel_sel_sources_12;
  wire repeat_sel_sel_sources_12_reg_0;
  wire repeat_sel_sel_sources_13;
  wire repeat_sel_sel_sources_13_reg_0;
  wire repeat_sel_sel_sources_14;
  wire repeat_sel_sel_sources_14_reg_0;
  wire repeat_sel_sel_sources_15;
  wire repeat_sel_sel_sources_15_reg_0;
  wire repeat_sel_sel_sources_16;
  wire repeat_sel_sel_sources_16_reg_0;
  wire repeat_sel_sel_sources_17;
  wire repeat_sel_sel_sources_17_reg_0;
  wire repeat_sel_sel_sources_18;
  wire repeat_sel_sel_sources_18_reg_0;
  wire repeat_sel_sel_sources_19;
  wire repeat_sel_sel_sources_19_reg_0;
  wire repeat_sel_sel_sources_1_reg_0;
  wire repeat_sel_sel_sources_2;
  wire repeat_sel_sel_sources_20;
  wire repeat_sel_sel_sources_20_reg_0;
  wire repeat_sel_sel_sources_21;
  wire repeat_sel_sel_sources_21_reg_0;
  wire repeat_sel_sel_sources_22;
  wire repeat_sel_sel_sources_22_reg_0;
  wire repeat_sel_sel_sources_23;
  wire repeat_sel_sel_sources_23_reg_0;
  wire repeat_sel_sel_sources_24;
  wire repeat_sel_sel_sources_24_reg_0;
  wire repeat_sel_sel_sources_25;
  wire repeat_sel_sel_sources_25_reg_0;
  wire repeat_sel_sel_sources_26;
  wire repeat_sel_sel_sources_26_reg_0;
  wire repeat_sel_sel_sources_27;
  wire repeat_sel_sel_sources_27_reg_0;
  wire repeat_sel_sel_sources_28;
  wire repeat_sel_sel_sources_28_reg_0;
  wire repeat_sel_sel_sources_29;
  wire repeat_sel_sel_sources_29_reg_0;
  wire repeat_sel_sel_sources_2_reg_0;
  wire repeat_sel_sel_sources_3;
  wire repeat_sel_sel_sources_30;
  wire repeat_sel_sel_sources_30_reg_0;
  wire repeat_sel_sel_sources_31;
  wire repeat_sel_sel_sources_31_reg_0;
  wire repeat_sel_sel_sources_32;
  wire repeat_sel_sel_sources_32_reg_0;
  wire repeat_sel_sel_sources_33;
  wire repeat_sel_sel_sources_33_reg_0;
  wire repeat_sel_sel_sources_34;
  wire repeat_sel_sel_sources_34_reg_0;
  wire repeat_sel_sel_sources_35;
  wire repeat_sel_sel_sources_35_reg_0;
  wire repeat_sel_sel_sources_36;
  wire repeat_sel_sel_sources_36_reg_0;
  wire repeat_sel_sel_sources_37;
  wire repeat_sel_sel_sources_37_reg_0;
  wire repeat_sel_sel_sources_38;
  wire repeat_sel_sel_sources_38_reg_0;
  wire repeat_sel_sel_sources_39;
  wire repeat_sel_sel_sources_39_reg_0;
  wire repeat_sel_sel_sources_3_reg_0;
  wire repeat_sel_sel_sources_4;
  wire repeat_sel_sel_sources_40;
  wire repeat_sel_sel_sources_40_reg_0;
  wire repeat_sel_sel_sources_41;
  wire repeat_sel_sel_sources_41_reg_0;
  wire repeat_sel_sel_sources_42;
  wire repeat_sel_sel_sources_42_reg_0;
  wire repeat_sel_sel_sources_43;
  wire repeat_sel_sel_sources_43_reg_0;
  wire repeat_sel_sel_sources_44;
  wire repeat_sel_sel_sources_44_reg_0;
  wire repeat_sel_sel_sources_45;
  wire repeat_sel_sel_sources_45_reg_0;
  wire repeat_sel_sel_sources_46;
  wire repeat_sel_sel_sources_46_reg_0;
  wire repeat_sel_sel_sources_47;
  wire repeat_sel_sel_sources_47_reg_0;
  wire repeat_sel_sel_sources_48;
  wire repeat_sel_sel_sources_48_reg_0;
  wire repeat_sel_sel_sources_49;
  wire repeat_sel_sel_sources_49_reg_0;
  wire repeat_sel_sel_sources_4_reg_0;
  wire repeat_sel_sel_sources_5;
  wire repeat_sel_sel_sources_50;
  wire repeat_sel_sel_sources_50_reg_0;
  wire repeat_sel_sel_sources_51;
  wire repeat_sel_sel_sources_51_reg_0;
  wire repeat_sel_sel_sources_52;
  wire repeat_sel_sel_sources_52_reg_0;
  wire repeat_sel_sel_sources_53;
  wire repeat_sel_sel_sources_53_reg_0;
  wire repeat_sel_sel_sources_54;
  wire repeat_sel_sel_sources_54_reg_0;
  wire repeat_sel_sel_sources_55;
  wire repeat_sel_sel_sources_55_reg_0;
  wire repeat_sel_sel_sources_56;
  wire repeat_sel_sel_sources_56_reg_0;
  wire repeat_sel_sel_sources_57;
  wire repeat_sel_sel_sources_57_reg_0;
  wire repeat_sel_sel_sources_58;
  wire repeat_sel_sel_sources_58_reg_0;
  wire repeat_sel_sel_sources_59;
  wire repeat_sel_sel_sources_59_reg_0;
  wire repeat_sel_sel_sources_5_reg_0;
  wire repeat_sel_sel_sources_6;
  wire repeat_sel_sel_sources_60;
  wire repeat_sel_sel_sources_60_reg_0;
  wire repeat_sel_sel_sources_61;
  wire repeat_sel_sel_sources_61_reg_0;
  wire repeat_sel_sel_sources_62;
  wire repeat_sel_sel_sources_62_reg_0;
  wire repeat_sel_sel_sources_63;
  wire repeat_sel_sel_sources_63_reg_0;
  wire repeat_sel_sel_sources_6_reg_0;
  wire repeat_sel_sel_sources_7;
  wire repeat_sel_sel_sources_7_reg_0;
  wire repeat_sel_sel_sources_8;
  wire repeat_sel_sel_sources_8_reg_0;
  wire repeat_sel_sel_sources_9;
  wire repeat_sel_sel_sources_9_reg_0;
  wire repeated_repeater_n_82;
  wire resetn;
  wire resetn_0;
  wire state_0_reg;
  wire [2:0]xbar_auto_in_d_bits_opcode;
  wire [2:0]xbar_auto_in_d_bits_size;
  wire [6:0]xbar_auto_in_d_bits_source;

  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(bundleOut_0_a_bits_data_rdata_0[0]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(bundleOut_0_a_bits_data_rdata_0[10]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(bundleOut_0_a_bits_data_rdata_0[11]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(bundleOut_0_a_bits_data_rdata_0[12]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(bundleOut_0_a_bits_data_rdata_0[13]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(bundleOut_0_a_bits_data_rdata_0[14]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(bundleOut_0_a_bits_data_rdata_0[15]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(bundleOut_0_a_bits_data_rdata_0[16]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(bundleOut_0_a_bits_data_rdata_0[17]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(bundleOut_0_a_bits_data_rdata_0[18]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(bundleOut_0_a_bits_data_rdata_0[19]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(bundleOut_0_a_bits_data_rdata_0[1]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(bundleOut_0_a_bits_data_rdata_0[20]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(bundleOut_0_a_bits_data_rdata_0[21]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(bundleOut_0_a_bits_data_rdata_0[22]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(bundleOut_0_a_bits_data_rdata_0[23]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(bundleOut_0_a_bits_data_rdata_0[24]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(bundleOut_0_a_bits_data_rdata_0[25]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(bundleOut_0_a_bits_data_rdata_0[26]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(bundleOut_0_a_bits_data_rdata_0[27]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(bundleOut_0_a_bits_data_rdata_0[28]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(bundleOut_0_a_bits_data_rdata_0[29]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(bundleOut_0_a_bits_data_rdata_0[2]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(bundleOut_0_a_bits_data_rdata_0[30]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(bundleOut_0_a_bits_data_rdata_0[31]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(bundleOut_0_a_bits_data_rdata_0[3]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(bundleOut_0_a_bits_data_rdata_0[4]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(bundleOut_0_a_bits_data_rdata_0[5]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(bundleOut_0_a_bits_data_rdata_0[6]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(bundleOut_0_a_bits_data_rdata_0[7]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(bundleOut_0_a_bits_data_rdata_0[8]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_data_rdata_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(bundleOut_0_a_bits_data_rdata_0[9]),
        .R(1'b0));
  FDRE bundleOut_0_a_bits_data_rdata_written_once_reg
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_4),
        .Q(bundleOut_0_a_bits_data_rdata_written_once),
        .R(resetn_0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bundleOut_0_a_bits_mask_rdata_0[0]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[0]),
        .I1(\bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ),
        .I2(Q[0]),
        .O(bundleOut_0_a_bits_mask_lo_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bundleOut_0_a_bits_mask_rdata_0[1]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[1]),
        .I1(\bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ),
        .I2(Q[1]),
        .O(bundleOut_0_a_bits_mask_lo_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bundleOut_0_a_bits_mask_rdata_0[2]_i_1 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[2]),
        .I1(\bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ),
        .I2(Q[2]),
        .O(bundleOut_0_a_bits_mask_lo_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bundleOut_0_a_bits_mask_rdata_0[3]_i_2 
       (.I0(chiplink_auto_mbypass_out_a_bits_mask[3]),
        .I1(\bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ),
        .I2(Q[3]),
        .O(bundleOut_0_a_bits_mask_lo_1[3]));
  FDRE \bundleOut_0_a_bits_mask_rdata_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(bundleOut_0_a_bits_mask_lo_1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_mask_rdata_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(bundleOut_0_a_bits_mask_lo_1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_mask_rdata_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(bundleOut_0_a_bits_mask_lo_1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \bundleOut_0_a_bits_mask_rdata_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(bundleOut_0_a_bits_mask_lo_1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE bundleOut_0_a_bits_mask_rdata_written_once_reg
       (.C(clk),
        .CE(1'b1),
        .D(_GEN_6),
        .Q(bundleOut_0_a_bits_mask_rdata_written_once),
        .R(resetn_0));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[0]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[0]),
        .I4(bundleOut_0_a_bits_data_rdata_0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[10]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[0]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[11]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[1]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[12]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[2]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[13]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[3]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[14]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[10]),
        .I4(bundleOut_0_a_bits_data_rdata_0[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[15]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[11]),
        .I4(bundleOut_0_a_bits_data_rdata_0[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[16]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[12]),
        .I4(bundleOut_0_a_bits_data_rdata_0[16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[17]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[13]),
        .I4(bundleOut_0_a_bits_data_rdata_0[17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[18]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[14]),
        .I4(bundleOut_0_a_bits_data_rdata_0[18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[19]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[15]),
        .I4(bundleOut_0_a_bits_data_rdata_0[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[1]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[1]),
        .I4(bundleOut_0_a_bits_data_rdata_0[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[20]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[16]),
        .I4(bundleOut_0_a_bits_data_rdata_0[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[21]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[4]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[22]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[5]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[23]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[6]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[24]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[7]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[25]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[8]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[26]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[9]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[27]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[10]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[28]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[11]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[29]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[12]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[2]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[2]),
        .I4(bundleOut_0_a_bits_data_rdata_0[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[30]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[13]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h2020FF200000DF00)) 
    \cam_a_0_bits_data[31]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(mbypass_auto_in_1_a_bits_data[14]),
        .I4(bypass_reg_rep),
        .I5(bundleOut_0_a_bits_data_rdata_0[31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[3]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[3]),
        .I4(bundleOut_0_a_bits_data_rdata_0[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[4]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[4]),
        .I4(bundleOut_0_a_bits_data_rdata_0[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[5]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[5]),
        .I4(bundleOut_0_a_bits_data_rdata_0[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[6]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[6]),
        .I4(bundleOut_0_a_bits_data_rdata_0[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[7]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[7]),
        .I4(bundleOut_0_a_bits_data_rdata_0[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[8]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[8]),
        .I4(bundleOut_0_a_bits_data_rdata_0[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \cam_a_0_bits_data[9]_i_1 
       (.I0(bundleOut_0_a_bits_data_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .I3(chiplink_auto_mbypass_out_a_bits_data[9]),
        .I4(bundleOut_0_a_bits_data_rdata_0[9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hDF)) 
    \cam_a_0_bits_mask[3]_i_2 
       (.I0(bundleOut_0_a_bits_mask_rdata_written_once),
        .I1(bypass_reg_rep_0),
        .I2(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .O(\bundleOut_0_a_bits_mask_rdata_0_reg[0]_0 ));
  FDRE count_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_1_reg_0),
        .Q(count_1),
        .R(1'b0));
  FDRE count_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_reg_0),
        .Q(\bundleOut_0_a_bits_data_rdata_0_reg[21]_0 ),
        .R(1'b0));
  FDRE repeat_count_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeated_repeater_n_82),
        .Q(repeat_count_reg_n_0),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_0_reg_0),
        .Q(repeat_sel_sel_sources_0),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_10_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_10_reg_0),
        .Q(repeat_sel_sel_sources_10),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_11_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_11_reg_0),
        .Q(repeat_sel_sel_sources_11),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_12_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_12_reg_0),
        .Q(repeat_sel_sel_sources_12),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_13_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_13_reg_0),
        .Q(repeat_sel_sel_sources_13),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_14_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_14_reg_0),
        .Q(repeat_sel_sel_sources_14),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_15_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_15_reg_0),
        .Q(repeat_sel_sel_sources_15),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_16_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_16_reg_0),
        .Q(repeat_sel_sel_sources_16),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_17_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_17_reg_0),
        .Q(repeat_sel_sel_sources_17),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_18_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_18_reg_0),
        .Q(repeat_sel_sel_sources_18),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_19_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_19_reg_0),
        .Q(repeat_sel_sel_sources_19),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_1_reg_0),
        .Q(repeat_sel_sel_sources_1),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_20_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_20_reg_0),
        .Q(repeat_sel_sel_sources_20),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_21_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_21_reg_0),
        .Q(repeat_sel_sel_sources_21),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_22_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_22_reg_0),
        .Q(repeat_sel_sel_sources_22),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_23_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_23_reg_0),
        .Q(repeat_sel_sel_sources_23),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_24_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_24_reg_0),
        .Q(repeat_sel_sel_sources_24),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_25_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_25_reg_0),
        .Q(repeat_sel_sel_sources_25),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_26_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_26_reg_0),
        .Q(repeat_sel_sel_sources_26),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_27_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_27_reg_0),
        .Q(repeat_sel_sel_sources_27),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_28_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_28_reg_0),
        .Q(repeat_sel_sel_sources_28),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_29_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_29_reg_0),
        .Q(repeat_sel_sel_sources_29),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_2_reg_0),
        .Q(repeat_sel_sel_sources_2),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_30_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_30_reg_0),
        .Q(repeat_sel_sel_sources_30),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_31_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_31_reg_0),
        .Q(repeat_sel_sel_sources_31),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_32_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_32_reg_0),
        .Q(repeat_sel_sel_sources_32),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_33_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_33_reg_0),
        .Q(repeat_sel_sel_sources_33),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_34_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_34_reg_0),
        .Q(repeat_sel_sel_sources_34),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_35_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_35_reg_0),
        .Q(repeat_sel_sel_sources_35),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_36_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_36_reg_0),
        .Q(repeat_sel_sel_sources_36),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_37_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_37_reg_0),
        .Q(repeat_sel_sel_sources_37),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_38_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_38_reg_0),
        .Q(repeat_sel_sel_sources_38),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_39_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_39_reg_0),
        .Q(repeat_sel_sel_sources_39),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_3_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_3_reg_0),
        .Q(repeat_sel_sel_sources_3),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_40_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_40_reg_0),
        .Q(repeat_sel_sel_sources_40),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_41_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_41_reg_0),
        .Q(repeat_sel_sel_sources_41),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_42_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_42_reg_0),
        .Q(repeat_sel_sel_sources_42),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_43_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_43_reg_0),
        .Q(repeat_sel_sel_sources_43),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_44_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_44_reg_0),
        .Q(repeat_sel_sel_sources_44),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_45_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_45_reg_0),
        .Q(repeat_sel_sel_sources_45),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_46_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_46_reg_0),
        .Q(repeat_sel_sel_sources_46),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_47_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_47_reg_0),
        .Q(repeat_sel_sel_sources_47),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_48_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_48_reg_0),
        .Q(repeat_sel_sel_sources_48),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_49_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_49_reg_0),
        .Q(repeat_sel_sel_sources_49),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_4_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_4_reg_0),
        .Q(repeat_sel_sel_sources_4),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_50_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_50_reg_0),
        .Q(repeat_sel_sel_sources_50),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_51_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_51_reg_0),
        .Q(repeat_sel_sel_sources_51),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_52_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_52_reg_0),
        .Q(repeat_sel_sel_sources_52),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_53_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_53_reg_0),
        .Q(repeat_sel_sel_sources_53),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_54_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_54_reg_0),
        .Q(repeat_sel_sel_sources_54),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_55_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_55_reg_0),
        .Q(repeat_sel_sel_sources_55),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_56_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_56_reg_0),
        .Q(repeat_sel_sel_sources_56),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_57_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_57_reg_0),
        .Q(repeat_sel_sel_sources_57),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_58_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_58_reg_0),
        .Q(repeat_sel_sel_sources_58),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_59_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_59_reg_0),
        .Q(repeat_sel_sel_sources_59),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_5_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_5_reg_0),
        .Q(repeat_sel_sel_sources_5),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_60_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_60_reg_0),
        .Q(repeat_sel_sel_sources_60),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_61_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_61_reg_0),
        .Q(repeat_sel_sel_sources_61),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_62_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_62_reg_0),
        .Q(repeat_sel_sel_sources_62),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_63_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_63_reg_0),
        .Q(repeat_sel_sel_sources_63),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_6_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_6_reg_0),
        .Q(repeat_sel_sel_sources_6),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_7_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_7_reg_0),
        .Q(repeat_sel_sel_sources_7),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_8_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_8_reg_0),
        .Q(repeat_sel_sel_sources_8),
        .R(1'b0));
  FDRE repeat_sel_sel_sources_9_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeat_sel_sel_sources_9_reg_0),
        .Q(repeat_sel_sel_sources_9),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_2 repeated_repeater
       (.atomics_auto_in_d_bits_denied(atomics_auto_in_d_bits_denied),
        .bypass_reg_rep(bypass_reg_rep),
        .\cam_d_0_data_reg[0] (\cam_d_0_data_reg[0] ),
        .\cam_d_0_data_reg[10] (\cam_d_0_data_reg[10] ),
        .\cam_d_0_data_reg[11] (\cam_d_0_data_reg[11] ),
        .\cam_d_0_data_reg[12] (\cam_d_0_data_reg[12] ),
        .\cam_d_0_data_reg[13] (\cam_d_0_data_reg[13] ),
        .\cam_d_0_data_reg[14] (\cam_d_0_data_reg[14] ),
        .\cam_d_0_data_reg[16] (\cam_d_0_data_reg[16] ),
        .\cam_d_0_data_reg[17] (\cam_d_0_data_reg[17] ),
        .\cam_d_0_data_reg[18] (\cam_d_0_data_reg[18] ),
        .\cam_d_0_data_reg[19] (\cam_d_0_data_reg[19] ),
        .\cam_d_0_data_reg[1] (\cam_d_0_data_reg[1] ),
        .\cam_d_0_data_reg[20] (\cam_d_0_data_reg[20] ),
        .\cam_d_0_data_reg[21] (\cam_d_0_data_reg[21] ),
        .\cam_d_0_data_reg[22] (\cam_d_0_data_reg[22] ),
        .\cam_d_0_data_reg[24] (\cam_d_0_data_reg[24] ),
        .\cam_d_0_data_reg[25] (\cam_d_0_data_reg[25] ),
        .\cam_d_0_data_reg[26] (\cam_d_0_data_reg[26] ),
        .\cam_d_0_data_reg[27] (\cam_d_0_data_reg[27] ),
        .\cam_d_0_data_reg[28] (\cam_d_0_data_reg[28] ),
        .\cam_d_0_data_reg[29] (\cam_d_0_data_reg[29] ),
        .\cam_d_0_data_reg[2] (\cam_d_0_data_reg[2] ),
        .\cam_d_0_data_reg[30] (\cam_d_0_data_reg[30] ),
        .\cam_d_0_data_reg[32] (\cam_d_0_data_reg[32] ),
        .\cam_d_0_data_reg[33] (\cam_d_0_data_reg[33] ),
        .\cam_d_0_data_reg[34] (\cam_d_0_data_reg[34] ),
        .\cam_d_0_data_reg[35] (\cam_d_0_data_reg[35] ),
        .\cam_d_0_data_reg[36] (\cam_d_0_data_reg[36] ),
        .\cam_d_0_data_reg[37] (\cam_d_0_data_reg[37] ),
        .\cam_d_0_data_reg[38] (\cam_d_0_data_reg[38] ),
        .\cam_d_0_data_reg[3] (\cam_d_0_data_reg[3] ),
        .\cam_d_0_data_reg[40] (\cam_d_0_data_reg[40] ),
        .\cam_d_0_data_reg[41] (\cam_d_0_data_reg[41] ),
        .\cam_d_0_data_reg[42] (\cam_d_0_data_reg[42] ),
        .\cam_d_0_data_reg[43] (\cam_d_0_data_reg[43] ),
        .\cam_d_0_data_reg[44] (\cam_d_0_data_reg[44] ),
        .\cam_d_0_data_reg[45] (\cam_d_0_data_reg[45] ),
        .\cam_d_0_data_reg[46] (\cam_d_0_data_reg[46] ),
        .\cam_d_0_data_reg[48] (\cam_d_0_data_reg[48] ),
        .\cam_d_0_data_reg[49] (\cam_d_0_data_reg[49] ),
        .\cam_d_0_data_reg[4] (\cam_d_0_data_reg[4] ),
        .\cam_d_0_data_reg[50] (\cam_d_0_data_reg[50] ),
        .\cam_d_0_data_reg[51] (\cam_d_0_data_reg[51] ),
        .\cam_d_0_data_reg[52] (\cam_d_0_data_reg[52] ),
        .\cam_d_0_data_reg[53] (\cam_d_0_data_reg[53] ),
        .\cam_d_0_data_reg[54] (\cam_d_0_data_reg[54] ),
        .\cam_d_0_data_reg[56] (\cam_d_0_data_reg[56] ),
        .\cam_d_0_data_reg[57] (\cam_d_0_data_reg[57] ),
        .\cam_d_0_data_reg[58] (\cam_d_0_data_reg[58] ),
        .\cam_d_0_data_reg[59] (\cam_d_0_data_reg[59] ),
        .\cam_d_0_data_reg[5] (\cam_d_0_data_reg[5] ),
        .\cam_d_0_data_reg[60] (\cam_d_0_data_reg[60] ),
        .\cam_d_0_data_reg[61] (\cam_d_0_data_reg[61] ),
        .\cam_d_0_data_reg[62] (\cam_d_0_data_reg[62] ),
        .\cam_d_0_data_reg[63] (\cam_d_0_data_reg[63] ),
        .\cam_d_0_data_reg[63]_0 (\cam_d_0_data_reg[63]_0 ),
        .\cam_d_0_data_reg[6] (\cam_d_0_data_reg[6] ),
        .\cam_d_0_data_reg[8] (\cam_d_0_data_reg[8] ),
        .\cam_d_0_data_reg[9] (\cam_d_0_data_reg[9] ),
        .chiplink_auto_mbypass_out_d_bits_denied(chiplink_auto_mbypass_out_d_bits_denied),
        .chiplink_auto_mbypass_out_d_bits_size(chiplink_auto_mbypass_out_d_bits_size[2]),
        .clk(clk),
        .\counter_3_reg[0] (\counter_3_reg[0] ),
        .\counter_3_reg[1] (\counter_3_reg[1] ),
        .\counter_3_reg[2] (\counter_3_reg[2] ),
        .\counter_3_reg[2]_0 (\counter_3_reg[2]_0 ),
        .\counter_3_reg[3] (\counter_3_reg[3] ),
        .d_io_deq_bits_denied(d_io_deq_bits_denied),
        .d_replace(d_replace),
        .\elts_1_beats_reg[0] (\elts_1_beats_reg[0] ),
        .full_reg_0(full_reg),
        .full_reg_1(full_reg_0),
        .indexes_lo_15(indexes_lo_15),
        .indexes_lo_23(indexes_lo_23),
        .indexes_lo_31(indexes_lo_31),
        .indexes_lo_39(indexes_lo_39),
        .indexes_lo_47(indexes_lo_47),
        .indexes_lo_55(indexes_lo_55),
        .indexes_lo_7(indexes_lo_7),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .maybe_full(maybe_full),
        .muxStateEarly_0(muxStateEarly_0),
        .\ram_data_reg[31] (\ram_data_reg[31] ),
        .\ram_data_reg[31]_0 (\ram_data_reg[31]_0 ),
        .\ram_data_reg[31]_1 (repeat_index),
        .ram_denied(ram_denied),
        .\ram_opcode_reg[0] (\ram_opcode_reg[2] [0]),
        .\ram_opcode_reg[1] (\ram_opcode_reg[1] ),
        .\ram_opcode_reg[2] (\ram_opcode_reg[2] [2:1]),
        .\ram_param_reg[1] (\ram_param_reg[1] ),
        .\ram_param_reg[1]_0 (\ram_param_reg[1]_0 ),
        .\ram_size_reg[0] (chiplink_auto_mbypass_out_d_bits_size[0]),
        .\ram_size_reg[1] (chiplink_auto_mbypass_out_d_bits_size[1]),
        .\ram_size_reg[2] (\ram_size_reg[2] ),
        .\ram_source_reg[0] (full),
        .\ram_source_reg[5] (\ram_source_reg[5] ),
        .repeat_count_reg(repeat_count_reg_0),
        .repeat_count_reg_0(repeated_repeater_n_82),
        .repeat_count_reg_1(repeat_count_reg_n_0),
        .repeat_sel_sel_sources_0(repeat_sel_sel_sources_0),
        .repeat_sel_sel_sources_1(repeat_sel_sel_sources_1),
        .repeat_sel_sel_sources_10(repeat_sel_sel_sources_10),
        .repeat_sel_sel_sources_11(repeat_sel_sel_sources_11),
        .repeat_sel_sel_sources_12(repeat_sel_sel_sources_12),
        .repeat_sel_sel_sources_13(repeat_sel_sel_sources_13),
        .repeat_sel_sel_sources_14(repeat_sel_sel_sources_14),
        .repeat_sel_sel_sources_15(repeat_sel_sel_sources_15),
        .repeat_sel_sel_sources_16(repeat_sel_sel_sources_16),
        .repeat_sel_sel_sources_17(repeat_sel_sel_sources_17),
        .repeat_sel_sel_sources_18(repeat_sel_sel_sources_18),
        .repeat_sel_sel_sources_19(repeat_sel_sel_sources_19),
        .repeat_sel_sel_sources_2(repeat_sel_sel_sources_2),
        .repeat_sel_sel_sources_20(repeat_sel_sel_sources_20),
        .repeat_sel_sel_sources_21(repeat_sel_sel_sources_21),
        .repeat_sel_sel_sources_22(repeat_sel_sel_sources_22),
        .repeat_sel_sel_sources_23(repeat_sel_sel_sources_23),
        .repeat_sel_sel_sources_24(repeat_sel_sel_sources_24),
        .repeat_sel_sel_sources_25(repeat_sel_sel_sources_25),
        .repeat_sel_sel_sources_26(repeat_sel_sel_sources_26),
        .repeat_sel_sel_sources_27(repeat_sel_sel_sources_27),
        .repeat_sel_sel_sources_28(repeat_sel_sel_sources_28),
        .repeat_sel_sel_sources_29(repeat_sel_sel_sources_29),
        .repeat_sel_sel_sources_3(repeat_sel_sel_sources_3),
        .repeat_sel_sel_sources_30(repeat_sel_sel_sources_30),
        .repeat_sel_sel_sources_31(repeat_sel_sel_sources_31),
        .repeat_sel_sel_sources_32(repeat_sel_sel_sources_32),
        .repeat_sel_sel_sources_33(repeat_sel_sel_sources_33),
        .repeat_sel_sel_sources_34(repeat_sel_sel_sources_34),
        .repeat_sel_sel_sources_35(repeat_sel_sel_sources_35),
        .repeat_sel_sel_sources_36(repeat_sel_sel_sources_36),
        .repeat_sel_sel_sources_37(repeat_sel_sel_sources_37),
        .repeat_sel_sel_sources_38(repeat_sel_sel_sources_38),
        .repeat_sel_sel_sources_39(repeat_sel_sel_sources_39),
        .repeat_sel_sel_sources_4(repeat_sel_sel_sources_4),
        .repeat_sel_sel_sources_40(repeat_sel_sel_sources_40),
        .repeat_sel_sel_sources_41(repeat_sel_sel_sources_41),
        .repeat_sel_sel_sources_42(repeat_sel_sel_sources_42),
        .repeat_sel_sel_sources_43(repeat_sel_sel_sources_43),
        .repeat_sel_sel_sources_44(repeat_sel_sel_sources_44),
        .repeat_sel_sel_sources_45(repeat_sel_sel_sources_45),
        .repeat_sel_sel_sources_46(repeat_sel_sel_sources_46),
        .repeat_sel_sel_sources_47(repeat_sel_sel_sources_47),
        .repeat_sel_sel_sources_48(repeat_sel_sel_sources_48),
        .repeat_sel_sel_sources_49(repeat_sel_sel_sources_49),
        .repeat_sel_sel_sources_5(repeat_sel_sel_sources_5),
        .repeat_sel_sel_sources_50(repeat_sel_sel_sources_50),
        .repeat_sel_sel_sources_51(repeat_sel_sel_sources_51),
        .repeat_sel_sel_sources_52(repeat_sel_sel_sources_52),
        .repeat_sel_sel_sources_53(repeat_sel_sel_sources_53),
        .repeat_sel_sel_sources_54(repeat_sel_sel_sources_54),
        .repeat_sel_sel_sources_55(repeat_sel_sel_sources_55),
        .repeat_sel_sel_sources_56(repeat_sel_sel_sources_56),
        .repeat_sel_sel_sources_57(repeat_sel_sel_sources_57),
        .repeat_sel_sel_sources_58(repeat_sel_sel_sources_58),
        .repeat_sel_sel_sources_59(repeat_sel_sel_sources_59),
        .repeat_sel_sel_sources_6(repeat_sel_sel_sources_6),
        .repeat_sel_sel_sources_60(repeat_sel_sel_sources_60),
        .repeat_sel_sel_sources_61(repeat_sel_sel_sources_61),
        .repeat_sel_sel_sources_62(repeat_sel_sel_sources_62),
        .repeat_sel_sel_sources_63(repeat_sel_sel_sources_63),
        .repeat_sel_sel_sources_7(repeat_sel_sel_sources_7),
        .repeat_sel_sel_sources_8(repeat_sel_sel_sources_8),
        .repeat_sel_sel_sources_9(repeat_sel_sel_sources_9),
        .resetn(resetn),
        .state_0_reg(state_0_reg),
        .xbar_auto_in_d_bits_opcode(xbar_auto_in_d_bits_opcode),
        .xbar_auto_in_d_bits_size(xbar_auto_in_d_bits_size),
        .xbar_auto_in_d_bits_source(xbar_auto_in_d_bits_source));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLWidthWidget_2
   (saved_param,
    \saved_param_reg[1] ,
    saved_size,
    full,
    full_0,
    saved_opcode,
    count,
    repeat_count_reg_0,
    repeat_count_1,
    E,
    \ram_size_reg[2] ,
    \ram_opcode_reg[2] ,
    \ram_source_reg[6] ,
    Q,
    \ram_source_reg[0] ,
    saved_source,
    bypass_reg_rep,
    mbypass_auto_in_1_c_bits_param,
    clk,
    \r_2_reg[0] ,
    \cdc_reg_reg[11] ,
    \cdc_reg_reg[10] ,
    \r_1_reg[0] ,
    count_reg_0,
    repeat_count_1_reg_0,
    maybe_full_reg,
    repeat_count_1_reg_1,
    hints_auto_in_c_valid,
    resetn,
    maybe_full,
    repeat_count_reg_1,
    repeat_count_reg_2,
    D,
    state_1_reg,
    \cam_a_0_bits_source_reg[6] ,
    xbar_auto_out_1_a_valid,
    maybe_full_reg_0,
    mbypass_auto_in_1_c_bits_source);
  output [1:0]saved_param;
  output \saved_param_reg[1] ;
  output [2:0]saved_size;
  output full;
  output full_0;
  output [0:0]saved_opcode;
  output count;
  output repeat_count_reg_0;
  output repeat_count_1;
  output [0:0]E;
  output [2:0]\ram_size_reg[2] ;
  output [2:0]\ram_opcode_reg[2] ;
  output [3:0]\ram_source_reg[6] ;
  output [2:0]Q;
  output [0:0]\ram_source_reg[0] ;
  output [2:0]saved_source;
  input bypass_reg_rep;
  input [0:0]mbypass_auto_in_1_c_bits_param;
  input clk;
  input \r_2_reg[0] ;
  input [1:0]\cdc_reg_reg[11] ;
  input \cdc_reg_reg[10] ;
  input \r_1_reg[0] ;
  input count_reg_0;
  input repeat_count_1_reg_0;
  input maybe_full_reg;
  input repeat_count_1_reg_1;
  input hints_auto_in_c_valid;
  input resetn;
  input maybe_full;
  input repeat_count_reg_1;
  input repeat_count_reg_2;
  input [2:0]D;
  input [2:0]state_1_reg;
  input [6:0]\cam_a_0_bits_source_reg[6] ;
  input xbar_auto_out_1_a_valid;
  input [0:0]maybe_full_reg_0;
  input [2:0]mbypass_auto_in_1_c_bits_source;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire bypass_reg_rep;
  wire [6:0]\cam_a_0_bits_source_reg[6] ;
  wire \cdc_reg_reg[10] ;
  wire [1:0]\cdc_reg_reg[11] ;
  wire clk;
  wire count;
  wire count_reg_0;
  wire full;
  wire full_0;
  wire hints_auto_in_c_valid;
  wire maybe_full;
  wire maybe_full_reg;
  wire [0:0]maybe_full_reg_0;
  wire [0:0]mbypass_auto_in_1_c_bits_param;
  wire [2:0]mbypass_auto_in_1_c_bits_source;
  wire \r_1_reg[0] ;
  wire \r_2_reg[0] ;
  wire [2:0]\ram_opcode_reg[2] ;
  wire [2:0]\ram_size_reg[2] ;
  wire [0:0]\ram_source_reg[0] ;
  wire [3:0]\ram_source_reg[6] ;
  wire repeat_count_1;
  wire repeat_count_1_reg_0;
  wire repeat_count_1_reg_1;
  wire repeat_count_reg_0;
  wire repeat_count_reg_1;
  wire repeat_count_reg_2;
  wire repeated_repeater_1_n_9;
  wire repeated_repeater_n_11;
  wire resetn;
  wire [0:0]saved_opcode;
  wire [1:0]saved_param;
  wire \saved_param_reg[1] ;
  wire [2:0]saved_size;
  wire [2:0]saved_source;
  wire [2:0]state_1_reg;
  wire xbar_auto_out_1_a_valid;

  FDRE count_reg
       (.C(clk),
        .CE(1'b1),
        .D(count_reg_0),
        .Q(count),
        .R(1'b0));
  FDRE repeat_count_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeated_repeater_1_n_9),
        .Q(repeat_count_1),
        .R(1'b0));
  FDRE repeat_count_reg
       (.C(clk),
        .CE(1'b1),
        .D(repeated_repeater_n_11),
        .Q(repeat_count_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_4 repeated_repeater
       (.D(D),
        .Q(Q),
        .\cam_a_0_bits_source_reg[6] (\cam_a_0_bits_source_reg[6] ),
        .clk(clk),
        .full_reg_0(full),
        .maybe_full(maybe_full),
        .maybe_full_reg(maybe_full_reg_0),
        .\ram_opcode_reg[2] (\ram_opcode_reg[2] ),
        .\ram_size_reg[2] (\ram_size_reg[2] ),
        .\ram_source_reg[0] (\ram_source_reg[0] ),
        .\ram_source_reg[6] (\ram_source_reg[6] ),
        .repeat_count_reg(repeated_repeater_n_11),
        .repeat_count_reg_0(repeat_count_reg_0),
        .repeat_count_reg_1(repeat_count_reg_1),
        .repeat_count_reg_2(repeat_count_reg_2),
        .resetn(resetn),
        .state_1_reg(state_1_reg),
        .xbar_auto_out_1_a_valid(xbar_auto_out_1_a_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_Repeater_5 repeated_repeater_1
       (.E(E),
        .bypass_reg_rep(bypass_reg_rep),
        .\cdc_reg_reg[10] (\cdc_reg_reg[10] ),
        .\cdc_reg_reg[11] (\cdc_reg_reg[11] ),
        .clk(clk),
        .hints_auto_in_c_valid(hints_auto_in_c_valid),
        .maybe_full_reg(maybe_full_reg),
        .mbypass_auto_in_1_c_bits_param(mbypass_auto_in_1_c_bits_param),
        .mbypass_auto_in_1_c_bits_source(mbypass_auto_in_1_c_bits_source),
        .\r_1_reg[0] (\r_1_reg[0] ),
        .\r_2_reg[0] (\r_2_reg[0] ),
        .\ram_source_reg[1] (full_0),
        .repeat_count_1(repeat_count_1),
        .repeat_count_1_reg(repeated_repeater_1_n_9),
        .repeat_count_1_reg_0(repeat_count_1_reg_0),
        .repeat_count_1_reg_1(repeat_count_1_reg_1),
        .resetn(resetn),
        .saved_opcode(saved_opcode),
        .saved_param(saved_param),
        .\saved_param_reg[1]_0 (\saved_param_reg[1] ),
        .saved_size(saved_size),
        .saved_source(saved_source));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLXbar
   (muxStateEarly_1,
    muxStateEarly_0,
    \saved_opcode_reg[2] ,
    \d_first_counter_reg[0] ,
    \readys_mask_reg[0]_0 ,
    \count_7_reg[1] ,
    count_reg,
    \saved_opcode_reg[1] ,
    xbar_auto_in_d_bits_opcode,
    xbar_auto_in_d_bits_source,
    atomics_auto_in_d_bits_denied,
    cam_d_0_denied_reg,
    \d_first_counter_reg[2] ,
    xbar_auto_in_d_bits_size,
    \beatsLeft_reg[0]_0 ,
    count_9_reg,
    count_17_reg,
    \d_first_counter_reg[0]_0 ,
    \d_first_counter_reg[1] ,
    \cam_d_0_data_reg[63] ,
    \cam_d_0_data_reg[63]_0 ,
    state_1_reg_0,
    \d_first_counter_reg[1]_0 ,
    flight_113_reg,
    flight_114_reg,
    flight_17_reg,
    flight_18_reg,
    resetn_0,
    clk,
    d_drop,
    count_reg_0,
    xbar_auto_out_0_d_valid,
    xbar_auto_in_d_ready,
    d_replace,
    io_axi4_0_bvalid,
    xbar_auto_out_0_d_bits_opcode,
    io_axi4_0_rvalid,
    state_1_reg_1,
    xbar_auto_out_0_d_bits_denied,
    cam_d_0_denied,
    cam_d_0_data,
    \ram_size_reg[0] ,
    \ram_opcode_reg[2] ,
    \ram_size_reg[1] ,
    io_axi4_0_rid,
    io_axi4_0_bid,
    d_sel_shiftAmount,
    io_axi4_0_rlast,
    \d_first_counter_reg[0]_1 ,
    resetn,
    d_first,
    \d_first_counter_reg[1]_1 ,
    \d_first_counter_reg[2]_0 ,
    \cam_a_0_bits_source_reg[6] ,
    err_auto_in_d_bits_opcode,
    err_auto_in_d_bits_size,
    xbar_auto_out_0_d_bits_size,
    \ram_source_reg[6] ,
    xbar_auto_out_0_d_bits_source,
    \d_first_counter_reg[2]_1 ,
    \d_first_counter_reg[1]_2 ,
    \d_first_counter_reg[0]_2 ,
    \ram_opcode_reg[2]_0 );
  output muxStateEarly_1;
  output muxStateEarly_0;
  output \saved_opcode_reg[2] ;
  output \d_first_counter_reg[0] ;
  output \readys_mask_reg[0]_0 ;
  output \count_7_reg[1] ;
  output count_reg;
  output [1:0]\saved_opcode_reg[1] ;
  output [0:0]xbar_auto_in_d_bits_opcode;
  output [3:0]xbar_auto_in_d_bits_source;
  output atomics_auto_in_d_bits_denied;
  output cam_d_0_denied_reg;
  output \d_first_counter_reg[2] ;
  output [2:0]xbar_auto_in_d_bits_size;
  output \beatsLeft_reg[0]_0 ;
  output count_9_reg;
  output count_17_reg;
  output \d_first_counter_reg[0]_0 ;
  output \d_first_counter_reg[1] ;
  output \cam_d_0_data_reg[63] ;
  output \cam_d_0_data_reg[63]_0 ;
  output state_1_reg_0;
  output \d_first_counter_reg[1]_0 ;
  output flight_113_reg;
  output flight_114_reg;
  output flight_17_reg;
  output flight_18_reg;
  input resetn_0;
  input clk;
  input d_drop;
  input count_reg_0;
  input xbar_auto_out_0_d_valid;
  input xbar_auto_in_d_ready;
  input d_replace;
  input io_axi4_0_bvalid;
  input [0:0]xbar_auto_out_0_d_bits_opcode;
  input io_axi4_0_rvalid;
  input state_1_reg_1;
  input xbar_auto_out_0_d_bits_denied;
  input cam_d_0_denied;
  input cam_d_0_data;
  input \ram_size_reg[0] ;
  input \ram_opcode_reg[2] ;
  input \ram_size_reg[1] ;
  input [0:0]io_axi4_0_rid;
  input [0:0]io_axi4_0_bid;
  input [0:0]d_sel_shiftAmount;
  input io_axi4_0_rlast;
  input \d_first_counter_reg[0]_1 ;
  input resetn;
  input d_first;
  input \d_first_counter_reg[1]_1 ;
  input \d_first_counter_reg[2]_0 ;
  input [1:0]\cam_a_0_bits_source_reg[6] ;
  input [0:0]err_auto_in_d_bits_opcode;
  input [2:0]err_auto_in_d_bits_size;
  input [2:0]xbar_auto_out_0_d_bits_size;
  input [3:0]\ram_source_reg[6] ;
  input [3:0]xbar_auto_out_0_d_bits_source;
  input \d_first_counter_reg[2]_1 ;
  input \d_first_counter_reg[1]_2 ;
  input \d_first_counter_reg[0]_2 ;
  input [0:0]\ram_opcode_reg[2]_0 ;

  wire [0:0]_readys_mask_T;
  wire atomics_auto_in_d_bits_denied;
  wire [2:0]beatsLeft;
  wire \beatsLeft[0]_i_1__2_n_0 ;
  wire \beatsLeft[1]_i_1__2_n_0 ;
  wire \beatsLeft[2]_i_1__2_n_0 ;
  wire \beatsLeft_reg[0]_0 ;
  wire [1:0]\cam_a_0_bits_source_reg[6] ;
  wire cam_d_0_data;
  wire \cam_d_0_data_reg[63] ;
  wire \cam_d_0_data_reg[63]_0 ;
  wire cam_d_0_denied;
  wire cam_d_0_denied_reg;
  wire clk;
  wire count_17_reg;
  wire count_23_i_4_n_0;
  wire \count_7_reg[1] ;
  wire count_9_reg;
  wire count_reg;
  wire count_reg_0;
  wire d_drop;
  wire d_first;
  wire \d_first_counter[1]_i_2_n_0 ;
  wire \d_first_counter_reg[0] ;
  wire \d_first_counter_reg[0]_0 ;
  wire \d_first_counter_reg[0]_1 ;
  wire \d_first_counter_reg[0]_2 ;
  wire \d_first_counter_reg[1] ;
  wire \d_first_counter_reg[1]_0 ;
  wire \d_first_counter_reg[1]_1 ;
  wire \d_first_counter_reg[1]_2 ;
  wire \d_first_counter_reg[2] ;
  wire \d_first_counter_reg[2]_0 ;
  wire \d_first_counter_reg[2]_1 ;
  wire d_replace;
  wire [0:0]d_sel_shiftAmount;
  wire [0:0]err_auto_in_d_bits_opcode;
  wire [2:0]err_auto_in_d_bits_size;
  wire flight_113_reg;
  wire flight_114_reg;
  wire flight_17_reg;
  wire flight_18_reg;
  wire [0:0]io_axi4_0_bid;
  wire io_axi4_0_bready_INST_0_i_3_n_0;
  wire io_axi4_0_bvalid;
  wire [0:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rvalid;
  wire muxStateEarly_0;
  wire muxStateEarly_1;
  wire \ram_opcode_reg[2] ;
  wire [0:0]\ram_opcode_reg[2]_0 ;
  wire \ram_size_reg[0] ;
  wire \ram_size_reg[1] ;
  wire [3:0]\ram_source_reg[6] ;
  wire [1:0]readys_mask;
  wire \readys_mask[0]_i_1_n_0 ;
  wire \readys_mask[1]_i_1_n_0 ;
  wire \readys_mask_reg[0]_0 ;
  wire resetn;
  wire resetn_0;
  wire [1:0]\saved_opcode_reg[1] ;
  wire \saved_opcode_reg[2] ;
  wire state_0;
  wire state_1;
  wire state_1_reg_0;
  wire state_1_reg_1;
  wire [0:0]xbar_auto_in_d_bits_opcode;
  wire [2:0]xbar_auto_in_d_bits_size;
  wire [3:0]xbar_auto_in_d_bits_source;
  wire xbar_auto_in_d_ready;
  wire xbar_auto_out_0_d_bits_denied;
  wire [0:0]xbar_auto_out_0_d_bits_opcode;
  wire [2:0]xbar_auto_out_0_d_bits_size;
  wire [3:0]xbar_auto_out_0_d_bits_source;
  wire xbar_auto_out_0_d_valid;

  LUT5 #(
    .INIT(32'h6F6F6F60)) 
    \beatsLeft[0]_i_1__2 
       (.I0(\d_first_counter_reg[0] ),
        .I1(beatsLeft[0]),
        .I2(\readys_mask_reg[0]_0 ),
        .I3(\ram_opcode_reg[2] ),
        .I4(\beatsLeft_reg[0]_0 ),
        .O(\beatsLeft[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \beatsLeft[0]_i_3 
       (.I0(_readys_mask_T),
        .I1(xbar_auto_out_0_d_bits_size[2]),
        .I2(xbar_auto_out_0_d_bits_opcode),
        .O(\beatsLeft_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hC6FFC600)) 
    \beatsLeft[1]_i_1__2 
       (.I0(\d_first_counter_reg[0] ),
        .I1(beatsLeft[1]),
        .I2(beatsLeft[0]),
        .I3(\readys_mask_reg[0]_0 ),
        .I4(\ram_size_reg[0] ),
        .O(\beatsLeft[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \beatsLeft[1]_i_2__2 
       (.I0(beatsLeft[0]),
        .I1(beatsLeft[1]),
        .I2(beatsLeft[2]),
        .I3(xbar_auto_in_d_ready),
        .O(\readys_mask_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'hFFFDCCCC)) 
    \beatsLeft[2]_i_1__2 
       (.I0(\d_first_counter_reg[0] ),
        .I1(\ram_size_reg[1] ),
        .I2(beatsLeft[1]),
        .I3(beatsLeft[0]),
        .I4(beatsLeft[2]),
        .O(\beatsLeft[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A888A8A0A800A8)) 
    \beatsLeft[2]_i_2__1 
       (.I0(xbar_auto_in_d_ready),
        .I1(count_reg_0),
        .I2(xbar_auto_out_0_d_valid),
        .I3(io_axi4_0_bready_INST_0_i_3_n_0),
        .I4(state_0),
        .I5(state_1),
        .O(\d_first_counter_reg[0] ));
  FDRE \beatsLeft_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[0]_i_1__2_n_0 ),
        .Q(beatsLeft[0]),
        .R(resetn_0));
  FDRE \beatsLeft_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[1]_i_1__2_n_0 ),
        .Q(beatsLeft[1]),
        .R(resetn_0));
  FDRE \beatsLeft_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[2]_i_1__2_n_0 ),
        .Q(beatsLeft[2]),
        .R(resetn_0));
  LUT2 #(
    .INIT(4'h9)) 
    \cam_d_0_data[63]_i_5 
       (.I0(xbar_auto_in_d_bits_source[0]),
        .I1(\cam_a_0_bits_source_reg[6] [0]),
        .O(\cam_d_0_data_reg[63]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cam_d_0_data[63]_i_8 
       (.I0(xbar_auto_in_d_bits_source[3]),
        .I1(\cam_a_0_bits_source_reg[6] [1]),
        .O(\cam_d_0_data_reg[63] ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    cam_d_0_denied_i_1
       (.I0(state_1_reg_1),
        .I1(muxStateEarly_1),
        .I2(muxStateEarly_0),
        .I3(xbar_auto_out_0_d_bits_denied),
        .I4(cam_d_0_data),
        .I5(cam_d_0_denied),
        .O(cam_d_0_denied_reg));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'hFFFFBABF)) 
    count_16_i_4
       (.I0(count_23_i_4_n_0),
        .I1(io_axi4_0_rid),
        .I2(xbar_auto_out_0_d_bits_opcode),
        .I3(io_axi4_0_bid),
        .I4(d_sel_shiftAmount),
        .O(count_9_reg));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'hFBFFFBBB)) 
    count_23_i_3
       (.I0(count_23_i_4_n_0),
        .I1(d_sel_shiftAmount),
        .I2(io_axi4_0_rid),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_bid),
        .O(count_17_reg));
  LUT5 #(
    .INIT(32'h5F3FFF3F)) 
    count_23_i_4
       (.I0(io_axi4_0_rvalid),
        .I1(io_axi4_0_bvalid),
        .I2(\count_7_reg[1] ),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .I4(io_axi4_0_rlast),
        .O(count_23_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFF700F700000000)) 
    count_i_3
       (.I0(xbar_auto_out_0_d_valid),
        .I1(readys_mask[1]),
        .I2(readys_mask[0]),
        .I3(io_axi4_0_bready_INST_0_i_3_n_0),
        .I4(state_1),
        .I5(xbar_auto_in_d_ready),
        .O(count_reg));
  LUT6 #(
    .INIT(64'h5454445450540054)) 
    \counter_3[3]_i_3__0 
       (.I0(d_drop),
        .I1(count_reg_0),
        .I2(xbar_auto_out_0_d_valid),
        .I3(io_axi4_0_bready_INST_0_i_3_n_0),
        .I4(state_0),
        .I5(state_1),
        .O(\saved_opcode_reg[2] ));
  LUT6 #(
    .INIT(64'hC050A0A00050A0A0)) 
    \d_first_counter[0]_i_1 
       (.I0(\d_first_counter_reg[0]_1 ),
        .I1(xbar_auto_in_d_bits_size[2]),
        .I2(resetn),
        .I3(d_first),
        .I4(\d_first_counter_reg[0] ),
        .I5(xbar_auto_in_d_bits_opcode),
        .O(\d_first_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hC0C0A0A000C0A0A0)) 
    \d_first_counter[1]_i_1 
       (.I0(\d_first_counter_reg[1]_1 ),
        .I1(\d_first_counter[1]_i_2_n_0 ),
        .I2(resetn),
        .I3(d_first),
        .I4(\d_first_counter_reg[0] ),
        .I5(xbar_auto_in_d_bits_opcode),
        .O(\d_first_counter_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFC8)) 
    \d_first_counter[1]_i_2 
       (.I0(xbar_auto_in_d_bits_size[1]),
        .I1(xbar_auto_in_d_bits_size[2]),
        .I2(xbar_auto_in_d_bits_size[0]),
        .I3(\d_first_counter_reg[2]_0 ),
        .I4(\d_first_counter_reg[0]_1 ),
        .I5(\d_first_counter_reg[1]_1 ),
        .O(\d_first_counter[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFA8)) 
    \d_first_counter[1]_i_2__0 
       (.I0(xbar_auto_in_d_bits_size[2]),
        .I1(xbar_auto_in_d_bits_size[0]),
        .I2(xbar_auto_in_d_bits_size[1]),
        .I3(\d_first_counter_reg[2]_1 ),
        .I4(\d_first_counter_reg[1]_2 ),
        .I5(\d_first_counter_reg[0]_2 ),
        .O(\d_first_counter_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \d_first_counter[2]_i_2__0 
       (.I0(xbar_auto_in_d_bits_size[2]),
        .I1(xbar_auto_in_d_bits_size[1]),
        .O(\d_first_counter_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h8)) 
    flight_113_i_3
       (.I0(xbar_auto_in_d_bits_source[0]),
        .I1(xbar_auto_in_d_bits_source[2]),
        .O(flight_113_reg));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h2)) 
    flight_114_i_2
       (.I0(xbar_auto_in_d_bits_source[2]),
        .I1(xbar_auto_in_d_bits_source[0]),
        .O(flight_114_reg));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h2)) 
    flight_17_i_2
       (.I0(xbar_auto_in_d_bits_source[0]),
        .I1(xbar_auto_in_d_bits_source[2]),
        .O(flight_17_reg));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h1)) 
    flight_18_i_2
       (.I0(xbar_auto_in_d_bits_source[0]),
        .I1(xbar_auto_in_d_bits_source[2]),
        .O(flight_18_reg));
  LUT6 #(
    .INIT(64'hFF2F002F00000000)) 
    io_axi4_0_bready_INST_0_i_1
       (.I0(readys_mask[1]),
        .I1(readys_mask[0]),
        .I2(count_reg_0),
        .I3(io_axi4_0_bready_INST_0_i_3_n_0),
        .I4(state_0),
        .I5(xbar_auto_in_d_ready),
        .O(\count_7_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    io_axi4_0_bready_INST_0_i_3
       (.I0(beatsLeft[2]),
        .I1(beatsLeft[1]),
        .I2(beatsLeft[0]),
        .O(io_axi4_0_bready_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ram_opcode[0]_i_2 
       (.I0(muxStateEarly_1),
        .I1(err_auto_in_d_bits_opcode),
        .I2(muxStateEarly_0),
        .I3(xbar_auto_out_0_d_bits_opcode),
        .O(xbar_auto_in_d_bits_opcode));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \ram_opcode[2]_i_8 
       (.I0(muxStateEarly_1),
        .I1(\ram_source_reg[6] [0]),
        .I2(state_1_reg_1),
        .I3(muxStateEarly_0),
        .I4(xbar_auto_out_0_d_bits_source[0]),
        .O(xbar_auto_in_d_bits_source[0]));
  LUT5 #(
    .INIT(32'hFF0F008C)) 
    \readys_mask[0]_i_1 
       (.I0(readys_mask[1]),
        .I1(xbar_auto_out_0_d_valid),
        .I2(count_reg_0),
        .I3(\readys_mask_reg[0]_0 ),
        .I4(readys_mask[0]),
        .O(\readys_mask[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FEAE)) 
    \readys_mask[1]_i_1 
       (.I0(count_reg_0),
        .I1(io_axi4_0_bvalid),
        .I2(xbar_auto_out_0_d_bits_opcode),
        .I3(io_axi4_0_rvalid),
        .I4(\readys_mask_reg[0]_0 ),
        .I5(readys_mask[1]),
        .O(\readys_mask[1]_i_1_n_0 ));
  FDSE \readys_mask_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\readys_mask[0]_i_1_n_0 ),
        .Q(readys_mask[0]),
        .S(resetn_0));
  FDSE \readys_mask_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\readys_mask[1]_i_1_n_0 ),
        .Q(readys_mask[1]),
        .S(resetn_0));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    saved_denied_i_1
       (.I0(state_1_reg_1),
        .I1(muxStateEarly_1),
        .I2(muxStateEarly_0),
        .I3(xbar_auto_out_0_d_bits_denied),
        .I4(cam_d_0_denied),
        .I5(d_replace),
        .O(atomics_auto_in_d_bits_denied));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \saved_opcode[0]_i_1__1 
       (.I0(xbar_auto_in_d_bits_opcode),
        .I1(d_replace),
        .I2(xbar_auto_in_d_bits_source[0]),
        .O(\saved_opcode_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \saved_opcode[1]_i_1__0 
       (.I0(xbar_auto_in_d_bits_source[0]),
        .I1(d_replace),
        .I2(\ram_opcode_reg[2]_0 ),
        .O(\saved_opcode_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \saved_size[0]_i_1 
       (.I0(muxStateEarly_1),
        .I1(err_auto_in_d_bits_size[0]),
        .I2(muxStateEarly_0),
        .I3(xbar_auto_out_0_d_bits_size[0]),
        .O(xbar_auto_in_d_bits_size[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \saved_size[1]_i_1 
       (.I0(muxStateEarly_1),
        .I1(err_auto_in_d_bits_size[1]),
        .I2(muxStateEarly_0),
        .I3(xbar_auto_out_0_d_bits_size[1]),
        .O(xbar_auto_in_d_bits_size[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \saved_size[2]_i_1 
       (.I0(muxStateEarly_1),
        .I1(err_auto_in_d_bits_size[2]),
        .I2(muxStateEarly_0),
        .I3(xbar_auto_out_0_d_bits_size[2]),
        .O(xbar_auto_in_d_bits_size[2]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \saved_source[3]_i_1 
       (.I0(muxStateEarly_1),
        .I1(\ram_source_reg[6] [1]),
        .I2(state_1_reg_1),
        .I3(muxStateEarly_0),
        .I4(xbar_auto_out_0_d_bits_source[1]),
        .O(xbar_auto_in_d_bits_source[1]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \saved_source[4]_i_1 
       (.I0(muxStateEarly_1),
        .I1(\ram_source_reg[6] [2]),
        .I2(state_1_reg_1),
        .I3(muxStateEarly_0),
        .I4(xbar_auto_out_0_d_bits_source[2]),
        .O(xbar_auto_in_d_bits_source[2]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \saved_source[5]_i_1 
       (.I0(muxStateEarly_1),
        .I1(\ram_source_reg[6] [3]),
        .I2(state_1_reg_1),
        .I3(muxStateEarly_0),
        .I4(xbar_auto_out_0_d_bits_source[3]),
        .O(xbar_auto_in_d_bits_source[3]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    state_0_i_1
       (.I0(state_0),
        .I1(beatsLeft[2]),
        .I2(beatsLeft[1]),
        .I3(beatsLeft[0]),
        .I4(_readys_mask_T),
        .O(muxStateEarly_0));
  LUT6 #(
    .INIT(64'h00E2E2E200E200E2)) 
    state_0_i_2
       (.I0(io_axi4_0_bvalid),
        .I1(xbar_auto_out_0_d_bits_opcode),
        .I2(io_axi4_0_rvalid),
        .I3(count_reg_0),
        .I4(readys_mask[0]),
        .I5(readys_mask[1]),
        .O(_readys_mask_T));
  FDRE state_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(muxStateEarly_0),
        .Q(state_0),
        .R(resetn_0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    state_1_i_1
       (.I0(state_1),
        .I1(beatsLeft[2]),
        .I2(beatsLeft[1]),
        .I3(beatsLeft[0]),
        .I4(state_1_reg_0),
        .O(muxStateEarly_1));
  LUT6 #(
    .INIT(64'h8AAA8A8A8AAAAAAA)) 
    state_1_i_2
       (.I0(count_reg_0),
        .I1(readys_mask[0]),
        .I2(readys_mask[1]),
        .I3(io_axi4_0_rvalid),
        .I4(xbar_auto_out_0_d_bits_opcode),
        .I5(io_axi4_0_bvalid),
        .O(state_1_reg_0));
  FDRE state_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(muxStateEarly_1),
        .Q(state_1),
        .R(resetn_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TLXbar_1
   (state_0,
    muxStateEarly_0,
    \beatsLeft_reg[2]_0 ,
    Q,
    \beatsLeft_reg[3]_0 ,
    xbar_1_auto_in_d_valid,
    \counter_3_reg[0] ,
    \beatsLeft_reg[0]_0 ,
    \q_last_count_reg[0] ,
    resetn,
    clk,
    bypass_reg_reg,
    \r_1_reg[0] ,
    \cdc_reg_reg[11] ,
    state_0_reg_0,
    \cdc_reg_reg[10] ,
    xbar_1_auto_out_0_d_valid,
    sync_0_reg,
    maybe_full_reg,
    D);
  output state_0;
  output muxStateEarly_0;
  output \beatsLeft_reg[2]_0 ;
  output [3:0]Q;
  output \beatsLeft_reg[3]_0 ;
  output xbar_1_auto_in_d_valid;
  output \counter_3_reg[0] ;
  output \beatsLeft_reg[0]_0 ;
  output \q_last_count_reg[0] ;
  input resetn;
  input clk;
  input bypass_reg_reg;
  input \r_1_reg[0] ;
  input \cdc_reg_reg[11] ;
  input state_0_reg_0;
  input \cdc_reg_reg[10] ;
  input xbar_1_auto_out_0_d_valid;
  input sync_0_reg;
  input maybe_full_reg;
  input [1:0]D;

  wire [1:0]D;
  wire [3:0]Q;
  wire \beatsLeft[1]_i_1_n_0 ;
  wire \beatsLeft[3]_i_1_n_0 ;
  wire \beatsLeft_reg[0]_0 ;
  wire \beatsLeft_reg[2]_0 ;
  wire \beatsLeft_reg[3]_0 ;
  wire bypass_reg_reg;
  wire \cdc_reg_reg[10] ;
  wire \cdc_reg_reg[11] ;
  wire clk;
  wire \counter_3_reg[0] ;
  wire maybe_full_reg;
  wire muxStateEarly_0;
  wire \q_last_count_reg[0] ;
  wire \r_1_reg[0] ;
  wire resetn;
  wire state_0;
  wire state_0_reg_0;
  wire sync_0_reg;
  wire xbar_1_auto_in_d_valid;
  wire xbar_1_auto_out_0_d_valid;

  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \beatsLeft[0]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\beatsLeft_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAAAFE)) 
    \beatsLeft[1]_i_1 
       (.I0(\cdc_reg_reg[11] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(state_0_reg_0),
        .I5(Q[0]),
        .O(\beatsLeft[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \beatsLeft[2]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(bypass_reg_reg),
        .I5(\r_1_reg[0] ),
        .O(\beatsLeft_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \beatsLeft[3]_i_1 
       (.I0(Q[3]),
        .I1(\beatsLeft_reg[3]_0 ),
        .I2(Q[2]),
        .I3(\cdc_reg_reg[10] ),
        .O(\beatsLeft[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \beatsLeft[3]_i_2 
       (.I0(state_0_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\beatsLeft_reg[3]_0 ));
  FDRE \beatsLeft_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(resetn));
  FDRE \beatsLeft_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(resetn));
  FDRE \beatsLeft_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[2]),
        .R(resetn));
  FDRE \beatsLeft_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\beatsLeft[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(resetn));
  LUT6 #(
    .INIT(64'hAAAAAAAB00000000)) 
    count_i_2
       (.I0(state_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(xbar_1_auto_out_0_d_valid),
        .O(xbar_1_auto_in_d_valid));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_3[3]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\counter_3_reg[0] ));
  LUT4 #(
    .INIT(16'hBFAF)) 
    \free[31]_i_8 
       (.I0(sync_0_reg),
        .I1(state_0),
        .I2(maybe_full_reg),
        .I3(\counter_3_reg[0] ),
        .O(\q_last_count_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    state_0_i_1__0
       (.I0(state_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(xbar_1_auto_out_0_d_valid),
        .O(muxStateEarly_0));
  FDRE state_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(muxStateEarly_0),
        .Q(state_0),
        .R(resetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_TX
   (SR,
    valid_1,
    io_rxc_ridx,
    valid_reg,
    io_txc_ridx,
    valid_reg_0,
    chiplink_tx_rst,
    chiplink_tx_send,
    Q,
    \elts_0_data_reg[31] ,
    chiplink_tx_data,
    clk,
    sinkD_io_q_bits_last,
    io_rxc_widx,
    io_txc_widx,
    resetn,
    source_valid_io_out,
    valid_1_reg,
    sinkD_io_q_valid,
    D,
    sync_0_reg,
    \state_reg[0] ,
    \elts_1_data_reg[31] ,
    \elts_1_beats_reg[4] ,
    \mem_0_d_reg[19] ,
    \mem_0_a_reg[19] ,
    sync_0_reg_0);
  output [0:0]SR;
  output valid_1;
  output io_rxc_ridx;
  output valid_reg;
  output io_txc_ridx;
  output valid_reg_0;
  output chiplink_tx_rst;
  output chiplink_tx_send;
  output [1:0]Q;
  output [31:0]\elts_0_data_reg[31] ;
  output [7:0]chiplink_tx_data;
  input clk;
  input sinkD_io_q_bits_last;
  input io_rxc_widx;
  input io_txc_widx;
  input resetn;
  input source_valid_io_out;
  input valid_1_reg;
  input sinkD_io_q_valid;
  input [4:0]D;
  input sync_0_reg;
  input [31:0]\state_reg[0] ;
  input [31:0]\elts_1_data_reg[31] ;
  input [1:0]\elts_1_beats_reg[4] ;
  input [19:0]\mem_0_d_reg[19] ;
  input [99:0]\mem_0_a_reg[19] ;
  input sync_0_reg_0;

  wire [4:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [19:4]_ioX_allow_T_10;
  wire [11:9]_readys_unready_T_8;
  wire [15:0]_rx_T_1_a;
  wire [15:6]_rx_T_1_b;
  wire [10:0]_rx_T_1_c;
  wire [6:5]_rx_T_1_d;
  wire [5:1]_rx_T_1_e;
  wire [31:0]_transferDataReg_T_16;
  wire [97:13]cdc_reg;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire [31:0]\elts_0_data_reg[31] ;
  wire [1:0]\elts_1_beats_reg[4] ;
  wire [31:0]\elts_1_data_reg[31] ;
  wire first;
  wire ioX_allow_30;
  wire [6:1]ioX_cq_3_io_deq_bits_data;
  wire ioX_cq_3_io_deq_valid;
  wire ioX_cq_3_n_10;
  wire ioX_cq_3_n_11;
  wire ioX_cq_3_n_13;
  wire ioX_cq_3_n_14;
  wire ioX_cq_3_n_15;
  wire ioX_cq_3_n_2;
  wire ioX_cq_3_n_4;
  wire ioX_cq_3_n_48;
  wire ioX_cq_3_n_49;
  wire ioX_cq_3_n_5;
  wire ioX_cq_3_n_50;
  wire ioX_cq_3_n_51;
  wire ioX_cq_3_n_52;
  wire ioX_cq_3_n_53;
  wire ioX_cq_3_n_54;
  wire ioX_cq_3_n_55;
  wire ioX_cq_3_n_56;
  wire ioX_cq_3_n_57;
  wire ioX_cq_3_n_58;
  wire ioX_cq_3_n_59;
  wire ioX_cq_3_n_6;
  wire ioX_cq_3_n_60;
  wire ioX_cq_3_n_61;
  wire ioX_cq_3_n_62;
  wire ioX_cq_3_n_7;
  wire ioX_cq_3_n_8;
  wire ioX_cq_3_n_9;
  wire ioX_first_3;
  wire [7:0]io_c2b_data_REG;
  wire \io_c2b_data_REG[0]_i_1_n_0 ;
  wire \io_c2b_data_REG[1]_i_1_n_0 ;
  wire \io_c2b_data_REG[2]_i_1_n_0 ;
  wire \io_c2b_data_REG[3]_i_1_n_0 ;
  wire \io_c2b_data_REG[4]_i_1_n_0 ;
  wire \io_c2b_data_REG[5]_i_1_n_0 ;
  wire \io_c2b_data_REG[6]_i_1_n_0 ;
  wire \io_c2b_data_REG[7]_i_1_n_0 ;
  wire io_c2b_send_REG;
  wire io_rxc_ridx;
  wire io_rxc_widx;
  wire io_txc_ridx;
  wire io_txc_widx;
  wire [99:0]\mem_0_a_reg[19] ;
  wire [19:0]\mem_0_d_reg[19] ;
  wire msb_hi_1;
  wire msb_hi_17;
  wire msb_hi_25;
  wire msb_hi_33;
  wire msb_hi_9;
  wire [31:0]qd_q_io_deq_bits_data;
  wire qd_q_io_deq_bits_last;
  wire qd_q_io_deq_valid;
  wire qd_q_n_22;
  wire qd_q_n_23;
  wire qd_q_n_24;
  wire qd_q_n_25;
  wire qd_q_n_26;
  wire qd_q_n_27;
  wire qd_q_n_28;
  wire qd_q_n_29;
  wire qd_q_n_30;
  wire qd_q_n_31;
  wire qd_q_n_4;
  wire qd_q_n_5;
  wire resetn;
  wire rxInc_sink_n_100;
  wire rxInc_sink_n_101;
  wire rxInc_sink_n_2;
  wire rxInc_sink_n_22;
  wire rxInc_sink_n_23;
  wire rxInc_sink_n_24;
  wire rxInc_sink_n_25;
  wire rxInc_sink_n_26;
  wire rxInc_sink_n_27;
  wire rxInc_sink_n_28;
  wire rxInc_sink_n_29;
  wire rxInc_sink_n_3;
  wire rxInc_sink_n_30;
  wire rxInc_sink_n_31;
  wire rxInc_sink_n_32;
  wire rxInc_sink_n_33;
  wire rxInc_sink_n_34;
  wire rxInc_sink_n_35;
  wire rxInc_sink_n_36;
  wire rxInc_sink_n_37;
  wire rxInc_sink_n_38;
  wire rxInc_sink_n_39;
  wire rxInc_sink_n_4;
  wire rxInc_sink_n_40;
  wire rxInc_sink_n_41;
  wire rxInc_sink_n_42;
  wire rxInc_sink_n_43;
  wire rxInc_sink_n_44;
  wire rxInc_sink_n_45;
  wire rxInc_sink_n_46;
  wire rxInc_sink_n_47;
  wire rxInc_sink_n_48;
  wire rxInc_sink_n_49;
  wire rxInc_sink_n_5;
  wire rxInc_sink_n_50;
  wire rxInc_sink_n_51;
  wire rxInc_sink_n_52;
  wire rxInc_sink_n_53;
  wire rxInc_sink_n_54;
  wire rxInc_sink_n_55;
  wire rxInc_sink_n_56;
  wire rxInc_sink_n_57;
  wire rxInc_sink_n_58;
  wire rxInc_sink_n_59;
  wire rxInc_sink_n_60;
  wire rxInc_sink_n_61;
  wire rxInc_sink_n_62;
  wire rxInc_sink_n_63;
  wire rxInc_sink_n_64;
  wire rxInc_sink_n_65;
  wire rxInc_sink_n_66;
  wire rxInc_sink_n_67;
  wire rxInc_sink_n_68;
  wire rxInc_sink_n_69;
  wire rxInc_sink_n_70;
  wire rxInc_sink_n_71;
  wire rxInc_sink_n_72;
  wire rxInc_sink_n_73;
  wire rxInc_sink_n_74;
  wire rxInc_sink_n_75;
  wire rxInc_sink_n_76;
  wire rxInc_sink_n_77;
  wire rxInc_sink_n_78;
  wire rxInc_sink_n_79;
  wire rxInc_sink_n_80;
  wire rxInc_sink_n_81;
  wire rxInc_sink_n_82;
  wire rxInc_sink_n_83;
  wire rxInc_sink_n_84;
  wire rxInc_sink_n_85;
  wire rxInc_sink_n_86;
  wire rxInc_sink_n_87;
  wire rxInc_sink_n_88;
  wire rxInc_sink_n_89;
  wire rxInc_sink_n_90;
  wire rxInc_sink_n_91;
  wire rxInc_sink_n_92;
  wire rxInc_sink_n_93;
  wire rxInc_sink_n_94;
  wire rxInc_sink_n_95;
  wire rxInc_sink_n_96;
  wire rxInc_sink_n_97;
  wire rxInc_sink_n_98;
  wire rxInc_sink_n_99;
  wire [31:7]rxQ_io_deq_bits_data;
  wire rxQ_io_deq_valid;
  wire rxQ_n_10;
  wire rxQ_n_100;
  wire rxQ_n_101;
  wire rxQ_n_102;
  wire rxQ_n_103;
  wire rxQ_n_104;
  wire rxQ_n_105;
  wire rxQ_n_106;
  wire rxQ_n_107;
  wire rxQ_n_108;
  wire rxQ_n_109;
  wire rxQ_n_11;
  wire rxQ_n_110;
  wire rxQ_n_111;
  wire rxQ_n_112;
  wire rxQ_n_113;
  wire rxQ_n_114;
  wire rxQ_n_115;
  wire rxQ_n_116;
  wire rxQ_n_117;
  wire rxQ_n_118;
  wire rxQ_n_119;
  wire rxQ_n_12;
  wire rxQ_n_120;
  wire rxQ_n_121;
  wire rxQ_n_122;
  wire rxQ_n_123;
  wire rxQ_n_124;
  wire rxQ_n_125;
  wire rxQ_n_126;
  wire rxQ_n_127;
  wire rxQ_n_128;
  wire rxQ_n_129;
  wire rxQ_n_130;
  wire rxQ_n_131;
  wire rxQ_n_132;
  wire rxQ_n_133;
  wire rxQ_n_134;
  wire rxQ_n_135;
  wire rxQ_n_136;
  wire rxQ_n_137;
  wire rxQ_n_138;
  wire rxQ_n_139;
  wire rxQ_n_140;
  wire rxQ_n_141;
  wire rxQ_n_142;
  wire rxQ_n_143;
  wire rxQ_n_144;
  wire rxQ_n_145;
  wire rxQ_n_146;
  wire rxQ_n_147;
  wire rxQ_n_148;
  wire rxQ_n_149;
  wire rxQ_n_150;
  wire rxQ_n_151;
  wire rxQ_n_152;
  wire rxQ_n_153;
  wire rxQ_n_154;
  wire rxQ_n_155;
  wire rxQ_n_156;
  wire rxQ_n_157;
  wire rxQ_n_158;
  wire rxQ_n_159;
  wire rxQ_n_160;
  wire rxQ_n_161;
  wire rxQ_n_162;
  wire rxQ_n_163;
  wire rxQ_n_164;
  wire rxQ_n_165;
  wire rxQ_n_166;
  wire rxQ_n_167;
  wire rxQ_n_168;
  wire rxQ_n_169;
  wire rxQ_n_170;
  wire rxQ_n_171;
  wire rxQ_n_172;
  wire rxQ_n_173;
  wire rxQ_n_174;
  wire rxQ_n_175;
  wire rxQ_n_176;
  wire rxQ_n_177;
  wire rxQ_n_178;
  wire rxQ_n_179;
  wire rxQ_n_180;
  wire rxQ_n_181;
  wire rxQ_n_2;
  wire rxQ_n_28;
  wire rxQ_n_29;
  wire rxQ_n_30;
  wire rxQ_n_31;
  wire rxQ_n_32;
  wire rxQ_n_33;
  wire rxQ_n_34;
  wire rxQ_n_35;
  wire rxQ_n_36;
  wire rxQ_n_37;
  wire rxQ_n_38;
  wire rxQ_n_39;
  wire rxQ_n_4;
  wire rxQ_n_40;
  wire rxQ_n_41;
  wire rxQ_n_42;
  wire rxQ_n_43;
  wire rxQ_n_44;
  wire rxQ_n_45;
  wire rxQ_n_46;
  wire rxQ_n_47;
  wire rxQ_n_48;
  wire rxQ_n_49;
  wire rxQ_n_5;
  wire rxQ_n_50;
  wire rxQ_n_51;
  wire rxQ_n_52;
  wire rxQ_n_53;
  wire rxQ_n_54;
  wire rxQ_n_55;
  wire rxQ_n_56;
  wire rxQ_n_57;
  wire rxQ_n_58;
  wire rxQ_n_59;
  wire rxQ_n_60;
  wire rxQ_n_61;
  wire rxQ_n_62;
  wire rxQ_n_63;
  wire rxQ_n_64;
  wire rxQ_n_65;
  wire rxQ_n_66;
  wire rxQ_n_67;
  wire rxQ_n_69;
  wire rxQ_n_70;
  wire rxQ_n_71;
  wire rxQ_n_72;
  wire rxQ_n_73;
  wire rxQ_n_74;
  wire rxQ_n_75;
  wire rxQ_n_76;
  wire rxQ_n_77;
  wire rxQ_n_78;
  wire rxQ_n_79;
  wire rxQ_n_80;
  wire rxQ_n_81;
  wire rxQ_n_82;
  wire rxQ_n_83;
  wire rxQ_n_84;
  wire rxQ_n_85;
  wire rxQ_n_86;
  wire rxQ_n_87;
  wire rxQ_n_88;
  wire rxQ_n_89;
  wire rxQ_n_90;
  wire rxQ_n_91;
  wire rxQ_n_92;
  wire rxQ_n_93;
  wire rxQ_n_94;
  wire rxQ_n_95;
  wire rxQ_n_96;
  wire rxQ_n_97;
  wire rxQ_n_98;
  wire rxQ_n_99;
  wire [19:0]rx_a;
  wire [19:0]rx_b;
  wire [19:0]rx_c;
  wire [19:0]rx_d;
  wire [19:0]rx_e;
  wire \rx_e[3]_i_11_n_0 ;
  wire send;
  wire sinkD_io_q_bits_last;
  wire sinkD_io_q_valid;
  wire source_valid_io_out;
  wire [5:3]state;
  wire [31:0]\state_reg[0] ;
  wire sync_0_reg;
  wire sync_0_reg_0;
  wire [1:0]transferByteCnt;
  wire \transferByteCnt[0]_i_1_n_0 ;
  wire \transferByteCnt[1]_i_1_n_0 ;
  wire \transferDataReg_reg_n_0_[0] ;
  wire \transferDataReg_reg_n_0_[10] ;
  wire \transferDataReg_reg_n_0_[11] ;
  wire \transferDataReg_reg_n_0_[12] ;
  wire \transferDataReg_reg_n_0_[13] ;
  wire \transferDataReg_reg_n_0_[14] ;
  wire \transferDataReg_reg_n_0_[15] ;
  wire \transferDataReg_reg_n_0_[16] ;
  wire \transferDataReg_reg_n_0_[17] ;
  wire \transferDataReg_reg_n_0_[18] ;
  wire \transferDataReg_reg_n_0_[19] ;
  wire \transferDataReg_reg_n_0_[1] ;
  wire \transferDataReg_reg_n_0_[20] ;
  wire \transferDataReg_reg_n_0_[21] ;
  wire \transferDataReg_reg_n_0_[22] ;
  wire \transferDataReg_reg_n_0_[23] ;
  wire \transferDataReg_reg_n_0_[24] ;
  wire \transferDataReg_reg_n_0_[25] ;
  wire \transferDataReg_reg_n_0_[26] ;
  wire \transferDataReg_reg_n_0_[27] ;
  wire \transferDataReg_reg_n_0_[28] ;
  wire \transferDataReg_reg_n_0_[29] ;
  wire \transferDataReg_reg_n_0_[2] ;
  wire \transferDataReg_reg_n_0_[30] ;
  wire \transferDataReg_reg_n_0_[31] ;
  wire \transferDataReg_reg_n_0_[3] ;
  wire \transferDataReg_reg_n_0_[4] ;
  wire \transferDataReg_reg_n_0_[5] ;
  wire \transferDataReg_reg_n_0_[6] ;
  wire \transferDataReg_reg_n_0_[7] ;
  wire \transferDataReg_reg_n_0_[8] ;
  wire \transferDataReg_reg_n_0_[9] ;
  wire txBusy;
  wire txInc_sink_n_10;
  wire txInc_sink_n_11;
  wire txInc_sink_n_12;
  wire txInc_sink_n_13;
  wire txInc_sink_n_14;
  wire txInc_sink_n_15;
  wire txInc_sink_n_16;
  wire txInc_sink_n_17;
  wire txInc_sink_n_18;
  wire txInc_sink_n_19;
  wire txInc_sink_n_20;
  wire txInc_sink_n_21;
  wire txInc_sink_n_22;
  wire txInc_sink_n_23;
  wire txInc_sink_n_24;
  wire txInc_sink_n_3;
  wire txInc_sink_n_4;
  wire txInc_sink_n_5;
  wire txInc_sink_n_6;
  wire txInc_sink_n_7;
  wire txInc_sink_n_8;
  wire txInc_sink_n_9;
  wire [19:0]tx_d;
  wire valid_0_i_30_n_0;
  wire valid_0_i_31_n_0;
  wire valid_0_i_32_n_0;
  wire valid_0_i_33_n_0;
  wire valid_0_i_36_n_0;
  wire valid_0_i_37_n_0;
  wire valid_0_i_38_n_0;
  wire valid_0_i_39_n_0;
  wire valid_0_i_40_n_0;
  wire valid_0_i_41_n_0;
  wire valid_0_i_42_n_0;
  wire valid_0_i_43_n_0;
  wire valid_0_i_44_n_0;
  wire valid_0_i_45_n_0;
  wire valid_0_i_46_n_0;
  wire valid_1;
  wire valid_1_0;
  wire valid_1_1;
  wire valid_1_reg;
  wire valid_reg;
  wire valid_reg_0;
  wire wen;
  wire wen_1;
  wire [1:0]xmit;

  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(ioX_cq_3_n_13),
        .Q(first),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ShiftQueue ioX_cq_3
       (.CO(qd_q_n_31),
        .D({_transferDataReg_T_16[31:7],_transferDataReg_T_16[2],_transferDataReg_T_16[0]}),
        .DI({ioX_cq_3_n_49,ioX_cq_3_n_50}),
        .E(wen),
        .Q({state[5],state[3]}),
        .S({ioX_cq_3_n_5,ioX_cq_3_n_6,ioX_cq_3_n_7}),
        .SR(SR),
        ._ioX_allow_T_10(_ioX_allow_T_10),
        ._readys_unready_T_8({_readys_unready_T_8[11],_readys_unready_T_8[9]}),
        .clk(clk),
        .\elts_0_data_reg[31]_0 (rxQ_io_deq_bits_data),
        .\elts_0_data_reg[31]_1 (qd_q_io_deq_bits_data),
        .\elts_1_beats_reg[0] ({ioX_cq_3_n_51,ioX_cq_3_n_52}),
        .\elts_1_beats_reg[0]_0 ({ioX_cq_3_n_53,ioX_cq_3_n_54,ioX_cq_3_n_55,ioX_cq_3_n_56}),
        .\elts_1_beats_reg[0]_1 ({ioX_cq_3_n_57,ioX_cq_3_n_58,ioX_cq_3_n_59,ioX_cq_3_n_60}),
        .\elts_1_beats_reg[0]_2 ({ioX_cq_3_n_61,ioX_cq_3_n_62}),
        .first(first),
        .first_reg(ioX_cq_3_n_13),
        .ioX_cq_3_io_deq_valid(ioX_cq_3_io_deq_valid),
        .ioX_first_3(ioX_first_3),
        .qd_q_io_deq_bits_last(qd_q_io_deq_bits_last),
        .qd_q_io_deq_valid(qd_q_io_deq_valid),
        .rxQ_io_deq_valid(rxQ_io_deq_valid),
        .\rx_b_reg[3] (rxQ_n_69),
        .send(send),
        .\state_reg[3] (ioX_cq_3_n_4),
        .\state_reg[5] (ioX_cq_3_n_48),
        .transferByteCnt(transferByteCnt),
        .\transferDataReg_reg[6] (ioX_cq_3_n_2),
        .\transferDataReg_reg[6]_0 ({ioX_cq_3_io_deq_bits_data[6:3],ioX_cq_3_io_deq_bits_data[1]}),
        .txBusy(txBusy),
        .txBusy_reg(ioX_cq_3_n_14),
        .txBusy_reg_0(rxQ_n_4),
        .\tx_d_reg[19] (ioX_allow_30),
        .valid_0_reg_0(ioX_cq_3_n_11),
        .valid_0_reg_1(wen_1),
        .valid_0_reg_2(rxQ_n_5),
        .valid_1(valid_1_0),
        .valid_1_0(valid_1_1),
        .valid_1_reg_0(ioX_cq_3_n_8),
        .valid_1_reg_1(ioX_cq_3_n_15),
        .xmit(xmit),
        .\xmit_reg[0] (ioX_cq_3_n_9),
        .\xmit_reg[1] (ioX_cq_3_n_10));
  FDSE ioX_first_3_reg
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_5),
        .Q(ioX_first_3),
        .S(SR));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[0]_i_1 
       (.I0(\transferDataReg_reg_n_0_[0] ),
        .I1(\transferDataReg_reg_n_0_[16] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[8] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[24] ),
        .O(\io_c2b_data_REG[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[1]_i_1 
       (.I0(\transferDataReg_reg_n_0_[1] ),
        .I1(\transferDataReg_reg_n_0_[17] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[9] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[25] ),
        .O(\io_c2b_data_REG[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[2]_i_1 
       (.I0(\transferDataReg_reg_n_0_[2] ),
        .I1(\transferDataReg_reg_n_0_[18] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[10] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[26] ),
        .O(\io_c2b_data_REG[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[3]_i_1 
       (.I0(\transferDataReg_reg_n_0_[3] ),
        .I1(\transferDataReg_reg_n_0_[19] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[11] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[27] ),
        .O(\io_c2b_data_REG[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[4]_i_1 
       (.I0(\transferDataReg_reg_n_0_[4] ),
        .I1(\transferDataReg_reg_n_0_[20] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[12] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[28] ),
        .O(\io_c2b_data_REG[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[5]_i_1 
       (.I0(\transferDataReg_reg_n_0_[5] ),
        .I1(\transferDataReg_reg_n_0_[21] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[13] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[29] ),
        .O(\io_c2b_data_REG[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[6]_i_1 
       (.I0(\transferDataReg_reg_n_0_[6] ),
        .I1(\transferDataReg_reg_n_0_[22] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[14] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[30] ),
        .O(\io_c2b_data_REG[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_c2b_data_REG[7]_i_1 
       (.I0(\transferDataReg_reg_n_0_[7] ),
        .I1(\transferDataReg_reg_n_0_[23] ),
        .I2(transferByteCnt[0]),
        .I3(\transferDataReg_reg_n_0_[15] ),
        .I4(transferByteCnt[1]),
        .I5(\transferDataReg_reg_n_0_[31] ),
        .O(\io_c2b_data_REG[7]_i_1_n_0 ));
  FDRE \io_c2b_data_REG_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[0]),
        .Q(chiplink_tx_data[0]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[1]),
        .Q(chiplink_tx_data[1]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[2]),
        .Q(chiplink_tx_data[2]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[3]),
        .Q(chiplink_tx_data[3]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[4]),
        .Q(chiplink_tx_data[4]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[5]),
        .Q(chiplink_tx_data[5]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[6]),
        .Q(chiplink_tx_data[6]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_data_REG[7]),
        .Q(chiplink_tx_data[7]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[0]_i_1_n_0 ),
        .Q(io_c2b_data_REG[0]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[1]_i_1_n_0 ),
        .Q(io_c2b_data_REG[1]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[2]_i_1_n_0 ),
        .Q(io_c2b_data_REG[2]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[3]_i_1_n_0 ),
        .Q(io_c2b_data_REG[3]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[4]_i_1_n_0 ),
        .Q(io_c2b_data_REG[4]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[5]_i_1_n_0 ),
        .Q(io_c2b_data_REG[5]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[6]_i_1_n_0 ),
        .Q(io_c2b_data_REG[6]),
        .R(1'b0));
  FDRE \io_c2b_data_REG_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_c2b_data_REG[7]_i_1_n_0 ),
        .Q(io_c2b_data_REG[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncResetReg_5 io_c2b_rst_reg
       (.SR(SR),
        .chiplink_tx_rst(chiplink_tx_rst),
        .clk(clk));
  FDRE io_c2b_send_REG_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(io_c2b_send_REG),
        .Q(chiplink_tx_send),
        .R(1'b0));
  FDRE io_c2b_send_REG_reg
       (.C(clk),
        .CE(1'b1),
        .D(txBusy),
        .Q(io_c2b_send_REG),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ShiftQueue_6 qd_q
       (.CO(qd_q_n_30),
        .D(D),
        .DI({txInc_sink_n_3,txInc_sink_n_4}),
        .Q(tx_d),
        .S({txInc_sink_n_23,txInc_sink_n_24}),
        .SR(SR),
        .\cdc_reg_reg[25] ({txInc_sink_n_5,txInc_sink_n_6,txInc_sink_n_7,txInc_sink_n_8,txInc_sink_n_9,txInc_sink_n_10}),
        .clk(clk),
        .\elts_0_beats_reg[1]_0 (valid_1),
        .\elts_0_beats_reg[4]_0 (Q),
        .\elts_0_data_reg[31]_0 (\elts_0_data_reg[31] ),
        .\elts_1_beats_reg[0]_0 (ioX_allow_30),
        .\elts_1_beats_reg[0]_1 (_ioX_allow_T_10),
        .\elts_1_beats_reg[0]_2 (qd_q_n_31),
        .\elts_1_beats_reg[4]_0 (\elts_1_beats_reg[4] ),
        .\elts_1_data_reg[31]_0 (qd_q_io_deq_bits_data),
        .\elts_1_data_reg[31]_1 (\elts_1_data_reg[31] ),
        .ioX_first_3(ioX_first_3),
        .ioX_first_3_reg(qd_q_n_5),
        .qd_q_io_deq_bits_last(qd_q_io_deq_bits_last),
        .qd_q_io_deq_valid(qd_q_io_deq_valid),
        .sinkD_io_q_bits_last(sinkD_io_q_bits_last),
        .sinkD_io_q_valid(sinkD_io_q_valid),
        .source_valid_io_out(source_valid_io_out),
        .\state_reg[0] (\state_reg[0] ),
        .sync_0_reg(sync_0_reg),
        .\tx_d_reg[11] ({valid_0_i_40_n_0,valid_0_i_41_n_0,valid_0_i_42_n_0,valid_0_i_43_n_0}),
        .\tx_d_reg[15] ({valid_0_i_36_n_0,valid_0_i_37_n_0,valid_0_i_38_n_0,valid_0_i_39_n_0}),
        .\tx_d_reg[15]_0 ({ioX_cq_3_n_53,ioX_cq_3_n_54,ioX_cq_3_n_55,ioX_cq_3_n_56}),
        .\tx_d_reg[15]_1 ({ioX_cq_3_n_57,ioX_cq_3_n_58,ioX_cq_3_n_59,ioX_cq_3_n_60}),
        .\tx_d_reg[19] ({valid_0_i_30_n_0,valid_0_i_31_n_0,valid_0_i_32_n_0,valid_0_i_33_n_0}),
        .\tx_d_reg[19]_0 ({ioX_cq_3_n_61,ioX_cq_3_n_62}),
        .\tx_d_reg[19]_1 ({ioX_cq_3_n_5,ioX_cq_3_n_6,ioX_cq_3_n_7}),
        .\tx_d_reg[3] (qd_q_n_4),
        .\tx_d_reg[7] ({qd_q_n_22,qd_q_n_23,qd_q_n_24,qd_q_n_25,qd_q_n_26,qd_q_n_27,qd_q_n_28,qd_q_n_29}),
        .\tx_d_reg[7]_0 ({valid_0_i_44_n_0,valid_0_i_45_n_0,valid_0_i_46_n_0}),
        .\tx_d_reg[7]_1 ({ioX_cq_3_n_49,ioX_cq_3_n_50}),
        .\tx_d_reg[7]_2 ({ioX_cq_3_n_51,ioX_cq_3_n_52}),
        .valid_1(valid_1_0),
        .valid_1_reg_0(valid_1_reg),
        .valid_reg_reg(valid_reg_0));
  FDSE \readys_mask_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_81),
        .Q(_readys_unready_T_8[9]),
        .S(SR));
  FDSE \readys_mask_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_80),
        .Q(_readys_unready_T_8[11]),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_5 rxInc_sink
       (.D({msb_hi_33,msb_hi_25,msb_hi_17,msb_hi_9}),
        .DI(_rx_T_1_d),
        .Q({rx_e[19:18],rx_e[16],rx_e[14],rx_e[12:6],rx_e[4:2],rx_e[0]}),
        .S({rxInc_sink_n_2,rxInc_sink_n_3,rxInc_sink_n_4,rxInc_sink_n_5}),
        .SR(SR),
        ._rx_T_1_a({_rx_T_1_a[15],_rx_T_1_a[5],_rx_T_1_a[0]}),
        ._rx_T_1_b({_rx_T_1_b[15],_rx_T_1_b[10:9],_rx_T_1_b[6]}),
        ._rx_T_1_c({_rx_T_1_c[10],_rx_T_1_c[5],_rx_T_1_c[1:0]}),
        ._rx_T_1_e({_rx_T_1_e[5],_rx_T_1_e[1]}),
        .\cdc_reg_reg[0] (valid_reg),
        .clk(clk),
        .io_rxc_ridx(io_rxc_ridx),
        .io_rxc_widx(io_rxc_widx),
        .\mem_0_a_reg[19] (\mem_0_a_reg[19] ),
        .msb_hi_1(msb_hi_1),
        .\rx_a_reg[10] (rxQ_n_64),
        .\rx_a_reg[11] ({rxInc_sink_n_37,rxInc_sink_n_38,rxInc_sink_n_39,rxInc_sink_n_40}),
        .\rx_a_reg[11]_0 (rxQ_n_72),
        .\rx_a_reg[12] (rxQ_n_74),
        .\rx_a_reg[12]_0 (rxQ_n_66),
        .\rx_a_reg[15] ({rxInc_sink_n_41,rxInc_sink_n_42,rxInc_sink_n_43}),
        .\rx_a_reg[15]_0 (rxQ_n_67),
        .\rx_a_reg[17] (rxQ_n_73),
        .\rx_a_reg[19] ({cdc_reg[97],cdc_reg[93],cdc_reg[82],cdc_reg[77:76],cdc_reg[64],cdc_reg[57:56],cdc_reg[53],cdc_reg[42],cdc_reg[37:36],cdc_reg[33],cdc_reg[17],cdc_reg[15],cdc_reg[13]}),
        .\rx_a_reg[19]_0 ({rxInc_sink_n_44,rxInc_sink_n_45,rxInc_sink_n_46}),
        .\rx_a_reg[19]_1 ({rx_a[19:18],rx_a[16],rx_a[14],rx_a[12:6],rx_a[4:3],rx_a[1]}),
        .\rx_a_reg[3] ({rxInc_sink_n_30,rxInc_sink_n_31,rxInc_sink_n_32}),
        .\rx_a_reg[4] (rxQ_n_62),
        .\rx_a_reg[5] (rxQ_n_63),
        .\rx_a_reg[7] ({rxInc_sink_n_33,rxInc_sink_n_34,rxInc_sink_n_35,rxInc_sink_n_36}),
        .\rx_a_reg[7]_0 (rxQ_n_65),
        .\rx_a_reg[9] (rxQ_n_61),
        .\rx_a_reg[9]_0 (rxQ_n_60),
        .\rx_b_reg[11] ({rxInc_sink_n_50,rxInc_sink_n_51,rxInc_sink_n_52,rxInc_sink_n_53}),
        .\rx_b_reg[11]_0 (rxQ_n_55),
        .\rx_b_reg[11]_1 (rxQ_n_54),
        .\rx_b_reg[13] (rxQ_n_57),
        .\rx_b_reg[15] ({rxInc_sink_n_54,rxInc_sink_n_55,rxInc_sink_n_56,rxInc_sink_n_57}),
        .\rx_b_reg[17] (rxQ_n_58),
        .\rx_b_reg[19] ({rxInc_sink_n_58,rxInc_sink_n_59}),
        .\rx_b_reg[19]_0 ({rx_b[19:18],rx_b[14:11],rx_b[8:7],rx_b[5],rx_b[3:0]}),
        .\rx_b_reg[19]_1 (rxQ_n_59),
        .\rx_b_reg[1] (rxQ_n_50),
        .\rx_b_reg[2] (rxQ_n_51),
        .\rx_b_reg[3] ({rxInc_sink_n_26,rxInc_sink_n_27,rxInc_sink_n_28,rxInc_sink_n_29}),
        .\rx_b_reg[3]_0 (rxQ_n_52),
        .\rx_b_reg[4] (rxQ_n_53),
        .\rx_b_reg[7] ({rxInc_sink_n_47,rxInc_sink_n_48,rxInc_sink_n_49}),
        .\rx_b_reg[8] (rxQ_n_56),
        .\rx_c_reg[11] ({rxInc_sink_n_67,rxInc_sink_n_68,rxInc_sink_n_69,rxInc_sink_n_70}),
        .\rx_c_reg[11]_0 (rxQ_n_47),
        .\rx_c_reg[12] (rxQ_n_10),
        .\rx_c_reg[15] ({rxInc_sink_n_71,rxInc_sink_n_72,rxInc_sink_n_73}),
        .\rx_c_reg[17] (rxQ_n_12),
        .\rx_c_reg[19] ({rxInc_sink_n_74,rxInc_sink_n_75}),
        .\rx_c_reg[19]_0 ({rx_c[19:18],rx_c[15:14],rx_c[12:11],rx_c[9:6],rx_c[4:3]}),
        .\rx_c_reg[19]_1 (rxQ_n_71),
        .\rx_c_reg[3] ({rxInc_sink_n_60,rxInc_sink_n_61,rxInc_sink_n_62}),
        .\rx_c_reg[4] (rxQ_n_48),
        .\rx_c_reg[5] (rxQ_n_49),
        .\rx_c_reg[7] ({rxInc_sink_n_63,rxInc_sink_n_64,rxInc_sink_n_65,rxInc_sink_n_66}),
        .\rx_c_reg[8] (rxQ_n_70),
        .\rx_c_reg[8]_0 (rxQ_n_11),
        .\rx_c_reg[9] (rxQ_n_46),
        .\rx_d_reg[11] ({rxInc_sink_n_80,rxInc_sink_n_81,rxInc_sink_n_82,rxInc_sink_n_83}),
        .\rx_d_reg[11]_0 (rxQ_n_77),
        .\rx_d_reg[12] (rxQ_n_75),
        .\rx_d_reg[12]_0 (rxQ_n_44),
        .\rx_d_reg[15] ({rxInc_sink_n_84,rxInc_sink_n_85,rxInc_sink_n_86}),
        .\rx_d_reg[17] (rxQ_n_45),
        .\rx_d_reg[19] ({rxInc_sink_n_87,rxInc_sink_n_88}),
        .\rx_d_reg[19]_0 ({rx_d[19:18],rx_d[15:14],rx_d[12:7],rx_d[4:0]}),
        .\rx_d_reg[19]_1 (rxQ_n_76),
        .\rx_d_reg[1] (rxQ_n_37),
        .\rx_d_reg[3] ({rxInc_sink_n_22,rxInc_sink_n_23,rxInc_sink_n_24,rxInc_sink_n_25}),
        .\rx_d_reg[4] (rxQ_n_38),
        .\rx_d_reg[4]_0 (rxQ_n_40),
        .\rx_d_reg[5] (rxQ_n_41),
        .\rx_d_reg[7] ({rxInc_sink_n_76,rxInc_sink_n_77,rxInc_sink_n_78,rxInc_sink_n_79}),
        .\rx_d_reg[8] (rxQ_n_39),
        .\rx_d_reg[8]_0 (rxQ_n_42),
        .\rx_d_reg[9] (rxQ_n_43),
        .\rx_e_reg[11] ({rxInc_sink_n_93,rxInc_sink_n_94,rxInc_sink_n_95,rxInc_sink_n_96}),
        .\rx_e_reg[12] (rxQ_n_34),
        .\rx_e_reg[12]_0 (rxQ_n_78),
        .\rx_e_reg[13] (rxQ_n_35),
        .\rx_e_reg[15] ({rxInc_sink_n_97,rxInc_sink_n_98}),
        .\rx_e_reg[16] (rxQ_n_36),
        .\rx_e_reg[17] (rxQ_n_79),
        .\rx_e_reg[19] ({rxInc_sink_n_99,rxInc_sink_n_100,rxInc_sink_n_101}),
        .\rx_e_reg[3] (rxQ_n_28),
        .\rx_e_reg[4] (\rx_e[3]_i_11_n_0 ),
        .\rx_e_reg[5] (rxQ_n_31),
        .\rx_e_reg[6] (rxQ_n_30),
        .\rx_e_reg[7] ({rxInc_sink_n_89,rxInc_sink_n_90,rxInc_sink_n_91,rxInc_sink_n_92}),
        .\rx_e_reg[7]_0 (rxQ_n_32),
        .\rx_e_reg[9] (rxQ_n_29),
        .\rx_e_reg[9]_0 (rxQ_n_33),
        .source_valid_io_out(source_valid_io_out),
        .valid_1_reg(rxQ_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ShiftQueue_7 rxQ
       (.D({msb_hi_33,msb_hi_25,msb_hi_17,msb_hi_9}),
        .DI(_rx_T_1_d),
        .E(wen_1),
        .Q(state[3]),
        .S({rxInc_sink_n_2,rxInc_sink_n_3,rxInc_sink_n_4,rxInc_sink_n_5}),
        .SR(SR),
        ._readys_unready_T_8({_readys_unready_T_8[11],_readys_unready_T_8[9]}),
        .\cdc_reg_reg[97] ({cdc_reg[97],cdc_reg[93],cdc_reg[82],cdc_reg[77:76],cdc_reg[64],cdc_reg[57:56],cdc_reg[53],cdc_reg[42],cdc_reg[37:36],cdc_reg[33],cdc_reg[17],cdc_reg[15],cdc_reg[13]}),
        .clk(clk),
        .\elts_1_data_reg[10]_0 (rxQ_n_60),
        .\elts_1_data_reg[10]_1 (rxQ_n_66),
        .\elts_1_data_reg[10]_2 (rxQ_n_73),
        .\elts_1_data_reg[12]_0 (rxQ_n_50),
        .\elts_1_data_reg[12]_1 (rxQ_n_58),
        .\elts_1_data_reg[13]_0 (rxQ_n_51),
        .\elts_1_data_reg[13]_1 (rxQ_n_52),
        .\elts_1_data_reg[13]_2 (rxQ_n_55),
        .\elts_1_data_reg[14]_0 (rxQ_n_53),
        .\elts_1_data_reg[15]_0 (rxQ_n_54),
        .\elts_1_data_reg[15]_1 (rxQ_n_56),
        .\elts_1_data_reg[15]_2 (rxQ_n_57),
        .\elts_1_data_reg[15]_3 (rxQ_n_59),
        .\elts_1_data_reg[17]_0 (rxQ_n_49),
        .\elts_1_data_reg[18]_0 (rxQ_n_47),
        .\elts_1_data_reg[19]_0 (rxQ_n_48),
        .\elts_1_data_reg[19]_1 (rxQ_n_70),
        .\elts_1_data_reg[20]_0 (rxQ_n_10),
        .\elts_1_data_reg[20]_1 (rxQ_n_11),
        .\elts_1_data_reg[20]_2 (rxQ_n_12),
        .\elts_1_data_reg[20]_3 (rxQ_n_46),
        .\elts_1_data_reg[20]_4 (rxQ_n_71),
        .\elts_1_data_reg[22]_0 (rxQ_n_37),
        .\elts_1_data_reg[22]_1 (rxQ_n_39),
        .\elts_1_data_reg[22]_2 (rxQ_n_41),
        .\elts_1_data_reg[22]_3 (rxQ_n_45),
        .\elts_1_data_reg[23]_0 (rxQ_n_38),
        .\elts_1_data_reg[23]_1 (rxQ_n_77),
        .\elts_1_data_reg[24]_0 (rxQ_n_40),
        .\elts_1_data_reg[24]_1 (rxQ_n_42),
        .\elts_1_data_reg[25]_0 (rxQ_n_43),
        .\elts_1_data_reg[25]_1 (rxQ_n_44),
        .\elts_1_data_reg[25]_2 (rxQ_n_75),
        .\elts_1_data_reg[25]_3 (rxQ_n_76),
        .\elts_1_data_reg[27]_0 (rxQ_n_28),
        .\elts_1_data_reg[27]_1 (rxQ_n_30),
        .\elts_1_data_reg[27]_2 (rxQ_n_31),
        .\elts_1_data_reg[27]_3 (rxQ_n_33),
        .\elts_1_data_reg[27]_4 (rxQ_n_35),
        .\elts_1_data_reg[29]_0 (rxQ_n_32),
        .\elts_1_data_reg[29]_1 (rxQ_n_78),
        .\elts_1_data_reg[30]_0 (rxQ_n_29),
        .\elts_1_data_reg[30]_1 (rxQ_n_34),
        .\elts_1_data_reg[30]_2 (rxQ_n_36),
        .\elts_1_data_reg[31]_0 (rxQ_n_2),
        .\elts_1_data_reg[31]_1 (rxQ_n_69),
        .\elts_1_data_reg[7]_0 (rxQ_n_63),
        .\elts_1_data_reg[7]_1 (rxQ_n_65),
        .\elts_1_data_reg[7]_2 (rxQ_n_67),
        .\elts_1_data_reg[7]_3 (rxQ_n_74),
        .\elts_1_data_reg[8]_0 (rxQ_n_61),
        .\elts_1_data_reg[8]_1 (rxQ_n_72),
        .\elts_1_data_reg[9]_0 (rxQ_n_62),
        .\elts_1_data_reg[9]_1 (rxQ_n_64),
        .elts_1_last_reg(rxQ_n_4),
        .first(first),
        .ioX_cq_3_io_deq_valid(ioX_cq_3_io_deq_valid),
        .msb_hi_1(msb_hi_1),
        .\readys_mask_reg[3] (rxQ_n_5),
        .\readys_mask_reg[3]_0 (rxQ_n_81),
        .\readys_mask_reg[5] (rxQ_n_80),
        .rxQ_io_deq_valid(rxQ_io_deq_valid),
        .rx_a(rx_a),
        .\rx_a_reg[0] (rxQ_n_101),
        .\rx_a_reg[10] (rxQ_n_91),
        .\rx_a_reg[11] (rxQ_n_90),
        .\rx_a_reg[11]_0 ({rxInc_sink_n_37,rxInc_sink_n_38,rxInc_sink_n_39,rxInc_sink_n_40}),
        .\rx_a_reg[12] (rxQ_n_89),
        .\rx_a_reg[13] (rxQ_n_88),
        .\rx_a_reg[14] (rxQ_n_87),
        .\rx_a_reg[15] ({_rx_T_1_a[15],_rx_T_1_a[5],_rx_T_1_a[0]}),
        .\rx_a_reg[15]_0 (rxQ_n_86),
        .\rx_a_reg[16] (rxQ_n_85),
        .\rx_a_reg[17] (rxQ_n_84),
        .\rx_a_reg[18] (rxQ_n_83),
        .\rx_a_reg[19] (rxQ_n_82),
        .\rx_a_reg[19]_0 ({rxInc_sink_n_44,rxInc_sink_n_45,rxInc_sink_n_46}),
        .\rx_a_reg[1] (rxQ_n_100),
        .\rx_a_reg[2] (rxQ_n_99),
        .\rx_a_reg[3] (rxQ_n_98),
        .\rx_a_reg[3]_0 ({rxInc_sink_n_30,rxInc_sink_n_31,rxInc_sink_n_32}),
        .\rx_a_reg[4] (rxQ_n_97),
        .\rx_a_reg[5] (rxQ_n_96),
        .\rx_a_reg[6] (rxQ_n_95),
        .\rx_a_reg[7] (rxQ_n_94),
        .\rx_a_reg[7]_0 ({rxInc_sink_n_33,rxInc_sink_n_34,rxInc_sink_n_35,rxInc_sink_n_36}),
        .\rx_a_reg[8] (rxQ_n_93),
        .\rx_a_reg[9] (rxQ_n_92),
        .rx_b(rx_b),
        .\rx_b_reg[0] (rxQ_n_121),
        .\rx_b_reg[10] (rxQ_n_111),
        .\rx_b_reg[11] (rxQ_n_110),
        .\rx_b_reg[11]_0 ({rxInc_sink_n_50,rxInc_sink_n_51,rxInc_sink_n_52,rxInc_sink_n_53}),
        .\rx_b_reg[12] (rxQ_n_109),
        .\rx_b_reg[13] (rxQ_n_108),
        .\rx_b_reg[14] (rxQ_n_107),
        .\rx_b_reg[15] ({_rx_T_1_b[15],_rx_T_1_b[10:9],_rx_T_1_b[6]}),
        .\rx_b_reg[15]_0 (rxQ_n_106),
        .\rx_b_reg[16] (rxQ_n_105),
        .\rx_b_reg[17] (rxQ_n_104),
        .\rx_b_reg[18] (rxQ_n_103),
        .\rx_b_reg[19] (rxQ_n_102),
        .\rx_b_reg[19]_0 ({rxInc_sink_n_58,rxInc_sink_n_59}),
        .\rx_b_reg[1] (rxQ_n_120),
        .\rx_b_reg[2] (rxQ_n_119),
        .\rx_b_reg[3] (rxQ_n_118),
        .\rx_b_reg[3]_0 ({rxInc_sink_n_26,rxInc_sink_n_27,rxInc_sink_n_28,rxInc_sink_n_29}),
        .\rx_b_reg[4] (rxQ_n_117),
        .\rx_b_reg[5] (rxQ_n_116),
        .\rx_b_reg[6] (rxQ_n_115),
        .\rx_b_reg[7] (rxQ_n_114),
        .\rx_b_reg[7]_0 ({rxInc_sink_n_47,rxInc_sink_n_48,rxInc_sink_n_49}),
        .\rx_b_reg[8] (rxQ_n_113),
        .\rx_b_reg[9] (rxQ_n_112),
        .rx_c(rx_c),
        .\rx_c_reg[0] (rxQ_n_141),
        .\rx_c_reg[10] (rxQ_n_131),
        .\rx_c_reg[11] ({_rx_T_1_c[10],_rx_T_1_c[5],_rx_T_1_c[1:0]}),
        .\rx_c_reg[11]_0 (rxQ_n_130),
        .\rx_c_reg[11]_1 ({rxInc_sink_n_67,rxInc_sink_n_68,rxInc_sink_n_69,rxInc_sink_n_70}),
        .\rx_c_reg[12] (rxQ_n_129),
        .\rx_c_reg[13] (rxQ_n_128),
        .\rx_c_reg[14] (rxQ_n_127),
        .\rx_c_reg[15] (rxQ_n_126),
        .\rx_c_reg[15]_0 ({rxInc_sink_n_71,rxInc_sink_n_72,rxInc_sink_n_73}),
        .\rx_c_reg[16] (rxQ_n_125),
        .\rx_c_reg[17] (rxQ_n_124),
        .\rx_c_reg[18] (rxQ_n_123),
        .\rx_c_reg[19] (rxQ_n_122),
        .\rx_c_reg[19]_0 ({rxInc_sink_n_74,rxInc_sink_n_75}),
        .\rx_c_reg[1] (rxQ_n_140),
        .\rx_c_reg[2] (rxQ_n_139),
        .\rx_c_reg[3] (rxQ_n_138),
        .\rx_c_reg[3]_0 ({rxInc_sink_n_60,rxInc_sink_n_61,rxInc_sink_n_62}),
        .\rx_c_reg[4] (rxQ_n_137),
        .\rx_c_reg[5] (rxQ_n_136),
        .\rx_c_reg[6] (rxQ_n_135),
        .\rx_c_reg[7] (rxQ_n_134),
        .\rx_c_reg[7]_0 ({rxInc_sink_n_63,rxInc_sink_n_64,rxInc_sink_n_65,rxInc_sink_n_66}),
        .\rx_c_reg[8] (rxQ_n_133),
        .\rx_c_reg[9] (rxQ_n_132),
        .rx_d(rx_d),
        .\rx_d_reg[0] (rxQ_n_161),
        .\rx_d_reg[10] (rxQ_n_151),
        .\rx_d_reg[11] (rxQ_n_150),
        .\rx_d_reg[11]_0 ({rxInc_sink_n_80,rxInc_sink_n_81,rxInc_sink_n_82,rxInc_sink_n_83}),
        .\rx_d_reg[12] (rxQ_n_149),
        .\rx_d_reg[13] (rxQ_n_148),
        .\rx_d_reg[14] (rxQ_n_147),
        .\rx_d_reg[15] (rxQ_n_146),
        .\rx_d_reg[15]_0 ({rxInc_sink_n_84,rxInc_sink_n_85,rxInc_sink_n_86}),
        .\rx_d_reg[16] (rxQ_n_145),
        .\rx_d_reg[17] (rxQ_n_144),
        .\rx_d_reg[18] (rxQ_n_143),
        .\rx_d_reg[19] (rxQ_n_142),
        .\rx_d_reg[19]_0 ({rxInc_sink_n_87,rxInc_sink_n_88}),
        .\rx_d_reg[1] (rxQ_n_160),
        .\rx_d_reg[2] (rxQ_n_159),
        .\rx_d_reg[3] (rxQ_n_158),
        .\rx_d_reg[3]_0 ({rxInc_sink_n_22,rxInc_sink_n_23,rxInc_sink_n_24,rxInc_sink_n_25}),
        .\rx_d_reg[4] (rxQ_n_157),
        .\rx_d_reg[5] (rxQ_n_156),
        .\rx_d_reg[6] (rxQ_n_155),
        .\rx_d_reg[7] (rxQ_n_154),
        .\rx_d_reg[7]_0 ({rxInc_sink_n_76,rxInc_sink_n_77,rxInc_sink_n_78,rxInc_sink_n_79}),
        .\rx_d_reg[8] (rxQ_n_153),
        .\rx_d_reg[9] (rxQ_n_152),
        .rx_e(rx_e),
        .\rx_e_reg[0] (rxQ_n_181),
        .\rx_e_reg[10] (rxQ_n_171),
        .\rx_e_reg[11] (rxQ_n_170),
        .\rx_e_reg[11]_0 ({rxInc_sink_n_93,rxInc_sink_n_94,rxInc_sink_n_95,rxInc_sink_n_96}),
        .\rx_e_reg[12] (rxQ_n_169),
        .\rx_e_reg[13] (rxQ_n_168),
        .\rx_e_reg[14] (rxQ_n_167),
        .\rx_e_reg[14]_0 ({rxInc_sink_n_97,rxInc_sink_n_98}),
        .\rx_e_reg[15] (rxQ_n_79),
        .\rx_e_reg[15]_0 (rxQ_n_166),
        .\rx_e_reg[16] (rxQ_n_165),
        .\rx_e_reg[17] (rxQ_n_164),
        .\rx_e_reg[18] (rxQ_n_163),
        .\rx_e_reg[19] (rxQ_n_162),
        .\rx_e_reg[19]_0 ({rxInc_sink_n_99,rxInc_sink_n_100,rxInc_sink_n_101}),
        .\rx_e_reg[1] (rxQ_n_180),
        .\rx_e_reg[2] (rxQ_n_179),
        .\rx_e_reg[3] (rxQ_n_178),
        .\rx_e_reg[4] (rxQ_n_177),
        .\rx_e_reg[4]_0 (\rx_e[3]_i_11_n_0 ),
        .\rx_e_reg[5] (rxQ_n_176),
        .\rx_e_reg[6] (rxQ_n_175),
        .\rx_e_reg[7] ({_rx_T_1_e[5],_rx_T_1_e[1]}),
        .\rx_e_reg[7]_0 (rxQ_n_174),
        .\rx_e_reg[7]_1 ({rxInc_sink_n_89,rxInc_sink_n_90,rxInc_sink_n_91,rxInc_sink_n_92}),
        .\rx_e_reg[8] (rxQ_n_173),
        .\rx_e_reg[9] (rxQ_n_172),
        .sync_0_reg({rxInc_sink_n_41,rxInc_sink_n_42,rxInc_sink_n_43}),
        .sync_0_reg_0({rxInc_sink_n_54,rxInc_sink_n_55,rxInc_sink_n_56,rxInc_sink_n_57}),
        .sync_0_reg_1(sync_0_reg_0),
        .\transferDataReg_reg[31] (rxQ_io_deq_bits_data),
        .txBusy(txBusy),
        .txBusy_reg(ioX_cq_3_n_8),
        .valid_0_reg_0(ioX_cq_3_n_11),
        .valid_0_reg_1(wen),
        .valid_1(valid_1_1),
        .xmit(xmit),
        .\xmit_reg[0] (ioX_cq_3_n_15));
  FDRE \rx_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_101),
        .Q(rx_a[0]),
        .R(SR));
  FDRE \rx_a_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_91),
        .Q(rx_a[10]),
        .R(SR));
  FDRE \rx_a_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_90),
        .Q(rx_a[11]),
        .R(SR));
  FDRE \rx_a_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_89),
        .Q(rx_a[12]),
        .R(SR));
  FDRE \rx_a_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_88),
        .Q(rx_a[13]),
        .R(SR));
  FDRE \rx_a_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_87),
        .Q(rx_a[14]),
        .R(SR));
  FDRE \rx_a_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_86),
        .Q(rx_a[15]),
        .R(SR));
  FDRE \rx_a_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_85),
        .Q(rx_a[16]),
        .R(SR));
  FDRE \rx_a_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_84),
        .Q(rx_a[17]),
        .R(SR));
  FDRE \rx_a_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_83),
        .Q(rx_a[18]),
        .R(SR));
  FDRE \rx_a_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_82),
        .Q(rx_a[19]),
        .R(SR));
  FDRE \rx_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_100),
        .Q(rx_a[1]),
        .R(SR));
  FDRE \rx_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_99),
        .Q(rx_a[2]),
        .R(SR));
  FDRE \rx_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_98),
        .Q(rx_a[3]),
        .R(SR));
  FDRE \rx_a_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_97),
        .Q(rx_a[4]),
        .R(SR));
  FDRE \rx_a_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_96),
        .Q(rx_a[5]),
        .R(SR));
  FDRE \rx_a_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_95),
        .Q(rx_a[6]),
        .R(SR));
  FDRE \rx_a_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_94),
        .Q(rx_a[7]),
        .R(SR));
  FDRE \rx_a_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_93),
        .Q(rx_a[8]),
        .R(SR));
  FDRE \rx_a_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_92),
        .Q(rx_a[9]),
        .R(SR));
  FDRE \rx_b_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_121),
        .Q(rx_b[0]),
        .R(SR));
  FDRE \rx_b_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_111),
        .Q(rx_b[10]),
        .R(SR));
  FDRE \rx_b_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_110),
        .Q(rx_b[11]),
        .R(SR));
  FDRE \rx_b_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_109),
        .Q(rx_b[12]),
        .R(SR));
  FDRE \rx_b_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_108),
        .Q(rx_b[13]),
        .R(SR));
  FDRE \rx_b_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_107),
        .Q(rx_b[14]),
        .R(SR));
  FDRE \rx_b_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_106),
        .Q(rx_b[15]),
        .R(SR));
  FDRE \rx_b_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_105),
        .Q(rx_b[16]),
        .R(SR));
  FDRE \rx_b_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_104),
        .Q(rx_b[17]),
        .R(SR));
  FDRE \rx_b_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_103),
        .Q(rx_b[18]),
        .R(SR));
  FDRE \rx_b_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_102),
        .Q(rx_b[19]),
        .R(SR));
  FDRE \rx_b_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_120),
        .Q(rx_b[1]),
        .R(SR));
  FDRE \rx_b_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_119),
        .Q(rx_b[2]),
        .R(SR));
  FDRE \rx_b_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_118),
        .Q(rx_b[3]),
        .R(SR));
  FDRE \rx_b_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_117),
        .Q(rx_b[4]),
        .R(SR));
  FDRE \rx_b_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_116),
        .Q(rx_b[5]),
        .R(SR));
  FDRE \rx_b_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_115),
        .Q(rx_b[6]),
        .R(SR));
  FDRE \rx_b_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_114),
        .Q(rx_b[7]),
        .R(SR));
  FDRE \rx_b_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_113),
        .Q(rx_b[8]),
        .R(SR));
  FDRE \rx_b_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_112),
        .Q(rx_b[9]),
        .R(SR));
  FDRE \rx_c_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_141),
        .Q(rx_c[0]),
        .R(SR));
  FDRE \rx_c_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_131),
        .Q(rx_c[10]),
        .R(SR));
  FDRE \rx_c_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_130),
        .Q(rx_c[11]),
        .R(SR));
  FDRE \rx_c_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_129),
        .Q(rx_c[12]),
        .R(SR));
  FDRE \rx_c_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_128),
        .Q(rx_c[13]),
        .R(SR));
  FDRE \rx_c_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_127),
        .Q(rx_c[14]),
        .R(SR));
  FDRE \rx_c_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_126),
        .Q(rx_c[15]),
        .R(SR));
  FDRE \rx_c_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_125),
        .Q(rx_c[16]),
        .R(SR));
  FDRE \rx_c_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_124),
        .Q(rx_c[17]),
        .R(SR));
  FDRE \rx_c_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_123),
        .Q(rx_c[18]),
        .R(SR));
  FDRE \rx_c_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_122),
        .Q(rx_c[19]),
        .R(SR));
  FDRE \rx_c_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_140),
        .Q(rx_c[1]),
        .R(SR));
  FDRE \rx_c_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_139),
        .Q(rx_c[2]),
        .R(SR));
  FDRE \rx_c_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_138),
        .Q(rx_c[3]),
        .R(SR));
  FDRE \rx_c_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_137),
        .Q(rx_c[4]),
        .R(SR));
  FDRE \rx_c_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_136),
        .Q(rx_c[5]),
        .R(SR));
  FDRE \rx_c_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_135),
        .Q(rx_c[6]),
        .R(SR));
  FDRE \rx_c_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_134),
        .Q(rx_c[7]),
        .R(SR));
  FDRE \rx_c_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_133),
        .Q(rx_c[8]),
        .R(SR));
  FDRE \rx_c_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_132),
        .Q(rx_c[9]),
        .R(SR));
  FDRE \rx_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_161),
        .Q(rx_d[0]),
        .R(SR));
  FDRE \rx_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_151),
        .Q(rx_d[10]),
        .R(SR));
  FDRE \rx_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_150),
        .Q(rx_d[11]),
        .R(SR));
  FDRE \rx_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_149),
        .Q(rx_d[12]),
        .R(SR));
  FDRE \rx_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_148),
        .Q(rx_d[13]),
        .R(SR));
  FDRE \rx_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_147),
        .Q(rx_d[14]),
        .R(SR));
  FDRE \rx_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_146),
        .Q(rx_d[15]),
        .R(SR));
  FDRE \rx_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_145),
        .Q(rx_d[16]),
        .R(SR));
  FDRE \rx_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_144),
        .Q(rx_d[17]),
        .R(SR));
  FDRE \rx_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_143),
        .Q(rx_d[18]),
        .R(SR));
  FDRE \rx_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_142),
        .Q(rx_d[19]),
        .R(SR));
  FDRE \rx_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_160),
        .Q(rx_d[1]),
        .R(SR));
  FDRE \rx_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_159),
        .Q(rx_d[2]),
        .R(SR));
  FDRE \rx_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_158),
        .Q(rx_d[3]),
        .R(SR));
  FDRE \rx_d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_157),
        .Q(rx_d[4]),
        .R(SR));
  FDRE \rx_d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_156),
        .Q(rx_d[5]),
        .R(SR));
  FDRE \rx_d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_155),
        .Q(rx_d[6]),
        .R(SR));
  FDRE \rx_d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_154),
        .Q(rx_d[7]),
        .R(SR));
  FDRE \rx_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_153),
        .Q(rx_d[8]),
        .R(SR));
  FDRE \rx_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_152),
        .Q(rx_d[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_e[3]_i_11 
       (.I0(rxQ_n_29),
        .I1(rx_e[4]),
        .I2(rx_e[5]),
        .I3(rx_e[6]),
        .I4(rx_e[7]),
        .O(\rx_e[3]_i_11_n_0 ));
  FDRE \rx_e_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_181),
        .Q(rx_e[0]),
        .R(SR));
  FDRE \rx_e_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_171),
        .Q(rx_e[10]),
        .R(SR));
  FDRE \rx_e_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_170),
        .Q(rx_e[11]),
        .R(SR));
  FDRE \rx_e_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_169),
        .Q(rx_e[12]),
        .R(SR));
  FDRE \rx_e_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_168),
        .Q(rx_e[13]),
        .R(SR));
  FDRE \rx_e_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_167),
        .Q(rx_e[14]),
        .R(SR));
  FDRE \rx_e_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_166),
        .Q(rx_e[15]),
        .R(SR));
  FDRE \rx_e_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_165),
        .Q(rx_e[16]),
        .R(SR));
  FDRE \rx_e_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_164),
        .Q(rx_e[17]),
        .R(SR));
  FDRE \rx_e_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_163),
        .Q(rx_e[18]),
        .R(SR));
  FDRE \rx_e_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_162),
        .Q(rx_e[19]),
        .R(SR));
  FDRE \rx_e_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_180),
        .Q(rx_e[1]),
        .R(SR));
  FDRE \rx_e_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_179),
        .Q(rx_e[2]),
        .R(SR));
  FDRE \rx_e_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_178),
        .Q(rx_e[3]),
        .R(SR));
  FDRE \rx_e_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_177),
        .Q(rx_e[4]),
        .R(SR));
  FDRE \rx_e_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_176),
        .Q(rx_e[5]),
        .R(SR));
  FDRE \rx_e_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_175),
        .Q(rx_e[6]),
        .R(SR));
  FDRE \rx_e_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_174),
        .Q(rx_e[7]),
        .R(SR));
  FDRE \rx_e_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_173),
        .Q(rx_e[8]),
        .R(SR));
  FDRE \rx_e_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxQ_n_172),
        .Q(rx_e[9]),
        .R(SR));
  FDRE \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ioX_cq_3_n_4),
        .Q(state[3]),
        .R(1'b0));
  FDRE \state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ioX_cq_3_n_48),
        .Q(state[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \transferByteCnt[0]_i_1 
       (.I0(txBusy),
        .I1(transferByteCnt[0]),
        .O(\transferByteCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \transferByteCnt[1]_i_1 
       (.I0(transferByteCnt[0]),
        .I1(txBusy),
        .I2(transferByteCnt[1]),
        .O(\transferByteCnt[1]_i_1_n_0 ));
  FDRE \transferByteCnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\transferByteCnt[0]_i_1_n_0 ),
        .Q(transferByteCnt[0]),
        .R(SR));
  FDRE \transferByteCnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\transferByteCnt[1]_i_1_n_0 ),
        .Q(transferByteCnt[1]),
        .R(SR));
  FDRE \transferDataReg_reg[0] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[0]),
        .Q(\transferDataReg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[10] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[10]),
        .Q(\transferDataReg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[11] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[11]),
        .Q(\transferDataReg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[12] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[12]),
        .Q(\transferDataReg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[13] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[13]),
        .Q(\transferDataReg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[14] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[14]),
        .Q(\transferDataReg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[15] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[15]),
        .Q(\transferDataReg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[16] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[16]),
        .Q(\transferDataReg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[17] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[17]),
        .Q(\transferDataReg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[18] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[18]),
        .Q(\transferDataReg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[19] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[19]),
        .Q(\transferDataReg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[1] 
       (.C(clk),
        .CE(send),
        .D(ioX_cq_3_io_deq_bits_data[1]),
        .Q(\transferDataReg_reg_n_0_[1] ),
        .R(ioX_cq_3_n_2));
  FDRE \transferDataReg_reg[20] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[20]),
        .Q(\transferDataReg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[21] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[21]),
        .Q(\transferDataReg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[22] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[22]),
        .Q(\transferDataReg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[23] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[23]),
        .Q(\transferDataReg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[24] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[24]),
        .Q(\transferDataReg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[25] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[25]),
        .Q(\transferDataReg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[26] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[26]),
        .Q(\transferDataReg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[27] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[27]),
        .Q(\transferDataReg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[28] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[28]),
        .Q(\transferDataReg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[29] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[29]),
        .Q(\transferDataReg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[2] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[2]),
        .Q(\transferDataReg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[30] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[30]),
        .Q(\transferDataReg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[31] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[31]),
        .Q(\transferDataReg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[3] 
       (.C(clk),
        .CE(send),
        .D(ioX_cq_3_io_deq_bits_data[3]),
        .Q(\transferDataReg_reg_n_0_[3] ),
        .R(ioX_cq_3_n_2));
  FDRE \transferDataReg_reg[4] 
       (.C(clk),
        .CE(send),
        .D(ioX_cq_3_io_deq_bits_data[4]),
        .Q(\transferDataReg_reg_n_0_[4] ),
        .R(ioX_cq_3_n_2));
  FDRE \transferDataReg_reg[5] 
       (.C(clk),
        .CE(send),
        .D(ioX_cq_3_io_deq_bits_data[5]),
        .Q(\transferDataReg_reg_n_0_[5] ),
        .R(ioX_cq_3_n_2));
  FDRE \transferDataReg_reg[6] 
       (.C(clk),
        .CE(send),
        .D(ioX_cq_3_io_deq_bits_data[6]),
        .Q(\transferDataReg_reg_n_0_[6] ),
        .R(ioX_cq_3_n_2));
  FDRE \transferDataReg_reg[7] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[7]),
        .Q(\transferDataReg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[8] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[8]),
        .Q(\transferDataReg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \transferDataReg_reg[9] 
       (.C(clk),
        .CE(send),
        .D(_transferDataReg_T_16[9]),
        .Q(\transferDataReg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE txBusy_reg
       (.C(clk),
        .CE(1'b1),
        .D(ioX_cq_3_n_14),
        .Q(txBusy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_AsyncQueueSink_5_8 txInc_sink
       (.CO(qd_q_n_30),
        .D({txInc_sink_n_11,txInc_sink_n_12,txInc_sink_n_13,txInc_sink_n_14,txInc_sink_n_15,txInc_sink_n_16,txInc_sink_n_17,txInc_sink_n_18,txInc_sink_n_19,txInc_sink_n_20,txInc_sink_n_21,txInc_sink_n_22}),
        .DI({txInc_sink_n_3,txInc_sink_n_4}),
        .Q(tx_d[19:5]),
        .S({txInc_sink_n_23,txInc_sink_n_24}),
        .SR(SR),
        .\cdc_reg_reg[20] (valid_reg_0),
        .clk(clk),
        .io_txc_ridx(io_txc_ridx),
        .io_txc_widx(io_txc_widx),
        .\mem_0_d_reg[19] (\mem_0_d_reg[19] ),
        .resetn(resetn),
        .source_valid_io_out(source_valid_io_out),
        .sync_0_reg(sync_0_reg),
        .\tx_d_reg[7] ({txInc_sink_n_5,txInc_sink_n_6,txInc_sink_n_7,txInc_sink_n_8,txInc_sink_n_9,txInc_sink_n_10}),
        .valid_1_reg(qd_q_n_4));
  FDRE \tx_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_29),
        .Q(tx_d[0]),
        .R(SR));
  FDRE \tx_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_20),
        .Q(tx_d[10]),
        .R(SR));
  FDRE \tx_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_19),
        .Q(tx_d[11]),
        .R(SR));
  FDRE \tx_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_18),
        .Q(tx_d[12]),
        .R(SR));
  FDRE \tx_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_17),
        .Q(tx_d[13]),
        .R(SR));
  FDRE \tx_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_16),
        .Q(tx_d[14]),
        .R(SR));
  FDRE \tx_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_15),
        .Q(tx_d[15]),
        .R(SR));
  FDRE \tx_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_14),
        .Q(tx_d[16]),
        .R(SR));
  FDRE \tx_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_13),
        .Q(tx_d[17]),
        .R(SR));
  FDRE \tx_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_12),
        .Q(tx_d[18]),
        .R(SR));
  FDRE \tx_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_11),
        .Q(tx_d[19]),
        .R(SR));
  FDRE \tx_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_28),
        .Q(tx_d[1]),
        .R(SR));
  FDRE \tx_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_27),
        .Q(tx_d[2]),
        .R(SR));
  FDRE \tx_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_26),
        .Q(tx_d[3]),
        .R(SR));
  FDRE \tx_d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_25),
        .Q(tx_d[4]),
        .R(SR));
  FDRE \tx_d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_24),
        .Q(tx_d[5]),
        .R(SR));
  FDRE \tx_d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_23),
        .Q(tx_d[6]),
        .R(SR));
  FDRE \tx_d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(qd_q_n_22),
        .Q(tx_d[7]),
        .R(SR));
  FDRE \tx_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_22),
        .Q(tx_d[8]),
        .R(SR));
  FDRE \tx_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(txInc_sink_n_21),
        .Q(tx_d[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_30
       (.I0(tx_d[19]),
        .O(valid_0_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_31
       (.I0(tx_d[18]),
        .O(valid_0_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_32
       (.I0(tx_d[17]),
        .O(valid_0_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_33
       (.I0(tx_d[16]),
        .O(valid_0_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_36
       (.I0(tx_d[15]),
        .O(valid_0_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_37
       (.I0(tx_d[14]),
        .O(valid_0_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_38
       (.I0(tx_d[13]),
        .O(valid_0_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_39
       (.I0(tx_d[12]),
        .O(valid_0_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_40
       (.I0(tx_d[11]),
        .O(valid_0_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_41
       (.I0(tx_d[10]),
        .O(valid_0_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_42
       (.I0(tx_d[9]),
        .O(valid_0_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_43
       (.I0(tx_d[8]),
        .O(valid_0_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_44
       (.I0(tx_d[7]),
        .O(valid_0_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_45
       (.I0(tx_d[6]),
        .O(valid_0_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    valid_0_i_46
       (.I0(tx_d[5]),
        .O(valid_0_i_46_n_0));
  FDRE \xmit_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ioX_cq_3_n_9),
        .Q(xmit[0]),
        .R(SR));
  FDRE \xmit_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ioX_cq_3_n_10),
        .Q(xmit[1]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_chiplink_master
   (ADDRARDADDR,
    \hqb/fq/ram/ram_ext/ram_reg ,
    \hqc/fq/ram/ram_ext/ram_reg ,
    \hqd/fq/ram/ram_ext/ram_reg ,
    \hqe/fq/ram/ram_ext/ram_reg ,
    E,
    \enq_ptr_reg[0] ,
    Q,
    O628,
    O633,
    \enq_ptr_reg[0]_0 ,
    \enq_ptr_reg[0]_1 ,
    \enq_ptr_reg[0]_2 ,
    \io_axi4_0_awid[3] ,
    \io_axi4_0_awid[2] ,
    \io_axi4_0_awid[0] ,
    io_axi4_0_bready,
    io_axi4_0_araddr,
    out,
    O618,
    O623,
    chiplink_tx_rst,
    chiplink_tx_send,
    chiplink_tx_data,
    io_axi4_0_wvalid,
    io_axi4_0_rready,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_wlast,
    io_axi4_0_arlen,
    \io_axi4_0_awid[1] ,
    io_axi4_0_arsize,
    io_axi4_0_arvalid,
    io_axi4_0_awvalid,
    chiplink_rx_clk,
    chiplink_rx_send,
    chiplink_rx_rst,
    clk,
    DOBDO,
    resetn,
    io_axi4_0_rid,
    io_axi4_0_rlast,
    io_axi4_0_bvalid,
    io_axi4_0_rvalid,
    io_axi4_0_arready,
    io_axi4_0_bid,
    io_axi4_0_awready,
    io_axi4_0_wready,
    chiplink_rx_data,
    ram_R0_data,
    DOADO,
    ram_R0_data_0,
    \hqd/fq/ram/ram_ext/ram_reg_0 ,
    io_axi4_0_bresp,
    io_axi4_0_rresp,
    io_axi4_0_rdata);
  output [4:0]ADDRARDADDR;
  output [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  output [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  output [0:0]E;
  output [0:0]\enq_ptr_reg[0] ;
  output [31:0]Q;
  output [4:0]O628;
  output [4:0]O633;
  output [0:0]\enq_ptr_reg[0]_0 ;
  output [0:0]\enq_ptr_reg[0]_1 ;
  output [0:0]\enq_ptr_reg[0]_2 ;
  output \io_axi4_0_awid[3] ;
  output \io_axi4_0_awid[2] ;
  output \io_axi4_0_awid[0] ;
  output io_axi4_0_bready;
  output [31:0]io_axi4_0_araddr;
  output [4:0]out;
  output [4:0]O618;
  output [4:0]O623;
  output chiplink_tx_rst;
  output chiplink_tx_send;
  output [7:0]chiplink_tx_data;
  output io_axi4_0_wvalid;
  output io_axi4_0_rready;
  output [63:0]io_axi4_0_wdata;
  output [7:0]io_axi4_0_wstrb;
  output io_axi4_0_wlast;
  output [3:0]io_axi4_0_arlen;
  output \io_axi4_0_awid[1] ;
  output [1:0]io_axi4_0_arsize;
  output io_axi4_0_arvalid;
  output io_axi4_0_awvalid;
  input chiplink_rx_clk;
  input chiplink_rx_send;
  input chiplink_rx_rst;
  input clk;
  input [0:0]DOBDO;
  input resetn;
  input [3:0]io_axi4_0_rid;
  input io_axi4_0_rlast;
  input io_axi4_0_bvalid;
  input io_axi4_0_rvalid;
  input io_axi4_0_arready;
  input [3:0]io_axi4_0_bid;
  input io_axi4_0_awready;
  input io_axi4_0_wready;
  input [7:0]chiplink_rx_data;
  input [31:0]ram_R0_data;
  input [6:0]DOADO;
  input [24:0]ram_R0_data_0;
  input [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  input [1:0]io_axi4_0_bresp;
  input [1:0]io_axi4_0_rresp;
  input [63:0]io_axi4_0_rdata;

  wire [4:0]ADDRARDADDR;
  wire [6:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [4:0]O618;
  wire [4:0]O623;
  wire [4:0]O628;
  wire [4:0]O633;
  wire [31:0]Q;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_rst;
  wire chiplink_rx_send;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire [0:0]\enq_ptr_reg[0] ;
  wire [0:0]\enq_ptr_reg[0]_0 ;
  wire [0:0]\enq_ptr_reg[0]_1 ;
  wire [0:0]\enq_ptr_reg[0]_2 ;
  wire [4:0]\hqb/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqc/fq/ram/ram_ext/ram_reg ;
  wire [4:0]\hqd/fq/ram/ram_ext/ram_reg ;
  wire [9:0]\hqd/fq/ram/ram_ext/ram_reg_0 ;
  wire [4:0]\hqe/fq/ram/ram_ext/ram_reg ;
  wire [31:0]io_axi4_0_araddr;
  wire [3:0]io_axi4_0_arlen;
  wire io_axi4_0_arready;
  wire [1:0]io_axi4_0_arsize;
  wire io_axi4_0_arvalid;
  wire \io_axi4_0_awid[0] ;
  wire \io_axi4_0_awid[1] ;
  wire \io_axi4_0_awid[2] ;
  wire \io_axi4_0_awid[3] ;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bready;
  wire [1:0]io_axi4_0_bresp;
  wire io_axi4_0_bvalid;
  wire [63:0]io_axi4_0_rdata;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rready;
  wire [1:0]io_axi4_0_rresp;
  wire io_axi4_0_rvalid;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire io_axi4_0_wvalid;
  wire [4:0]out;
  wire [31:0]ram_R0_data;
  wire [24:0]ram_R0_data_0;
  wire resetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA_ChiplinkBridge u_FPGA_ChiplinkBridge
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_data(chiplink_rx_data),
        .chiplink_rx_rst(chiplink_rx_rst),
        .chiplink_rx_send(chiplink_rx_send),
        .chiplink_tx_data(chiplink_tx_data),
        .chiplink_tx_rst(chiplink_tx_rst),
        .chiplink_tx_send(chiplink_tx_send),
        .clk(clk),
        .\enq_ptr_reg[0] (\enq_ptr_reg[0] ),
        .\enq_ptr_reg[0]_0 (\enq_ptr_reg[0]_0 ),
        .\enq_ptr_reg[0]_1 (\enq_ptr_reg[0]_1 ),
        .\enq_ptr_reg[0]_2 (\enq_ptr_reg[0]_2 ),
        .\hqa/fq/ram/ram_ext/ram_reg (out),
        .\hqb/fq/ram/ram_ext/ram_reg (\hqb/fq/ram/ram_ext/ram_reg ),
        .\hqb/fq/ram/ram_ext/ram_reg_0 (O618),
        .\hqc/fq/ram/ram_ext/ram_reg (\hqc/fq/ram/ram_ext/ram_reg ),
        .\hqc/fq/ram/ram_ext/ram_reg_0 (O623),
        .\hqd/fq/ram/ram_ext/ram_reg (\hqd/fq/ram/ram_ext/ram_reg ),
        .\hqd/fq/ram/ram_ext/ram_reg_0 (O628),
        .\hqd/fq/ram/ram_ext/ram_reg_1 (\hqd/fq/ram/ram_ext/ram_reg_0 ),
        .\hqe/fq/ram/ram_ext/ram_reg (\hqe/fq/ram/ram_ext/ram_reg ),
        .\hqe/fq/ram/ram_ext/ram_reg_0 (O633),
        .io_axi4_0_araddr(io_axi4_0_araddr),
        .io_axi4_0_arlen(io_axi4_0_arlen),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arsize(io_axi4_0_arsize),
        .io_axi4_0_arvalid(io_axi4_0_arvalid),
        .\io_axi4_0_awid[0] (\io_axi4_0_awid[0] ),
        .\io_axi4_0_awid[1] (\io_axi4_0_awid[1] ),
        .\io_axi4_0_awid[2] (\io_axi4_0_awid[2] ),
        .\io_axi4_0_awid[3] (\io_axi4_0_awid[3] ),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_awvalid(io_axi4_0_awvalid),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_bready(io_axi4_0_bready),
        .io_axi4_0_bresp(io_axi4_0_bresp),
        .io_axi4_0_bvalid(io_axi4_0_bvalid),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_axi4_0_rready(io_axi4_0_rready),
        .io_axi4_0_rresp(io_axi4_0_rresp),
        .io_axi4_0_rvalid(io_axi4_0_rvalid),
        .io_axi4_0_wdata(io_axi4_0_wdata),
        .io_axi4_0_wlast(io_axi4_0_wlast),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wstrb(io_axi4_0_wstrb),
        .io_axi4_0_wvalid(io_axi4_0_wvalid),
        .ram_R0_data(ram_R0_data),
        .ram_R0_data_0(ram_R0_data_0),
        .resetn(resetn));
endmodule

(* CHECK_LICENSE_TYPE = "meisha_chiplink_master_0_1,chiplink_master,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "chiplink_master,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    chiplink_tx_clk,
    chiplink_tx_rst,
    chiplink_tx_send,
    chiplink_tx_data,
    chiplink_rx_clk,
    chiplink_rx_rst,
    chiplink_rx_send,
    chiplink_rx_data,
    io_axi4_0_awready,
    io_axi4_0_awvalid,
    io_axi4_0_awid,
    io_axi4_0_awaddr,
    io_axi4_0_awlen,
    io_axi4_0_awsize,
    io_axi4_0_awburst,
    io_axi4_0_wready,
    io_axi4_0_wvalid,
    io_axi4_0_wdata,
    io_axi4_0_wstrb,
    io_axi4_0_wlast,
    io_axi4_0_bready,
    io_axi4_0_bvalid,
    io_axi4_0_bid,
    io_axi4_0_bresp,
    io_axi4_0_arready,
    io_axi4_0_arvalid,
    io_axi4_0_arid,
    io_axi4_0_araddr,
    io_axi4_0_arlen,
    io_axi4_0_arsize,
    io_axi4_0_arburst,
    io_axi4_0_rready,
    io_axi4_0_rvalid,
    io_axi4_0_rid,
    io_axi4_0_rdata,
    io_axi4_0_rresp,
    io_axi4_0_rlast);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 resetn RST" *) input resetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 chiplink_tx_clk CLK" *) output chiplink_tx_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 chiplink_tx_rst RST" *) output chiplink_tx_rst;
  output chiplink_tx_send;
  output [7:0]chiplink_tx_data;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 chiplink_rx_clk CLK" *) input chiplink_rx_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 chiplink_rx_rst RST" *) input chiplink_rx_rst;
  input chiplink_rx_send;
  input [7:0]chiplink_rx_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWREADY" *) input io_axi4_0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWVALID" *) output io_axi4_0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWID" *) output [3:0]io_axi4_0_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWADDR" *) output [31:0]io_axi4_0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWLEN" *) output [7:0]io_axi4_0_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWSIZE" *) output [2:0]io_axi4_0_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 AWBURST" *) output [1:0]io_axi4_0_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 WREADY" *) input io_axi4_0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 WVALID" *) output io_axi4_0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 WDATA" *) output [63:0]io_axi4_0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 WSTRB" *) output [7:0]io_axi4_0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 WLAST" *) output io_axi4_0_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 BREADY" *) output io_axi4_0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 BVALID" *) input io_axi4_0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 BID" *) input [3:0]io_axi4_0_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 BRESP" *) input [1:0]io_axi4_0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARREADY" *) input io_axi4_0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARVALID" *) output io_axi4_0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARID" *) output [3:0]io_axi4_0_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARADDR" *) output [31:0]io_axi4_0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARLEN" *) output [7:0]io_axi4_0_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARSIZE" *) output [2:0]io_axi4_0_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 ARBURST" *) output [1:0]io_axi4_0_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 RREADY" *) output io_axi4_0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 RVALID" *) input io_axi4_0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 RID" *) input [3:0]io_axi4_0_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 RDATA" *) input [63:0]io_axi4_0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 RRESP" *) input [1:0]io_axi4_0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 io_axi4_0 RLAST" *) input io_axi4_0_rlast;

  wire \<const0> ;
  wire \<const1> ;
  wire chiplink_rx_clk;
  wire [7:0]chiplink_rx_data;
  wire chiplink_rx_rst;
  wire chiplink_rx_send;
  wire [7:0]chiplink_tx_data;
  wire chiplink_tx_rst;
  wire chiplink_tx_send;
  wire clk;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_0 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_1 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_13 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_14 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_15 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_16 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_17 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_18 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_19 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_2 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_20 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_21 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_22 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_23 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_24 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_25 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_26 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_27 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_28 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_29 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_30 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_31 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_7 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_8 ;
  wire \hqb/fq/ram/ram_ext/ram_reg_n_9 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_0 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_1 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_13 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_14 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_15 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_2 ;
  wire \hqc/fq/ram/ram_ext/ram_reg_n_7 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_13 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_14 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_15 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_16 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_17 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_18 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_19 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_20 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_21 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_22 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_23 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_24 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_25 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_26 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_27 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_28 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_29 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_30 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_31 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_7 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_8 ;
  wire \hqd/fq/ram/ram_ext/ram_reg_n_9 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_0 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_1 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_10 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_11 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_12 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_13 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_14 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_15 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_16 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_17 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_18 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_19 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_2 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_20 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_21 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_22 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_23 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_24 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_25 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_26 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_27 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_28 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_29 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_3 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_30 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_4 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_5 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_6 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_7 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_8 ;
  wire \hqe/fq/ram/ram_ext/ram_reg_n_9 ;
  wire inst_n_0;
  wire inst_n_1;
  wire inst_n_10;
  wire inst_n_11;
  wire inst_n_12;
  wire inst_n_13;
  wire inst_n_14;
  wire inst_n_15;
  wire inst_n_16;
  wire inst_n_17;
  wire inst_n_18;
  wire inst_n_19;
  wire inst_n_2;
  wire inst_n_20;
  wire inst_n_21;
  wire inst_n_22;
  wire inst_n_23;
  wire inst_n_24;
  wire inst_n_3;
  wire inst_n_4;
  wire inst_n_5;
  wire inst_n_6;
  wire inst_n_7;
  wire inst_n_8;
  wire inst_n_9;
  wire [31:0]io_axi4_0_araddr;
  wire [3:0]\^io_axi4_0_arlen ;
  wire io_axi4_0_arready;
  wire [1:0]\^io_axi4_0_arsize ;
  wire io_axi4_0_arvalid;
  wire [3:0]io_axi4_0_awid;
  wire io_axi4_0_awready;
  wire io_axi4_0_awvalid;
  wire [3:0]io_axi4_0_bid;
  wire io_axi4_0_bready;
  wire [1:0]io_axi4_0_bresp;
  wire io_axi4_0_bvalid;
  wire [63:0]io_axi4_0_rdata;
  wire [3:0]io_axi4_0_rid;
  wire io_axi4_0_rlast;
  wire io_axi4_0_rready;
  wire [1:0]io_axi4_0_rresp;
  wire io_axi4_0_rvalid;
  wire [63:0]io_axi4_0_wdata;
  wire io_axi4_0_wlast;
  wire io_axi4_0_wready;
  wire [7:0]io_axi4_0_wstrb;
  wire io_axi4_0_wvalid;
  wire resetn;
  wire [14:8]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 ;
  wire \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/enq_ptr_reg ;
  wire [31:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data ;
  wire \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/enq_ptr_reg ;
  wire [12:3]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data ;
  wire \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/enq_ptr_reg ;
  wire [31:3]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data ;
  wire \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/enq_ptr_reg ;
  wire [15:3]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data ;
  wire \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/enq_ptr_reg ;
  wire [16:16]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/ram_R0_data ;
  wire \u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ;
  wire [4:0]\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ;
  wire [1:0]\NLW_hqa/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_hqa/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [1:0]\NLW_hqb/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_hqb/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [1:0]\NLW_hqc/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_hqc/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [1:0]\NLW_hqd/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_hqd/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [1:0]\NLW_hqe/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_hqe/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED ;

  assign chiplink_tx_clk = clk;
  assign io_axi4_0_arburst[1] = \<const0> ;
  assign io_axi4_0_arburst[0] = \<const1> ;
  assign io_axi4_0_arid[3:0] = io_axi4_0_awid;
  assign io_axi4_0_arlen[7] = \<const0> ;
  assign io_axi4_0_arlen[6] = \<const0> ;
  assign io_axi4_0_arlen[5] = \<const0> ;
  assign io_axi4_0_arlen[4] = \<const0> ;
  assign io_axi4_0_arlen[3:0] = \^io_axi4_0_arlen [3:0];
  assign io_axi4_0_arsize[2] = \<const0> ;
  assign io_axi4_0_arsize[1:0] = \^io_axi4_0_arsize [1:0];
  assign io_axi4_0_awaddr[31:0] = io_axi4_0_araddr;
  assign io_axi4_0_awburst[1] = \<const0> ;
  assign io_axi4_0_awburst[0] = \<const1> ;
  assign io_axi4_0_awlen[7] = \<const0> ;
  assign io_axi4_0_awlen[6] = \<const0> ;
  assign io_axi4_0_awlen[5] = \<const0> ;
  assign io_axi4_0_awlen[4] = \<const0> ;
  assign io_axi4_0_awlen[3:0] = \^io_axi4_0_arlen [3:0];
  assign io_axi4_0_awsize[2] = \<const0> ;
  assign io_axi4_0_awsize[1:0] = \^io_axi4_0_arsize [1:0];
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \hqa/fq/ram/ram_ext/ram_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,inst_n_0,inst_n_1,inst_n_2,inst_n_3,inst_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/enq_ptr_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(chiplink_rx_clk),
        .CLKBWRCLK(chiplink_rx_clk),
        .DIADI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [3:0],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [14],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [12:8]}),
        .DIBDI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [4]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data [15:0]),
        .DOBDO(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data [31:16]),
        .DOPADOP(\NLW_hqa/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_hqa/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \hqb/fq/ram/ram_ext/ram_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,inst_n_5,inst_n_6,inst_n_7,inst_n_8,inst_n_9,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/enq_ptr_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(chiplink_rx_clk),
        .CLKBWRCLK(chiplink_rx_clk),
        .DIADI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [3:0],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [14],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [12:8]}),
        .DIBDI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [4]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\hqb/fq/ram/ram_ext/ram_reg_n_0 ,\hqb/fq/ram/ram_ext/ram_reg_n_1 ,\hqb/fq/ram/ram_ext/ram_reg_n_2 ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data [12:9],\hqb/fq/ram/ram_ext/ram_reg_n_7 ,\hqb/fq/ram/ram_ext/ram_reg_n_8 ,\hqb/fq/ram/ram_ext/ram_reg_n_9 ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data [5:3],\hqb/fq/ram/ram_ext/ram_reg_n_13 ,\hqb/fq/ram/ram_ext/ram_reg_n_14 ,\hqb/fq/ram/ram_ext/ram_reg_n_15 }),
        .DOBDO({\hqb/fq/ram/ram_ext/ram_reg_n_16 ,\hqb/fq/ram/ram_ext/ram_reg_n_17 ,\hqb/fq/ram/ram_ext/ram_reg_n_18 ,\hqb/fq/ram/ram_ext/ram_reg_n_19 ,\hqb/fq/ram/ram_ext/ram_reg_n_20 ,\hqb/fq/ram/ram_ext/ram_reg_n_21 ,\hqb/fq/ram/ram_ext/ram_reg_n_22 ,\hqb/fq/ram/ram_ext/ram_reg_n_23 ,\hqb/fq/ram/ram_ext/ram_reg_n_24 ,\hqb/fq/ram/ram_ext/ram_reg_n_25 ,\hqb/fq/ram/ram_ext/ram_reg_n_26 ,\hqb/fq/ram/ram_ext/ram_reg_n_27 ,\hqb/fq/ram/ram_ext/ram_reg_n_28 ,\hqb/fq/ram/ram_ext/ram_reg_n_29 ,\hqb/fq/ram/ram_ext/ram_reg_n_30 ,\hqb/fq/ram/ram_ext/ram_reg_n_31 }),
        .DOPADOP(\NLW_hqb/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_hqb/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \hqc/fq/ram/ram_ext/ram_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,inst_n_10,inst_n_11,inst_n_12,inst_n_13,inst_n_14,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/enq_ptr_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(chiplink_rx_clk),
        .CLKBWRCLK(chiplink_rx_clk),
        .DIADI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [3:0],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [14],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [12:8]}),
        .DIBDI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [4]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\hqc/fq/ram/ram_ext/ram_reg_n_0 ,\hqc/fq/ram/ram_ext/ram_reg_n_1 ,\hqc/fq/ram/ram_ext/ram_reg_n_2 ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data [12:9],\hqc/fq/ram/ram_ext/ram_reg_n_7 ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data [7:3],\hqc/fq/ram/ram_ext/ram_reg_n_13 ,\hqc/fq/ram/ram_ext/ram_reg_n_14 ,\hqc/fq/ram/ram_ext/ram_reg_n_15 }),
        .DOBDO(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data [31:16]),
        .DOPADOP(\NLW_hqc/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_hqc/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \hqd/fq/ram/ram_ext/ram_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,inst_n_15,inst_n_16,inst_n_17,inst_n_18,inst_n_19,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/enq_ptr_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(chiplink_rx_clk),
        .CLKBWRCLK(chiplink_rx_clk),
        .DIADI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [3:0],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [14],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [12:8]}),
        .DIBDI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [4]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data [15:9],\hqd/fq/ram/ram_ext/ram_reg_n_7 ,\hqd/fq/ram/ram_ext/ram_reg_n_8 ,\hqd/fq/ram/ram_ext/ram_reg_n_9 ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data [5:3],\hqd/fq/ram/ram_ext/ram_reg_n_13 ,\hqd/fq/ram/ram_ext/ram_reg_n_14 ,\hqd/fq/ram/ram_ext/ram_reg_n_15 }),
        .DOBDO({\hqd/fq/ram/ram_ext/ram_reg_n_16 ,\hqd/fq/ram/ram_ext/ram_reg_n_17 ,\hqd/fq/ram/ram_ext/ram_reg_n_18 ,\hqd/fq/ram/ram_ext/ram_reg_n_19 ,\hqd/fq/ram/ram_ext/ram_reg_n_20 ,\hqd/fq/ram/ram_ext/ram_reg_n_21 ,\hqd/fq/ram/ram_ext/ram_reg_n_22 ,\hqd/fq/ram/ram_ext/ram_reg_n_23 ,\hqd/fq/ram/ram_ext/ram_reg_n_24 ,\hqd/fq/ram/ram_ext/ram_reg_n_25 ,\hqd/fq/ram/ram_ext/ram_reg_n_26 ,\hqd/fq/ram/ram_ext/ram_reg_n_27 ,\hqd/fq/ram/ram_ext/ram_reg_n_28 ,\hqd/fq/ram/ram_ext/ram_reg_n_29 ,\hqd/fq/ram/ram_ext/ram_reg_n_30 ,\hqd/fq/ram/ram_ext/ram_reg_n_31 }),
        .DOPADOP(\NLW_hqd/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_hqd/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq }));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \hqe/fq/ram/ram_ext/ram_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,inst_n_20,inst_n_21,inst_n_22,inst_n_23,inst_n_24,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/enq_ptr_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(chiplink_rx_clk),
        .CLKBWRCLK(chiplink_rx_clk),
        .DIADI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [3:0],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [14],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [12:8]}),
        .DIBDI({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount [4]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\hqe/fq/ram/ram_ext/ram_reg_n_0 ,\hqe/fq/ram/ram_ext/ram_reg_n_1 ,\hqe/fq/ram/ram_ext/ram_reg_n_2 ,\hqe/fq/ram/ram_ext/ram_reg_n_3 ,\hqe/fq/ram/ram_ext/ram_reg_n_4 ,\hqe/fq/ram/ram_ext/ram_reg_n_5 ,\hqe/fq/ram/ram_ext/ram_reg_n_6 ,\hqe/fq/ram/ram_ext/ram_reg_n_7 ,\hqe/fq/ram/ram_ext/ram_reg_n_8 ,\hqe/fq/ram/ram_ext/ram_reg_n_9 ,\hqe/fq/ram/ram_ext/ram_reg_n_10 ,\hqe/fq/ram/ram_ext/ram_reg_n_11 ,\hqe/fq/ram/ram_ext/ram_reg_n_12 ,\hqe/fq/ram/ram_ext/ram_reg_n_13 ,\hqe/fq/ram/ram_ext/ram_reg_n_14 ,\hqe/fq/ram/ram_ext/ram_reg_n_15 }),
        .DOBDO({\hqe/fq/ram/ram_ext/ram_reg_n_16 ,\hqe/fq/ram/ram_ext/ram_reg_n_17 ,\hqe/fq/ram/ram_ext/ram_reg_n_18 ,\hqe/fq/ram/ram_ext/ram_reg_n_19 ,\hqe/fq/ram/ram_ext/ram_reg_n_20 ,\hqe/fq/ram/ram_ext/ram_reg_n_21 ,\hqe/fq/ram/ram_ext/ram_reg_n_22 ,\hqe/fq/ram/ram_ext/ram_reg_n_23 ,\hqe/fq/ram/ram_ext/ram_reg_n_24 ,\hqe/fq/ram/ram_ext/ram_reg_n_25 ,\hqe/fq/ram/ram_ext/ram_reg_n_26 ,\hqe/fq/ram/ram_ext/ram_reg_n_27 ,\hqe/fq/ram/ram_ext/ram_reg_n_28 ,\hqe/fq/ram/ram_ext/ram_reg_n_29 ,\hqe/fq/ram/ram_ext/ram_reg_n_30 ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/ram_R0_data }),
        .DOPADOP(\NLW_hqe/fq/ram/ram_ext/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_hqe/fq/ram/ram_ext/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_chiplink_master inst
       (.ADDRARDADDR({inst_n_0,inst_n_1,inst_n_2,inst_n_3,inst_n_4}),
        .DOADO({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data [12:9],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/ram_R0_data [5:3]}),
        .DOBDO(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/ram_R0_data ),
        .E(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/do_enq ),
        .O618(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/enq_ptr_reg ),
        .O623(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/enq_ptr_reg ),
        .O628(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/enq_ptr_reg ),
        .O633(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/enq_ptr_reg ),
        .Q({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_e_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_d_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_c_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_bshiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/txInc_out_a_shiftAmount ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [14],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/p_0_in ,\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/_b2c_data_concat_T_1 [12:8]}),
        .chiplink_rx_clk(chiplink_rx_clk),
        .chiplink_rx_data(chiplink_rx_data),
        .chiplink_rx_rst(chiplink_rx_rst),
        .chiplink_rx_send(chiplink_rx_send),
        .chiplink_tx_data(chiplink_tx_data),
        .chiplink_tx_rst(chiplink_tx_rst),
        .chiplink_tx_send(chiplink_tx_send),
        .clk(clk),
        .\enq_ptr_reg[0] (\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/do_enq ),
        .\enq_ptr_reg[0]_0 (\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqe/fq/do_enq ),
        .\enq_ptr_reg[0]_1 (\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqb/fq/do_enq ),
        .\enq_ptr_reg[0]_2 (\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/do_enq ),
        .\hqb/fq/ram/ram_ext/ram_reg ({inst_n_5,inst_n_6,inst_n_7,inst_n_8,inst_n_9}),
        .\hqc/fq/ram/ram_ext/ram_reg ({inst_n_10,inst_n_11,inst_n_12,inst_n_13,inst_n_14}),
        .\hqd/fq/ram/ram_ext/ram_reg ({inst_n_15,inst_n_16,inst_n_17,inst_n_18,inst_n_19}),
        .\hqd/fq/ram/ram_ext/ram_reg_0 ({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data [15:9],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqd/fq/ram_R0_data [5:3]}),
        .\hqe/fq/ram/ram_ext/ram_reg ({inst_n_20,inst_n_21,inst_n_22,inst_n_23,inst_n_24}),
        .io_axi4_0_araddr(io_axi4_0_araddr),
        .io_axi4_0_arlen(\^io_axi4_0_arlen ),
        .io_axi4_0_arready(io_axi4_0_arready),
        .io_axi4_0_arsize(\^io_axi4_0_arsize ),
        .io_axi4_0_arvalid(io_axi4_0_arvalid),
        .\io_axi4_0_awid[0] (io_axi4_0_awid[0]),
        .\io_axi4_0_awid[1] (io_axi4_0_awid[1]),
        .\io_axi4_0_awid[2] (io_axi4_0_awid[2]),
        .\io_axi4_0_awid[3] (io_axi4_0_awid[3]),
        .io_axi4_0_awready(io_axi4_0_awready),
        .io_axi4_0_awvalid(io_axi4_0_awvalid),
        .io_axi4_0_bid(io_axi4_0_bid),
        .io_axi4_0_bready(io_axi4_0_bready),
        .io_axi4_0_bresp(io_axi4_0_bresp),
        .io_axi4_0_bvalid(io_axi4_0_bvalid),
        .io_axi4_0_rdata(io_axi4_0_rdata),
        .io_axi4_0_rid(io_axi4_0_rid),
        .io_axi4_0_rlast(io_axi4_0_rlast),
        .io_axi4_0_rready(io_axi4_0_rready),
        .io_axi4_0_rresp(io_axi4_0_rresp),
        .io_axi4_0_rvalid(io_axi4_0_rvalid),
        .io_axi4_0_wdata(io_axi4_0_wdata),
        .io_axi4_0_wlast(io_axi4_0_wlast),
        .io_axi4_0_wready(io_axi4_0_wready),
        .io_axi4_0_wstrb(io_axi4_0_wstrb),
        .io_axi4_0_wvalid(io_axi4_0_wvalid),
        .out(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/enq_ptr_reg ),
        .ram_R0_data(\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqa/fq/ram_R0_data ),
        .ram_R0_data_0({\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data [31:16],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data [12:9],\u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/hqc/fq/ram_R0_data [7:3]}),
        .resetn(resetn));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
