Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 24 11:15:26 2024
| Host         : DESKTOP-9FNIQPR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.868        0.000                      0                 2777        0.054        0.000                      0                 2777        4.020        0.000                       0                  1202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.868        0.000                      0                 2777        0.054        0.000                      0                 2777        4.020        0.000                       0                  1202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.512ns (21.900%)  route 5.392ns (78.100%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.207     9.547    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.348     9.895 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.895    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_25
    SLICE_X35Y94         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.480    12.659    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y94         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    12.763    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.512ns (21.896%)  route 5.393ns (78.104%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.208     9.548    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.348     9.896 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     9.896    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_16
    SLICE_X35Y94         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.480    12.659    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y94         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.032    12.766    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.512ns (22.068%)  route 5.340ns (77.932%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.154     9.495    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.348     9.843 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     9.843    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_31
    SLICE_X35Y92         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.479    12.658    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.512ns (22.150%)  route 5.314ns (77.850%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.129     9.469    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.348     9.817 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     9.817    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_14
    SLICE_X33Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.479    12.658    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X33Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.512ns (22.165%)  route 5.310ns (77.835%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.124     9.465    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X33Y93         LUT6 (Prop_lut6_I0_O)        0.348     9.813 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     9.813    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_29
    SLICE_X33Y93         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.479    12.658    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X33Y93         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.512ns (22.166%)  route 5.309ns (77.834%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.124     9.464    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.348     9.812 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.812    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_15
    SLICE_X33Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.479    12.658    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X33Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.512ns (22.017%)  route 5.356ns (77.983%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.170     9.511    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.348     9.859 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     9.859    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_19
    SLICE_X36Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.479    12.658    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X36Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[26]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.081    12.814    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.512ns (22.026%)  route 5.353ns (77.974%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.167     9.508    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.348     9.856 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     9.856    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_17
    SLICE_X36Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.479    12.658    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X36Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.079    12.812    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.655ns (41.467%)  route 3.748ns (58.533%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.652     2.946    design_1_i/axil_mat_prod1_0/inst/ap_clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg_reg[0]__0/Q
                         net (fo=64, routed)          2.296     5.720    design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg
    SLICE_X34Y81         LUT3 (Prop_lut3_I0_O)        0.295     6.015 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.015    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry_i_3_n_4
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.548 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry_n_4
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.665 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__0_n_4
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.782    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__1_n_4
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.899    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__2_n_4
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.016 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.016    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__3_n_4
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.133 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.133    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__4_n_4
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.250    design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__5_n_4
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.565 r  design_1_i/axil_mat_prod1_0/inst/add_ln21_fu_277_p2_carry__6/O[3]
                         net (fo=1, routed)           0.761     8.327    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/O[3]
    SLICE_X35Y89         LUT4 (Prop_lut4_I3_O)        0.332     8.659 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_3__1/O
                         net (fo=1, routed)           0.690     9.349    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/p_1_in[31]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.514    12.693    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.449    12.319    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.512ns (22.256%)  route 5.282ns (77.744%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/sel_first_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.472 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.976     5.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_4
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.573 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[10]_INST_0/O
                         net (fo=2, routed)           0.648     6.221    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[10]
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8/O
                         net (fo=4, routed)           0.681     7.026    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_task_ap_done_i_8_n_4
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.150 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7/O
                         net (fo=5, routed)           1.041     8.191    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_7_n_4
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.150     8.341 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata[31]_i_3/O
                         net (fo=31, routed)          1.096     9.437    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata_reg[1]_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.348     9.785 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     9.785    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3_n_27
    SLICE_X35Y93         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.480    12.659    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y93         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.031    12.765    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  2.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.558     0.894    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y94         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[29]/Q
                         net (fo=1, routed)           0.112     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[29]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.557     0.893    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y91         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[4]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[4]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.558     0.894    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X33Y95         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[31]/Q
                         net (fo=1, routed)           0.116     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[31]
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.557     0.893    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[12]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[12]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.558     0.894    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X33Y93         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[16]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.557     0.893    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y90         FDRE                                         r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[1]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_4
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.616%)  route 0.182ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.182     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y34     design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y36     design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    design_1_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y81    design_1_i/axil_mat_prod1_0/inst/add_ln25_reg_426_pp0_iter3_reg_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y88    design_1_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y88    design_1_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y88    design_1_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y88    design_1_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.996ns  (logic 0.124ns (6.214%)  route 1.872ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.872     1.872    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.124     1.996 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.996    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.653     2.832    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.045ns (5.558%)  route 0.765ns (94.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.765     0.765    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.045     0.810 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.810    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        0.910     1.276    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_57
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_47
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_46
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_45
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_44
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_43
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_42
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_41
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_40
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_39
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.568     2.747    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_57
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_47
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_46
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_45
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_44
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_43
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_42
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_41
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_40
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_39
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1203, routed)        1.741     3.035    design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK





