# PIN MAP for core < QDRII_MASTER_p0 >
#
# Generated by QDRII_MASTER_p0_pin_assignments.tcl
#
# This file is for reference only and is not used by Quartus II
#

# INSTANCE: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst
#

CQ: QDRIIB_CQ_p
CQn: QDRIIB_CQ_n
Q: {{QDRIIB_Q[0]} {QDRIIB_Q[1]} {QDRIIB_Q[2]} {QDRIIB_Q[3]} {QDRIIB_Q[4]} {QDRIIB_Q[5]} {QDRIIB_Q[6]} {QDRIIB_Q[7]} {QDRIIB_Q[8]} {QDRIIB_Q[9]} {QDRIIB_Q[10]} {QDRIIB_Q[11]} {QDRIIB_Q[12]} {QDRIIB_Q[13]} {QDRIIB_Q[14]} {QDRIIB_Q[15]} {QDRIIB_Q[16]} {QDRIIB_Q[17]}}
K: QDRIIB_K_p
Kn: QDRIIB_K_n
D: {{QDRIIB_D[0]} {QDRIIB_D[1]} {QDRIIB_D[2]} {QDRIIB_D[3]} {QDRIIB_D[4]} {QDRIIB_D[5]} {QDRIIB_D[6]} {QDRIIB_D[7]} {QDRIIB_D[8]} {QDRIIB_D[9]} {QDRIIB_D[10]} {QDRIIB_D[11]} {QDRIIB_D[12]} {QDRIIB_D[13]} {QDRIIB_D[14]} {QDRIIB_D[15]} {QDRIIB_D[16]} {QDRIIB_D[17]}}
BWS: {QDRIIB_BWS_n[0] QDRIIB_BWS_n[1]}
ADD: {QDRIIB_A[0]} {QDRIIB_A[10]} {QDRIIB_A[11]} {QDRIIB_A[12]} {QDRIIB_A[13]} {QDRIIB_A[14]} {QDRIIB_A[15]} {QDRIIB_A[16]} {QDRIIB_A[17]} {QDRIIB_A[18]} {QDRIIB_A[19]} {QDRIIB_A[1]} {QDRIIB_A[2]} {QDRIIB_A[3]} {QDRIIB_A[4]} {QDRIIB_A[5]} {QDRIIB_A[6]} {QDRIIB_A[7]} {QDRIIB_A[8]} {QDRIIB_A[9]}
CMD: QDRIIB_WPS_n QDRIIB_RPS_n
DOFF: QDRIIB_DOFF_n
REF CLK: OSC_50_B4A
PLL AFI: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk
PLL K: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
PLL D: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
PLL AC: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
PLL AVL: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk
PLL CONFIG: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk
DQS_IN_CLOCK DQS_PIN (0): QDRIIB_CQ_p
DQS_IN_CLOCK DIV_NAME (0): QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|div_clock_0
DQS_IN_CLOCK DIV_PIN (0): QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uread_datapath|clock_div2[0].uread_clock_divider*|clkout
D LEVELING PINS: {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|dq_ddio[0].uwrite|altdq_dqs2_inst|dq_select|clkout}
K LEVELING PINS: {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|dq_ddio[0].uwrite|altdq_dqs2_inst|dqs_select|clkout}
AC LEVELING PINS: {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[0].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[10].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[11].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[12].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[13].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[14].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[15].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[16].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[17].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[18].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[19].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[1].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[2].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[3].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[4].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[5].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[6].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[7].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[8].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|sdio_out[9].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uwps_n_pad|sdio_out[0].cps|clkout} {QDRII_A_B_C_D|QDRII_B|qdrii_master_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|urps_n_pad|sdio_out[0].cps|clkout}
READ CAPTURE DDIO: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uio_pads|*:read_capture[*].uread|*:altdq_dqs2_inst|input_path_gen[*].capture_reg*
RESET REGISTERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:s0|*:sequencer_inst|seq_reset_mem_stable
SYNCHRONIZERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uread_datapath|read_buffering[*].seq_read_fifo_reset_sync[*]
SYNCHRONIZATION FIFO WRITE REGISTERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|*INPUT_DFF*
SYNCHRONIZATION FIFO READ REGISTERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|dataout[*]
VALID PREDICTION FIFO WRITE REGISTERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uread_datapath|*:read_valid_predict[*].uread_valid_fifo|data_stored[*][*]
VALID PREDICTION FIFO READ REGISTERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uread_datapath|*:read_valid_predict[*].uread_valid_fifo|rd_data[*]
VALID PREDICTION FIFO READ ADDRESS REGISTERS: *:QDRII_A_B_C_D|*:QDRII_B|*:qdrii_master_inst|*:p0|*:umemphy|*:uread_datapath|read_valid_predict[*].qvld_rd_address[*]
HEADS: QDRIIB_K_p

#
# END OF INSTANCE: QDRII_A_B_C_D|QDRII_B|qdrii_master_inst

