

================================================================
== Vitis HLS Report for 'canny'
================================================================
* Date:           Sun Nov 13 19:24:45 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        canny
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.871 ns|     6.13 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    17453|    17453|  0.175 ms|  0.175 ms|  17444|  17444|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |MergeFilter_U0            |MergeFilter            |    17443|    17443|  0.174 ms|  0.174 ms|  17443|  17443|       no|
        |ConvertXY_U0              |ConvertXY              |    16395|    16395|  0.164 ms|  0.164 ms|  16395|  16395|       no|
        |entry_proc_U0             |entry_proc             |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |NonMaximumSuppression_U0  |NonMaximumSuppression  |    16397|    16397|  0.164 ms|  0.164 ms|  16397|  16397|       no|
        +--------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |      188|    -|    1339|    710|    -|
|Instance         |       14|   47|    4599|   2925|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      202|   47|    5940|   3665|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       72|   21|       5|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |ConvertXY_U0              |ConvertXY              |        0|   5|   437|   241|    0|
    |MergeFilter_U0            |MergeFilter            |        2|  36|  2571|  1451|    0|
    |NonMaximumSuppression_U0  |NonMaximumSuppression  |       12|   6|  1588|  1195|    0|
    |entry_proc_U0             |entry_proc             |        0|   0|     3|    38|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |       14|  47|  4599|  2925|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+-------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+-------+-----+---------+
    |lowerThresh_c_U    |        0|   99|   0|    -|      4|   32|      128|
    |magnitude_V_U      |       26|  163|   0|    -|  16384|   26|   425984|
    |tangent_x_225_V_U  |       32|  163|   0|    -|  16384|   32|   524288|
    |tangent_x_675_V_U  |       32|  163|   0|    -|  16384|   32|   524288|
    |tangent_y_V_U      |       32|  163|   0|    -|  16384|   32|   524288|
    |upperThresh_c_U    |        0|   99|   0|    -|      4|   32|      128|
    |x_sobel_V_U        |       13|  163|   0|    -|  16384|   13|   212992|
    |y_sobel_7_V_U      |       40|  163|   0|    -|  21846|   20|   436920|
    |y_sobel_V_U        |       13|  163|   0|    -|  16384|   13|   212992|
    +-------------------+---------+-----+----+-----+-------+-----+---------+
    |Total              |      188| 1339|   0|    0| 120158|  232|  2862008|
    +-------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |MergeFilter_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_MergeFilter_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  12|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_MergeFilter_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready   |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  18|          4|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_MergeFilter_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready   |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  2|   0|    2|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|src_address0  |  out|   14|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_d0        |  out|   32|   ap_memory|           src|         array|
|src_q0        |   in|   32|   ap_memory|           src|         array|
|src_we0       |  out|    1|   ap_memory|           src|         array|
|src_address1  |  out|   14|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_d1        |  out|   32|   ap_memory|           src|         array|
|src_q1        |   in|   32|   ap_memory|           src|         array|
|src_we1       |  out|    1|   ap_memory|           src|         array|
|dst_address0  |  out|   14|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   32|   ap_memory|           dst|         array|
|dst_q0        |   in|   32|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_address1  |  out|   14|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|   32|   ap_memory|           dst|         array|
|dst_q1        |   in|   32|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|upperThresh   |   in|   32|     ap_none|   upperThresh|        scalar|
|lowerThresh   |   in|   32|     ap_none|   lowerThresh|        scalar|
|ap_clk        |   in|    1|  ap_ctrl_hs|         canny|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|         canny|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|         canny|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|         canny|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|         canny|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|         canny|  return value|
+--------------+-----+-----+------------+--------------+--------------+

