---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_srl]]
==== SRL

*Syntax:* srl SrcL, SrcR, ->{t, u, Rd}

*Description:* Shift Right Logical by register or immediate amount.

*Encoding:*

image::../generated/encodings/enc_srl.svg[SRL encoding,width=800]

*Group:* ALU
