[{"commit":{"message":"RISC-V: Relax register constraint for AddReductionVF & AddReductionVD nodes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"df608aa55a06458eba597d4e1cc6a59019de6899"}]