#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025997348c10 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000259973b82e0_0 .net "PC", 31 0, v00000259973b1030_0;  1 drivers
v00000259973b7fc0_0 .var "clk", 0 0;
v00000259973b84c0_0 .net "clkout", 0 0, L_0000025997340710;  1 drivers
v00000259973b7a20_0 .net "cycles_consumed", 31 0, v00000259973b5d40_0;  1 drivers
v00000259973b9320_0 .net "regs0", 31 0, L_0000025997340a20;  1 drivers
v00000259973b7ca0_0 .net "regs1", 31 0, L_00000259973408d0;  1 drivers
v00000259973b8240_0 .net "regs2", 31 0, L_000002599733ffa0;  1 drivers
v00000259973b8560_0 .net "regs3", 31 0, L_00000259973405c0;  1 drivers
v00000259973b9140_0 .net "regs4", 31 0, L_00000259973409b0;  1 drivers
v00000259973b8600_0 .net "regs5", 31 0, L_000002599733fc20;  1 drivers
v00000259973b8380_0 .var "rst", 0 0;
S_00000259972c54a0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000025997348c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002599734af40 .param/l "RType" 0 4 2, C4<000000>;
P_000002599734af78 .param/l "add" 0 4 5, C4<100000>;
P_000002599734afb0 .param/l "addi" 0 4 8, C4<001000>;
P_000002599734afe8 .param/l "addu" 0 4 5, C4<100001>;
P_000002599734b020 .param/l "and_" 0 4 5, C4<100100>;
P_000002599734b058 .param/l "andi" 0 4 8, C4<001100>;
P_000002599734b090 .param/l "beq" 0 4 10, C4<000100>;
P_000002599734b0c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002599734b100 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002599734b138 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002599734b170 .param/l "j" 0 4 12, C4<000010>;
P_000002599734b1a8 .param/l "jal" 0 4 12, C4<000011>;
P_000002599734b1e0 .param/l "jr" 0 4 6, C4<001000>;
P_000002599734b218 .param/l "lw" 0 4 8, C4<100011>;
P_000002599734b250 .param/l "nor_" 0 4 5, C4<100111>;
P_000002599734b288 .param/l "or_" 0 4 5, C4<100101>;
P_000002599734b2c0 .param/l "ori" 0 4 8, C4<001101>;
P_000002599734b2f8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002599734b330 .param/l "sll" 0 4 6, C4<000000>;
P_000002599734b368 .param/l "slt" 0 4 5, C4<101010>;
P_000002599734b3a0 .param/l "slti" 0 4 8, C4<101010>;
P_000002599734b3d8 .param/l "srl" 0 4 6, C4<000010>;
P_000002599734b410 .param/l "sub" 0 4 5, C4<100010>;
P_000002599734b448 .param/l "subu" 0 4 5, C4<100011>;
P_000002599734b480 .param/l "sw" 0 4 8, C4<101011>;
P_000002599734b4b8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002599734b4f0 .param/l "xori" 0 4 8, C4<001110>;
L_0000025997340390 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_0000025997340a90 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_0000025997340160 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_00000259973406a0 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_000002599733fe50 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_00000259973407f0 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_0000025997340860 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_0000025997340240 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_0000025997340710 .functor OR 1, v00000259973b7fc0_0, v0000025997339310_0, C4<0>, C4<0>;
L_0000025997340b00 .functor OR 1, L_00000259973b8ec0, L_00000259973b9000, C4<0>, C4<0>;
L_0000025997340940 .functor AND 1, L_0000025997413670, L_0000025997413210, C4<1>, C4<1>;
L_00000259973404e0 .functor NOT 1, v00000259973b8380_0, C4<0>, C4<0>, C4<0>;
L_0000025997340630 .functor OR 1, L_0000025997411ff0, L_00000259974132b0, C4<0>, C4<0>;
L_000002599733fc90 .functor OR 1, L_0000025997340630, L_00000259974129f0, C4<0>, C4<0>;
L_000002599733fd00 .functor OR 1, L_0000025997412f90, L_0000025997411cd0, C4<0>, C4<0>;
L_0000025997340010 .functor AND 1, L_0000025997411c30, L_000002599733fd00, C4<1>, C4<1>;
L_00000259973400f0 .functor OR 1, L_0000025997412090, L_0000025997412130, C4<0>, C4<0>;
L_00000259973402b0 .functor AND 1, L_0000025997411910, L_00000259973400f0, C4<1>, C4<1>;
v00000259973b1a30_0 .net "ALUOp", 3 0, v0000025997338370_0;  1 drivers
v00000259973b1170_0 .net "ALUResult", 31 0, v00000259973abf00_0;  1 drivers
v00000259973b0770_0 .net "ALUSrc", 0 0, v0000025997337f10_0;  1 drivers
v00000259973b18f0_0 .net "ALUin2", 31 0, L_0000025997413170;  1 drivers
v00000259973b0bd0_0 .net "MemReadEn", 0 0, v0000025997338050_0;  1 drivers
v00000259973b1210_0 .net "MemWriteEn", 0 0, v00000259973382d0_0;  1 drivers
v00000259973b0630_0 .net "MemtoReg", 0 0, v0000025997338af0_0;  1 drivers
v00000259973b06d0_0 .net "PC", 31 0, v00000259973b1030_0;  alias, 1 drivers
v00000259973b15d0_0 .net "PCPlus1", 31 0, L_00000259973b9780;  1 drivers
v00000259973b0090_0 .net "PCsrc", 1 0, v00000259973aa100_0;  1 drivers
v00000259973b1850_0 .net "RegDst", 0 0, v0000025997338cd0_0;  1 drivers
v00000259973b1ad0_0 .net "RegWriteEn", 0 0, v0000025997338d70_0;  1 drivers
v00000259973b1990_0 .net "WriteRegister", 4 0, L_00000259974133f0;  1 drivers
v00000259973b1df0_0 .net *"_ivl_0", 0 0, L_0000025997340390;  1 drivers
L_00000259973b98f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259973b13f0_0 .net/2u *"_ivl_10", 4 0, L_00000259973b98f0;  1 drivers
L_00000259973b9ce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b1490_0 .net *"_ivl_101", 15 0, L_00000259973b9ce0;  1 drivers
v00000259973b0810_0 .net *"_ivl_102", 31 0, L_0000025997412b30;  1 drivers
L_00000259973b9d28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b1e90_0 .net *"_ivl_105", 25 0, L_00000259973b9d28;  1 drivers
L_00000259973b9d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b0270_0 .net/2u *"_ivl_106", 31 0, L_00000259973b9d70;  1 drivers
v00000259973b03b0_0 .net *"_ivl_108", 0 0, L_0000025997413670;  1 drivers
L_00000259973b9db8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000259973b0c70_0 .net/2u *"_ivl_110", 5 0, L_00000259973b9db8;  1 drivers
v00000259973b1f30_0 .net *"_ivl_112", 0 0, L_0000025997413210;  1 drivers
v00000259973b0590_0 .net *"_ivl_115", 0 0, L_0000025997340940;  1 drivers
v00000259973b0130_0 .net *"_ivl_116", 47 0, L_0000025997413710;  1 drivers
L_00000259973b9e00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b1cb0_0 .net *"_ivl_119", 15 0, L_00000259973b9e00;  1 drivers
L_00000259973b9938 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259973b0db0_0 .net/2u *"_ivl_12", 5 0, L_00000259973b9938;  1 drivers
v00000259973b1b70_0 .net *"_ivl_120", 47 0, L_0000025997412bd0;  1 drivers
L_00000259973b9e48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b08b0_0 .net *"_ivl_123", 15 0, L_00000259973b9e48;  1 drivers
v00000259973b0950_0 .net *"_ivl_125", 0 0, L_00000259974137b0;  1 drivers
v00000259973b0310_0 .net *"_ivl_126", 31 0, L_0000025997412630;  1 drivers
v00000259973b1d50_0 .net *"_ivl_128", 47 0, L_0000025997413490;  1 drivers
v00000259973b1710_0 .net *"_ivl_130", 47 0, L_0000025997412d10;  1 drivers
v00000259973b0450_0 .net *"_ivl_132", 47 0, L_0000025997411d70;  1 drivers
v00000259973b04f0_0 .net *"_ivl_134", 47 0, L_0000025997411a50;  1 drivers
L_00000259973b9e90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000259973b0a90_0 .net/2u *"_ivl_138", 1 0, L_00000259973b9e90;  1 drivers
v00000259973b0b30_0 .net *"_ivl_14", 0 0, L_00000259973b7b60;  1 drivers
v00000259973b0d10_0 .net *"_ivl_140", 0 0, L_0000025997412590;  1 drivers
L_00000259973b9ed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000259973b0ef0_0 .net/2u *"_ivl_142", 1 0, L_00000259973b9ed8;  1 drivers
v00000259973b0f90_0 .net *"_ivl_144", 0 0, L_00000259974123b0;  1 drivers
L_00000259973b9f20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000259973b1c10_0 .net/2u *"_ivl_146", 1 0, L_00000259973b9f20;  1 drivers
v00000259973b12b0_0 .net *"_ivl_148", 0 0, L_00000259974124f0;  1 drivers
L_00000259973b9f68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000259973b1530_0 .net/2u *"_ivl_150", 31 0, L_00000259973b9f68;  1 drivers
L_00000259973b9fb0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000259973b17b0_0 .net/2u *"_ivl_152", 31 0, L_00000259973b9fb0;  1 drivers
v00000259973b3ab0_0 .net *"_ivl_154", 31 0, L_00000259974119b0;  1 drivers
v00000259973b3bf0_0 .net *"_ivl_156", 31 0, L_0000025997411b90;  1 drivers
L_00000259973b9980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000259973b3d30_0 .net/2u *"_ivl_16", 4 0, L_00000259973b9980;  1 drivers
v00000259973b3970_0 .net *"_ivl_160", 0 0, L_00000259973404e0;  1 drivers
L_00000259973ba040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b3b50_0 .net/2u *"_ivl_162", 31 0, L_00000259973ba040;  1 drivers
L_00000259973ba118 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000259973b3c90_0 .net/2u *"_ivl_166", 5 0, L_00000259973ba118;  1 drivers
v00000259973b4a50_0 .net *"_ivl_168", 0 0, L_0000025997411ff0;  1 drivers
L_00000259973ba160 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000259973b4370_0 .net/2u *"_ivl_170", 5 0, L_00000259973ba160;  1 drivers
v00000259973b4eb0_0 .net *"_ivl_172", 0 0, L_00000259974132b0;  1 drivers
v00000259973b3830_0 .net *"_ivl_175", 0 0, L_0000025997340630;  1 drivers
L_00000259973ba1a8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000259973b3330_0 .net/2u *"_ivl_176", 5 0, L_00000259973ba1a8;  1 drivers
v00000259973b4910_0 .net *"_ivl_178", 0 0, L_00000259974129f0;  1 drivers
v00000259973b4c30_0 .net *"_ivl_181", 0 0, L_000002599733fc90;  1 drivers
L_00000259973ba1f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b3150_0 .net/2u *"_ivl_182", 15 0, L_00000259973ba1f0;  1 drivers
v00000259973b47d0_0 .net *"_ivl_184", 31 0, L_0000025997412c70;  1 drivers
v00000259973b3f10_0 .net *"_ivl_187", 0 0, L_0000025997413350;  1 drivers
v00000259973b4f50_0 .net *"_ivl_188", 15 0, L_0000025997411af0;  1 drivers
v00000259973b4870_0 .net *"_ivl_19", 4 0, L_00000259973b8880;  1 drivers
v00000259973b4af0_0 .net *"_ivl_190", 31 0, L_00000259974135d0;  1 drivers
v00000259973b4550_0 .net *"_ivl_194", 31 0, L_0000025997412ef0;  1 drivers
L_00000259973ba238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b4cd0_0 .net *"_ivl_197", 25 0, L_00000259973ba238;  1 drivers
L_00000259973ba280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b3dd0_0 .net/2u *"_ivl_198", 31 0, L_00000259973ba280;  1 drivers
L_00000259973b98a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259973b36f0_0 .net/2u *"_ivl_2", 5 0, L_00000259973b98a8;  1 drivers
v00000259973b3fb0_0 .net *"_ivl_20", 4 0, L_00000259973b8e20;  1 drivers
v00000259973b4b90_0 .net *"_ivl_200", 0 0, L_0000025997411c30;  1 drivers
L_00000259973ba2c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259973b4230_0 .net/2u *"_ivl_202", 5 0, L_00000259973ba2c8;  1 drivers
v00000259973b4d70_0 .net *"_ivl_204", 0 0, L_0000025997412f90;  1 drivers
L_00000259973ba310 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000259973b3a10_0 .net/2u *"_ivl_206", 5 0, L_00000259973ba310;  1 drivers
v00000259973b3e70_0 .net *"_ivl_208", 0 0, L_0000025997411cd0;  1 drivers
v00000259973b4050_0 .net *"_ivl_211", 0 0, L_000002599733fd00;  1 drivers
v00000259973b40f0_0 .net *"_ivl_213", 0 0, L_0000025997340010;  1 drivers
L_00000259973ba358 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259973b4190_0 .net/2u *"_ivl_214", 5 0, L_00000259973ba358;  1 drivers
v00000259973b33d0_0 .net *"_ivl_216", 0 0, L_0000025997411e10;  1 drivers
L_00000259973ba3a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000259973b3650_0 .net/2u *"_ivl_218", 31 0, L_00000259973ba3a0;  1 drivers
v00000259973b42d0_0 .net *"_ivl_220", 31 0, L_0000025997411eb0;  1 drivers
v00000259973b4410_0 .net *"_ivl_224", 31 0, L_0000025997413530;  1 drivers
L_00000259973ba3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b4e10_0 .net *"_ivl_227", 25 0, L_00000259973ba3e8;  1 drivers
L_00000259973ba430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b3470_0 .net/2u *"_ivl_228", 31 0, L_00000259973ba430;  1 drivers
v00000259973b3510_0 .net *"_ivl_230", 0 0, L_0000025997411910;  1 drivers
L_00000259973ba478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259973b49b0_0 .net/2u *"_ivl_232", 5 0, L_00000259973ba478;  1 drivers
v00000259973b44b0_0 .net *"_ivl_234", 0 0, L_0000025997412090;  1 drivers
L_00000259973ba4c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000259973b45f0_0 .net/2u *"_ivl_236", 5 0, L_00000259973ba4c0;  1 drivers
v00000259973b30b0_0 .net *"_ivl_238", 0 0, L_0000025997412130;  1 drivers
v00000259973b31f0_0 .net *"_ivl_24", 0 0, L_0000025997340160;  1 drivers
v00000259973b4690_0 .net *"_ivl_241", 0 0, L_00000259973400f0;  1 drivers
v00000259973b4730_0 .net *"_ivl_243", 0 0, L_00000259973402b0;  1 drivers
L_00000259973ba508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259973b38d0_0 .net/2u *"_ivl_244", 5 0, L_00000259973ba508;  1 drivers
v00000259973b35b0_0 .net *"_ivl_246", 0 0, L_0000025997412270;  1 drivers
v00000259973b3290_0 .net *"_ivl_248", 31 0, L_0000025997412310;  1 drivers
L_00000259973b99c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259973b3790_0 .net/2u *"_ivl_26", 4 0, L_00000259973b99c8;  1 drivers
v00000259973b5ac0_0 .net *"_ivl_29", 4 0, L_00000259973b81a0;  1 drivers
v00000259973b5b60_0 .net *"_ivl_32", 0 0, L_00000259973406a0;  1 drivers
L_00000259973b9a10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259973b5c00_0 .net/2u *"_ivl_34", 4 0, L_00000259973b9a10;  1 drivers
v00000259973b6c40_0 .net *"_ivl_37", 4 0, L_00000259973b86a0;  1 drivers
v00000259973b6600_0 .net *"_ivl_40", 0 0, L_000002599733fe50;  1 drivers
L_00000259973b9a58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b6060_0 .net/2u *"_ivl_42", 15 0, L_00000259973b9a58;  1 drivers
v00000259973b64c0_0 .net *"_ivl_45", 15 0, L_00000259973b8920;  1 drivers
v00000259973b61a0_0 .net *"_ivl_48", 0 0, L_00000259973407f0;  1 drivers
v00000259973b5a20_0 .net *"_ivl_5", 5 0, L_00000259973b8ce0;  1 drivers
L_00000259973b9aa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b5e80_0 .net/2u *"_ivl_50", 36 0, L_00000259973b9aa0;  1 drivers
L_00000259973b9ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b6ec0_0 .net/2u *"_ivl_52", 31 0, L_00000259973b9ae8;  1 drivers
v00000259973b5520_0 .net *"_ivl_55", 4 0, L_00000259973b7c00;  1 drivers
v00000259973b5480_0 .net *"_ivl_56", 36 0, L_00000259973b8f60;  1 drivers
v00000259973b55c0_0 .net *"_ivl_58", 36 0, L_00000259973b9280;  1 drivers
v00000259973b5fc0_0 .net *"_ivl_62", 0 0, L_0000025997340860;  1 drivers
L_00000259973b9b30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000259973b6a60_0 .net/2u *"_ivl_64", 5 0, L_00000259973b9b30;  1 drivers
v00000259973b62e0_0 .net *"_ivl_67", 5 0, L_00000259973b8ba0;  1 drivers
v00000259973b6e20_0 .net *"_ivl_70", 0 0, L_0000025997340240;  1 drivers
L_00000259973b9b78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b6880_0 .net/2u *"_ivl_72", 57 0, L_00000259973b9b78;  1 drivers
L_00000259973b9bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973b5f20_0 .net/2u *"_ivl_74", 31 0, L_00000259973b9bc0;  1 drivers
v00000259973b6ce0_0 .net *"_ivl_77", 25 0, L_00000259973b95a0;  1 drivers
v00000259973b5660_0 .net *"_ivl_78", 57 0, L_00000259973b7980;  1 drivers
v00000259973b6f60_0 .net *"_ivl_8", 0 0, L_0000025997340a90;  1 drivers
v00000259973b6100_0 .net *"_ivl_80", 57 0, L_00000259973b96e0;  1 drivers
L_00000259973b9c08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000259973b5700_0 .net/2u *"_ivl_84", 31 0, L_00000259973b9c08;  1 drivers
L_00000259973b9c50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000259973b6d80_0 .net/2u *"_ivl_88", 5 0, L_00000259973b9c50;  1 drivers
v00000259973b67e0_0 .net *"_ivl_90", 0 0, L_00000259973b8ec0;  1 drivers
L_00000259973b9c98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000259973b57a0_0 .net/2u *"_ivl_92", 5 0, L_00000259973b9c98;  1 drivers
v00000259973b5ca0_0 .net *"_ivl_94", 0 0, L_00000259973b9000;  1 drivers
v00000259973b50c0_0 .net *"_ivl_97", 0 0, L_0000025997340b00;  1 drivers
v00000259973b6ba0_0 .net *"_ivl_98", 47 0, L_00000259973b8060;  1 drivers
v00000259973b6560_0 .net "adderResult", 31 0, L_00000259974130d0;  1 drivers
v00000259973b66a0_0 .net "address", 31 0, L_00000259973b7d40;  1 drivers
v00000259973b5340_0 .net "clk", 0 0, L_0000025997340710;  alias, 1 drivers
v00000259973b5d40_0 .var "cycles_consumed", 31 0;
o0000025997361888 .functor BUFZ 1, C4<z>; HiZ drive
v00000259973b69c0_0 .net "excep_flag", 0 0, o0000025997361888;  0 drivers
v00000259973b6240_0 .net "extImm", 31 0, L_0000025997412e50;  1 drivers
v00000259973b5de0_0 .net "funct", 5 0, L_00000259973b93c0;  1 drivers
v00000259973b6420_0 .net "hlt", 0 0, v0000025997339310_0;  1 drivers
v00000259973b6b00_0 .net "imm", 15 0, L_00000259973b89c0;  1 drivers
v00000259973b5200_0 .net "immediate", 31 0, L_0000025997413030;  1 drivers
v00000259973b6380_0 .net "input_clk", 0 0, v00000259973b7fc0_0;  1 drivers
v00000259973b5160_0 .net "instruction", 31 0, L_0000025997412810;  1 drivers
v00000259973b6740_0 .net "memoryReadData", 31 0, v00000259973b0e50_0;  1 drivers
v00000259973b52a0_0 .net "nextPC", 31 0, L_0000025997412450;  1 drivers
v00000259973b6920_0 .net "opcode", 5 0, L_00000259973b8d80;  1 drivers
v00000259973b58e0_0 .net "rd", 4 0, L_00000259973b9640;  1 drivers
v00000259973b53e0_0 .net "readData1", 31 0, L_0000025997340400;  1 drivers
v00000259973b5840_0 .net "readData1_w", 31 0, L_0000025997418b50;  1 drivers
v00000259973b5980_0 .net "readData2", 31 0, L_000002599733ff30;  1 drivers
v00000259973b9460_0 .net "regs0", 31 0, L_0000025997340a20;  alias, 1 drivers
v00000259973b78e0_0 .net "regs1", 31 0, L_00000259973408d0;  alias, 1 drivers
v00000259973b8420_0 .net "regs2", 31 0, L_000002599733ffa0;  alias, 1 drivers
v00000259973b8a60_0 .net "regs3", 31 0, L_00000259973405c0;  alias, 1 drivers
v00000259973b7ac0_0 .net "regs4", 31 0, L_00000259973409b0;  alias, 1 drivers
v00000259973b8100_0 .net "regs5", 31 0, L_000002599733fc20;  alias, 1 drivers
v00000259973b7de0_0 .net "rs", 4 0, L_00000259973b7f20;  1 drivers
v00000259973b91e0_0 .net "rst", 0 0, v00000259973b8380_0;  1 drivers
v00000259973b90a0_0 .net "rt", 4 0, L_00000259973b8740;  1 drivers
v00000259973b8c40_0 .net "shamt", 31 0, L_00000259973b8b00;  1 drivers
v00000259973b87e0_0 .net "wire_instruction", 31 0, L_0000025997340470;  1 drivers
v00000259973b9500_0 .net "writeData", 31 0, L_0000025997419690;  1 drivers
v00000259973b7e80_0 .net "zero", 0 0, L_0000025997418dd0;  1 drivers
L_00000259973b8ce0 .part L_0000025997412810, 26, 6;
L_00000259973b8d80 .functor MUXZ 6, L_00000259973b8ce0, L_00000259973b98a8, L_0000025997340390, C4<>;
L_00000259973b7b60 .cmp/eq 6, L_00000259973b8d80, L_00000259973b9938;
L_00000259973b8880 .part L_0000025997412810, 11, 5;
L_00000259973b8e20 .functor MUXZ 5, L_00000259973b8880, L_00000259973b9980, L_00000259973b7b60, C4<>;
L_00000259973b9640 .functor MUXZ 5, L_00000259973b8e20, L_00000259973b98f0, L_0000025997340a90, C4<>;
L_00000259973b81a0 .part L_0000025997412810, 21, 5;
L_00000259973b7f20 .functor MUXZ 5, L_00000259973b81a0, L_00000259973b99c8, L_0000025997340160, C4<>;
L_00000259973b86a0 .part L_0000025997412810, 16, 5;
L_00000259973b8740 .functor MUXZ 5, L_00000259973b86a0, L_00000259973b9a10, L_00000259973406a0, C4<>;
L_00000259973b8920 .part L_0000025997412810, 0, 16;
L_00000259973b89c0 .functor MUXZ 16, L_00000259973b8920, L_00000259973b9a58, L_000002599733fe50, C4<>;
L_00000259973b7c00 .part L_0000025997412810, 6, 5;
L_00000259973b8f60 .concat [ 5 32 0 0], L_00000259973b7c00, L_00000259973b9ae8;
L_00000259973b9280 .functor MUXZ 37, L_00000259973b8f60, L_00000259973b9aa0, L_00000259973407f0, C4<>;
L_00000259973b8b00 .part L_00000259973b9280, 0, 32;
L_00000259973b8ba0 .part L_0000025997412810, 0, 6;
L_00000259973b93c0 .functor MUXZ 6, L_00000259973b8ba0, L_00000259973b9b30, L_0000025997340860, C4<>;
L_00000259973b95a0 .part L_0000025997412810, 0, 26;
L_00000259973b7980 .concat [ 26 32 0 0], L_00000259973b95a0, L_00000259973b9bc0;
L_00000259973b96e0 .functor MUXZ 58, L_00000259973b7980, L_00000259973b9b78, L_0000025997340240, C4<>;
L_00000259973b7d40 .part L_00000259973b96e0, 0, 32;
L_00000259973b9780 .arith/sum 32, v00000259973b1030_0, L_00000259973b9c08;
L_00000259973b8ec0 .cmp/eq 6, L_00000259973b8d80, L_00000259973b9c50;
L_00000259973b9000 .cmp/eq 6, L_00000259973b8d80, L_00000259973b9c98;
L_00000259973b8060 .concat [ 32 16 0 0], L_00000259973b7d40, L_00000259973b9ce0;
L_0000025997412b30 .concat [ 6 26 0 0], L_00000259973b8d80, L_00000259973b9d28;
L_0000025997413670 .cmp/eq 32, L_0000025997412b30, L_00000259973b9d70;
L_0000025997413210 .cmp/eq 6, L_00000259973b93c0, L_00000259973b9db8;
L_0000025997413710 .concat [ 32 16 0 0], L_0000025997340400, L_00000259973b9e00;
L_0000025997412bd0 .concat [ 32 16 0 0], v00000259973b1030_0, L_00000259973b9e48;
L_00000259974137b0 .part L_00000259973b89c0, 15, 1;
LS_0000025997412630_0_0 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_4 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_8 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_12 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_16 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_20 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_24 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_0_28 .concat [ 1 1 1 1], L_00000259974137b0, L_00000259974137b0, L_00000259974137b0, L_00000259974137b0;
LS_0000025997412630_1_0 .concat [ 4 4 4 4], LS_0000025997412630_0_0, LS_0000025997412630_0_4, LS_0000025997412630_0_8, LS_0000025997412630_0_12;
LS_0000025997412630_1_4 .concat [ 4 4 4 4], LS_0000025997412630_0_16, LS_0000025997412630_0_20, LS_0000025997412630_0_24, LS_0000025997412630_0_28;
L_0000025997412630 .concat [ 16 16 0 0], LS_0000025997412630_1_0, LS_0000025997412630_1_4;
L_0000025997413490 .concat [ 16 32 0 0], L_00000259973b89c0, L_0000025997412630;
L_0000025997412d10 .arith/sum 48, L_0000025997412bd0, L_0000025997413490;
L_0000025997411d70 .functor MUXZ 48, L_0000025997412d10, L_0000025997413710, L_0000025997340940, C4<>;
L_0000025997411a50 .functor MUXZ 48, L_0000025997411d70, L_00000259973b8060, L_0000025997340b00, C4<>;
L_00000259974130d0 .part L_0000025997411a50, 0, 32;
L_0000025997412590 .cmp/eq 2, v00000259973aa100_0, L_00000259973b9e90;
L_00000259974123b0 .cmp/eq 2, v00000259973aa100_0, L_00000259973b9ed8;
L_00000259974124f0 .cmp/eq 2, v00000259973aa100_0, L_00000259973b9f20;
L_00000259974119b0 .functor MUXZ 32, L_00000259973b9fb0, L_00000259973b9f68, L_00000259974124f0, C4<>;
L_0000025997411b90 .functor MUXZ 32, L_00000259974119b0, L_00000259974130d0, L_00000259974123b0, C4<>;
L_0000025997412450 .functor MUXZ 32, L_0000025997411b90, L_00000259973b9780, L_0000025997412590, C4<>;
L_0000025997412810 .functor MUXZ 32, L_0000025997340470, L_00000259973ba040, L_00000259973404e0, C4<>;
L_0000025997411ff0 .cmp/eq 6, L_00000259973b8d80, L_00000259973ba118;
L_00000259974132b0 .cmp/eq 6, L_00000259973b8d80, L_00000259973ba160;
L_00000259974129f0 .cmp/eq 6, L_00000259973b8d80, L_00000259973ba1a8;
L_0000025997412c70 .concat [ 16 16 0 0], L_00000259973b89c0, L_00000259973ba1f0;
L_0000025997413350 .part L_00000259973b89c0, 15, 1;
LS_0000025997411af0_0_0 .concat [ 1 1 1 1], L_0000025997413350, L_0000025997413350, L_0000025997413350, L_0000025997413350;
LS_0000025997411af0_0_4 .concat [ 1 1 1 1], L_0000025997413350, L_0000025997413350, L_0000025997413350, L_0000025997413350;
LS_0000025997411af0_0_8 .concat [ 1 1 1 1], L_0000025997413350, L_0000025997413350, L_0000025997413350, L_0000025997413350;
LS_0000025997411af0_0_12 .concat [ 1 1 1 1], L_0000025997413350, L_0000025997413350, L_0000025997413350, L_0000025997413350;
L_0000025997411af0 .concat [ 4 4 4 4], LS_0000025997411af0_0_0, LS_0000025997411af0_0_4, LS_0000025997411af0_0_8, LS_0000025997411af0_0_12;
L_00000259974135d0 .concat [ 16 16 0 0], L_00000259973b89c0, L_0000025997411af0;
L_0000025997412e50 .functor MUXZ 32, L_00000259974135d0, L_0000025997412c70, L_000002599733fc90, C4<>;
L_0000025997412ef0 .concat [ 6 26 0 0], L_00000259973b8d80, L_00000259973ba238;
L_0000025997411c30 .cmp/eq 32, L_0000025997412ef0, L_00000259973ba280;
L_0000025997412f90 .cmp/eq 6, L_00000259973b93c0, L_00000259973ba2c8;
L_0000025997411cd0 .cmp/eq 6, L_00000259973b93c0, L_00000259973ba310;
L_0000025997411e10 .cmp/eq 6, L_00000259973b8d80, L_00000259973ba358;
L_0000025997411eb0 .functor MUXZ 32, L_0000025997412e50, L_00000259973ba3a0, L_0000025997411e10, C4<>;
L_0000025997413030 .functor MUXZ 32, L_0000025997411eb0, L_00000259973b8b00, L_0000025997340010, C4<>;
L_0000025997413530 .concat [ 6 26 0 0], L_00000259973b8d80, L_00000259973ba3e8;
L_0000025997411910 .cmp/eq 32, L_0000025997413530, L_00000259973ba430;
L_0000025997412090 .cmp/eq 6, L_00000259973b93c0, L_00000259973ba478;
L_0000025997412130 .cmp/eq 6, L_00000259973b93c0, L_00000259973ba4c0;
L_0000025997412270 .cmp/eq 6, L_00000259973b8d80, L_00000259973ba508;
L_0000025997412310 .functor MUXZ 32, L_0000025997340400, v00000259973b1030_0, L_0000025997412270, C4<>;
L_0000025997418b50 .functor MUXZ 32, L_0000025997412310, L_000002599733ff30, L_00000259973402b0, C4<>;
S_00000259972c5630 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002599732ff10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025997340080 .functor NOT 1, v0000025997337f10_0, C4<0>, C4<0>, C4<0>;
v00000259973387d0_0 .net *"_ivl_0", 0 0, L_0000025997340080;  1 drivers
v00000259973389b0_0 .net "in1", 31 0, L_000002599733ff30;  alias, 1 drivers
v0000025997338a50_0 .net "in2", 31 0, L_0000025997413030;  alias, 1 drivers
v0000025997339130_0 .net "out", 31 0, L_0000025997413170;  alias, 1 drivers
v0000025997338e10_0 .net "s", 0 0, v0000025997337f10_0;  alias, 1 drivers
L_0000025997413170 .functor MUXZ 32, L_0000025997413030, L_000002599733ff30, L_0000025997340080, C4<>;
S_00000259972c3b50 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002599735e1b0 .param/l "RType" 0 4 2, C4<000000>;
P_000002599735e1e8 .param/l "add" 0 4 5, C4<100000>;
P_000002599735e220 .param/l "addi" 0 4 8, C4<001000>;
P_000002599735e258 .param/l "addu" 0 4 5, C4<100001>;
P_000002599735e290 .param/l "and_" 0 4 5, C4<100100>;
P_000002599735e2c8 .param/l "andi" 0 4 8, C4<001100>;
P_000002599735e300 .param/l "beq" 0 4 10, C4<000100>;
P_000002599735e338 .param/l "bne" 0 4 10, C4<000101>;
P_000002599735e370 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002599735e3a8 .param/l "j" 0 4 12, C4<000010>;
P_000002599735e3e0 .param/l "jal" 0 4 12, C4<000011>;
P_000002599735e418 .param/l "jr" 0 4 6, C4<001000>;
P_000002599735e450 .param/l "lw" 0 4 8, C4<100011>;
P_000002599735e488 .param/l "nor_" 0 4 5, C4<100111>;
P_000002599735e4c0 .param/l "or_" 0 4 5, C4<100101>;
P_000002599735e4f8 .param/l "ori" 0 4 8, C4<001101>;
P_000002599735e530 .param/l "sgt" 0 4 6, C4<101011>;
P_000002599735e568 .param/l "sll" 0 4 6, C4<000000>;
P_000002599735e5a0 .param/l "slt" 0 4 5, C4<101010>;
P_000002599735e5d8 .param/l "slti" 0 4 8, C4<101010>;
P_000002599735e610 .param/l "srl" 0 4 6, C4<000010>;
P_000002599735e648 .param/l "sub" 0 4 5, C4<100010>;
P_000002599735e680 .param/l "subu" 0 4 5, C4<100011>;
P_000002599735e6b8 .param/l "sw" 0 4 8, C4<101011>;
P_000002599735e6f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002599735e728 .param/l "xori" 0 4 8, C4<001110>;
v0000025997338370_0 .var "ALUOp", 3 0;
v0000025997337f10_0 .var "ALUSrc", 0 0;
v0000025997338050_0 .var "MemReadEn", 0 0;
v00000259973382d0_0 .var "MemWriteEn", 0 0;
v0000025997338af0_0 .var "MemtoReg", 0 0;
v0000025997338cd0_0 .var "RegDst", 0 0;
v0000025997338d70_0 .var "RegWriteEn", 0 0;
v0000025997339270_0 .net "funct", 5 0, L_00000259973b93c0;  alias, 1 drivers
v0000025997339310_0 .var "hlt", 0 0;
v00000259973393b0_0 .net "opcode", 5 0, L_00000259973b8d80;  alias, 1 drivers
v00000259973380f0_0 .net "rst", 0 0, v00000259973b8380_0;  alias, 1 drivers
E_0000025997330310 .event anyedge, v00000259973380f0_0, v00000259973393b0_0, v0000025997339270_0;
S_00000259972c3ce0 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000025997340470 .functor BUFZ 32, L_0000025997412770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025997339450 .array "InstMem", 0 1023, 31 0;
v0000025997338190_0 .net *"_ivl_0", 31 0, L_0000025997412770;  1 drivers
v0000025997338230_0 .net *"_ivl_3", 9 0, L_0000025997412db0;  1 drivers
v0000025997338410_0 .net *"_ivl_4", 11 0, L_0000025997412a90;  1 drivers
L_00000259973b9ff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025997339810_0 .net *"_ivl_7", 1 0, L_00000259973b9ff8;  1 drivers
v00000259973396d0_0 .net "address", 31 0, v00000259973b1030_0;  alias, 1 drivers
v00000259973398b0_0 .var/i "i", 31 0;
v0000025997339950_0 .net "q", 31 0, L_0000025997340470;  alias, 1 drivers
L_0000025997412770 .array/port v0000025997339450, L_0000025997412a90;
L_0000025997412db0 .part v00000259973b1030_0, 0, 10;
L_0000025997412a90 .concat [ 10 2 0 0], L_0000025997412db0, L_00000259973b9ff8;
S_00000259972ae920 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000025997340400 .functor BUFZ 32, L_00000259974126d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002599733ff30 .functor BUFZ 32, L_0000025997411f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000259973ab5a0_1 .array/port v00000259973ab5a0, 1;
L_0000025997340a20 .functor BUFZ 32, v00000259973ab5a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000259973ab5a0_2 .array/port v00000259973ab5a0, 2;
L_00000259973408d0 .functor BUFZ 32, v00000259973ab5a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000259973ab5a0_3 .array/port v00000259973ab5a0, 3;
L_000002599733ffa0 .functor BUFZ 32, v00000259973ab5a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000259973ab5a0_4 .array/port v00000259973ab5a0, 4;
L_00000259973405c0 .functor BUFZ 32, v00000259973ab5a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000259973ab5a0_5 .array/port v00000259973ab5a0, 5;
L_00000259973409b0 .functor BUFZ 32, v00000259973ab5a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000259973ab5a0_6 .array/port v00000259973ab5a0, 6;
L_000002599733fc20 .functor BUFZ 32, v00000259973ab5a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002599730d710_0 .net *"_ivl_0", 31 0, L_00000259974126d0;  1 drivers
v00000259973abb40_0 .net *"_ivl_10", 6 0, L_0000025997412950;  1 drivers
L_00000259973ba0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000259973aa380_0 .net *"_ivl_13", 1 0, L_00000259973ba0d0;  1 drivers
v00000259973aa420_0 .net *"_ivl_2", 6 0, L_00000259974128b0;  1 drivers
L_00000259973ba088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000259973aa1a0_0 .net *"_ivl_5", 1 0, L_00000259973ba088;  1 drivers
v00000259973aa060_0 .net *"_ivl_8", 31 0, L_0000025997411f50;  1 drivers
v00000259973aa2e0_0 .net "clk", 0 0, L_0000025997340710;  alias, 1 drivers
v00000259973aa240_0 .var/i "i", 31 0;
v00000259973abbe0_0 .net "readData1", 31 0, L_0000025997340400;  alias, 1 drivers
v00000259973aa7e0_0 .net "readData2", 31 0, L_000002599733ff30;  alias, 1 drivers
v00000259973abc80_0 .net "readRegister1", 4 0, L_00000259973b7f20;  alias, 1 drivers
v00000259973aa880_0 .net "readRegister2", 4 0, L_00000259973b8740;  alias, 1 drivers
v00000259973ab5a0 .array "registers", 31 0, 31 0;
v00000259973aa740_0 .net "regs0", 31 0, L_0000025997340a20;  alias, 1 drivers
v00000259973ab640_0 .net "regs1", 31 0, L_00000259973408d0;  alias, 1 drivers
v00000259973aaec0_0 .net "regs2", 31 0, L_000002599733ffa0;  alias, 1 drivers
v00000259973aad80_0 .net "regs3", 31 0, L_00000259973405c0;  alias, 1 drivers
v00000259973aaba0_0 .net "regs4", 31 0, L_00000259973409b0;  alias, 1 drivers
v00000259973aab00_0 .net "regs5", 31 0, L_000002599733fc20;  alias, 1 drivers
v00000259973abd20_0 .net "rst", 0 0, v00000259973b8380_0;  alias, 1 drivers
v00000259973ab320_0 .net "we", 0 0, v0000025997338d70_0;  alias, 1 drivers
v00000259973ab460_0 .net "writeData", 31 0, L_0000025997419690;  alias, 1 drivers
v00000259973aa600_0 .net "writeRegister", 4 0, L_00000259974133f0;  alias, 1 drivers
E_000002599732fe90/0 .event negedge, v00000259973380f0_0;
E_000002599732fe90/1 .event posedge, v00000259973aa2e0_0;
E_000002599732fe90 .event/or E_000002599732fe90/0, E_000002599732fe90/1;
L_00000259974126d0 .array/port v00000259973ab5a0, L_00000259974128b0;
L_00000259974128b0 .concat [ 5 2 0 0], L_00000259973b7f20, L_00000259973ba088;
L_0000025997411f50 .array/port v00000259973ab5a0, L_0000025997412950;
L_0000025997412950 .concat [ 5 2 0 0], L_00000259973b8740, L_00000259973ba0d0;
S_00000259972aeab0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000259972ae920;
 .timescale 0 0;
v000002599730cef0_0 .var/i "i", 31 0;
S_00000259972f6e90 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025997330390 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002599733fec0 .functor NOT 1, v0000025997338cd0_0, C4<0>, C4<0>, C4<0>;
v00000259973ab780_0 .net *"_ivl_0", 0 0, L_000002599733fec0;  1 drivers
v00000259973ab3c0_0 .net "in1", 4 0, L_00000259973b8740;  alias, 1 drivers
v00000259973ab500_0 .net "in2", 4 0, L_00000259973b9640;  alias, 1 drivers
v00000259973aac40_0 .net "out", 4 0, L_00000259974133f0;  alias, 1 drivers
v00000259973aace0_0 .net "s", 0 0, v0000025997338cd0_0;  alias, 1 drivers
L_00000259974133f0 .functor MUXZ 5, L_00000259973b9640, L_00000259973b8740, L_000002599733fec0, C4<>;
S_00000259972f7020 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002599732fc90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000259972fa730 .functor NOT 1, v0000025997338af0_0, C4<0>, C4<0>, C4<0>;
v00000259973aa560_0 .net *"_ivl_0", 0 0, L_00000259972fa730;  1 drivers
v00000259973aae20_0 .net "in1", 31 0, v00000259973abf00_0;  alias, 1 drivers
v00000259973aaf60_0 .net "in2", 31 0, v00000259973b0e50_0;  alias, 1 drivers
v00000259973abaa0_0 .net "out", 31 0, L_0000025997419690;  alias, 1 drivers
v00000259973ab6e0_0 .net "s", 0 0, v0000025997338af0_0;  alias, 1 drivers
L_0000025997419690 .functor MUXZ 32, v00000259973b0e50_0, v00000259973abf00_0, L_00000259972fa730, C4<>;
S_00000259972a6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000259972a6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000259972a6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000259972a6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000259972a6d28 .param/l "OR" 0 9 12, C4<0011>;
P_00000259972a6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000259972a6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000259972a6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000259972a6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000259972a6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000259972a6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000259972a6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000259972a6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000259973ba550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259973ab960_0 .net/2u *"_ivl_0", 31 0, L_00000259973ba550;  1 drivers
v00000259973ab000_0 .net "opSel", 3 0, v0000025997338370_0;  alias, 1 drivers
v00000259973ab820_0 .net "operand1", 31 0, L_0000025997418b50;  alias, 1 drivers
v00000259973ab8c0_0 .net "operand2", 31 0, L_0000025997413170;  alias, 1 drivers
v00000259973abf00_0 .var "result", 31 0;
v00000259973aa4c0_0 .net "zero", 0 0, L_0000025997418dd0;  alias, 1 drivers
E_0000025997330450 .event anyedge, v0000025997338370_0, v00000259973ab820_0, v0000025997339130_0;
L_0000025997418dd0 .cmp/eq 32, v00000259973abf00_0, L_00000259973ba550;
S_00000259972daec0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002599735e770 .param/l "RType" 0 4 2, C4<000000>;
P_000002599735e7a8 .param/l "add" 0 4 5, C4<100000>;
P_000002599735e7e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002599735e818 .param/l "addu" 0 4 5, C4<100001>;
P_000002599735e850 .param/l "and_" 0 4 5, C4<100100>;
P_000002599735e888 .param/l "andi" 0 4 8, C4<001100>;
P_000002599735e8c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002599735e8f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002599735e930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002599735e968 .param/l "j" 0 4 12, C4<000010>;
P_000002599735e9a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002599735e9d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002599735ea10 .param/l "lw" 0 4 8, C4<100011>;
P_000002599735ea48 .param/l "nor_" 0 4 5, C4<100111>;
P_000002599735ea80 .param/l "or_" 0 4 5, C4<100101>;
P_000002599735eab8 .param/l "ori" 0 4 8, C4<001101>;
P_000002599735eaf0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002599735eb28 .param/l "sll" 0 4 6, C4<000000>;
P_000002599735eb60 .param/l "slt" 0 4 5, C4<101010>;
P_000002599735eb98 .param/l "slti" 0 4 8, C4<101010>;
P_000002599735ebd0 .param/l "srl" 0 4 6, C4<000010>;
P_000002599735ec08 .param/l "sub" 0 4 5, C4<100010>;
P_000002599735ec40 .param/l "subu" 0 4 5, C4<100011>;
P_000002599735ec78 .param/l "sw" 0 4 8, C4<101011>;
P_000002599735ecb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002599735ece8 .param/l "xori" 0 4 8, C4<001110>;
v00000259973aa100_0 .var "PCsrc", 1 0;
v00000259973ab0a0_0 .net "excep_flag", 0 0, o0000025997361888;  alias, 0 drivers
v00000259973aa6a0_0 .net "funct", 5 0, L_00000259973b93c0;  alias, 1 drivers
v00000259973aba00_0 .net "opcode", 5 0, L_00000259973b8d80;  alias, 1 drivers
v00000259973aa920_0 .net "operand1", 31 0, L_0000025997340400;  alias, 1 drivers
v00000259973ab140_0 .net "operand2", 31 0, L_0000025997413170;  alias, 1 drivers
v00000259973aa9c0_0 .net "rst", 0 0, v00000259973b8380_0;  alias, 1 drivers
E_0000025997330950/0 .event anyedge, v00000259973380f0_0, v00000259973ab0a0_0, v00000259973393b0_0, v00000259973abbe0_0;
E_0000025997330950/1 .event anyedge, v0000025997339130_0, v0000025997339270_0;
E_0000025997330950 .event/or E_0000025997330950/0, E_0000025997330950/1;
S_000002599735ed30 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000259973ab1e0 .array "DataMem", 0 1023, 31 0;
v00000259973aaa60_0 .net "address", 31 0, v00000259973abf00_0;  alias, 1 drivers
v00000259973ab280_0 .net "clock", 0 0, L_0000025997340710;  alias, 1 drivers
v00000259973abdc0_0 .net "data", 31 0, L_000002599733ff30;  alias, 1 drivers
v00000259973abe60_0 .var/i "i", 31 0;
v00000259973b0e50_0 .var "q", 31 0;
v00000259973b09f0_0 .net "rden", 0 0, v0000025997338050_0;  alias, 1 drivers
v00000259973b01d0_0 .net "wren", 0 0, v00000259973382d0_0;  alias, 1 drivers
E_0000025997330090 .event negedge, v00000259973aa2e0_0;
S_00000259972db050 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000259972c54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002599732ff50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000259973b1670_0 .net "PCin", 31 0, L_0000025997412450;  alias, 1 drivers
v00000259973b1030_0 .var "PCout", 31 0;
v00000259973b10d0_0 .net "clk", 0 0, L_0000025997340710;  alias, 1 drivers
v00000259973b1350_0 .net "rst", 0 0, v00000259973b8380_0;  alias, 1 drivers
    .scope S_00000259972daec0;
T_0 ;
    %wait E_0000025997330950;
    %load/vec4 v00000259973aa9c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259973aa100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000259973ab0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000259973aa100_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000259973aba00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000259973aa920_0;
    %load/vec4 v00000259973ab140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000259973aba00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000259973aa920_0;
    %load/vec4 v00000259973ab140_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000259973aba00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000259973aba00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000259973aba00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000259973aa6a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000259973aa100_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259973aa100_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000259972db050;
T_1 ;
    %wait E_000002599732fe90;
    %load/vec4 v00000259973b1350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000259973b1030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000259973b1670_0;
    %assign/vec4 v00000259973b1030_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000259972c3ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259973398b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000259973398b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000259973398b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %load/vec4 v00000259973398b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259973398b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025997339450, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000259972c3b50;
T_3 ;
    %wait E_0000025997330310;
    %load/vec4 v00000259973380f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025997339310_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025997338370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000259973382d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025997338af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025997338050_0, 0;
    %assign/vec4 v0000025997338cd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025997339310_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025997338370_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025997337f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025997338d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000259973382d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025997338af0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025997338050_0, 0, 1;
    %store/vec4 v0000025997338cd0_0, 0, 1;
    %load/vec4 v00000259973393b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997339310_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %load/vec4 v0000025997339270_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025997338cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997338af0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259973382d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025997337f10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025997338370_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000259972ae920;
T_4 ;
    %wait E_000002599732fe90;
    %fork t_1, S_00000259972aeab0;
    %jmp t_0;
    .scope S_00000259972aeab0;
t_1 ;
    %load/vec4 v00000259973abd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599730cef0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002599730cef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002599730cef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259973ab5a0, 0, 4;
    %load/vec4 v000002599730cef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599730cef0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000259973ab320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000259973ab460_0;
    %load/vec4 v00000259973aa600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259973ab5a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259973ab5a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000259972ae920;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000259972ae920;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259973aa240_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000259973aa240_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000259973aa240_0;
    %ix/getv/s 4, v00000259973aa240_0;
    %load/vec4a v00000259973ab5a0, 4;
    %ix/getv/s 4, v00000259973aa240_0;
    %load/vec4a v00000259973ab5a0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000259973aa240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259973aa240_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000259972a6af0;
T_6 ;
    %wait E_0000025997330450;
    %load/vec4 v00000259973ab000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %add;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %sub;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %and;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %or;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %xor;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %or;
    %inv;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000259973ab820_0;
    %load/vec4 v00000259973ab8c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000259973ab8c0_0;
    %load/vec4 v00000259973ab820_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000259973ab820_0;
    %ix/getv 4, v00000259973ab8c0_0;
    %shiftl 4;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000259973ab820_0;
    %ix/getv 4, v00000259973ab8c0_0;
    %shiftr 4;
    %assign/vec4 v00000259973abf00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002599735ed30;
T_7 ;
    %wait E_0000025997330090;
    %load/vec4 v00000259973b09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000259973aaa60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000259973ab1e0, 4;
    %assign/vec4 v00000259973b0e50_0, 0;
T_7.0 ;
    %load/vec4 v00000259973b01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000259973abdc0_0;
    %ix/getv 3, v00000259973aaa60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259973ab1e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002599735ed30;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002599735ed30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259973abe60_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000259973abe60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000259973abe60_0;
    %load/vec4a v00000259973ab1e0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000259973abe60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000259973abe60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000259973abe60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000259972c54a0;
T_10 ;
    %wait E_000002599732fe90;
    %load/vec4 v00000259973b91e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000259973b5d40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000259973b5d40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000259973b5d40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025997348c10;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259973b7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259973b8380_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025997348c10;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000259973b7fc0_0;
    %inv;
    %assign/vec4 v00000259973b7fc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025997348c10;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259973b8380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259973b8380_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000259973b7a20_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
