Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\quartus_embebidos\alarm_4_10\alarm_clk.qsys --block-symbol-file --output-directory=C:\quartus_embebidos\alarm_4_10\alarm_clk --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading alarm_4_10/alarm_clk.qsys
Progress: Reading input file
Progress: Adding ALARM [altera_avalon_pio 18.1]
Progress: Parameterizing module ALARM
Progress: Adding BTN_DOWN [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_DOWN
Progress: Adding BTN_SET [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_SET
Progress: Adding BTN_UP [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_UP
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding H0 [altera_avalon_pio 18.1]
Progress: Parameterizing module H0
Progress: Adding H1 [altera_avalon_pio 18.1]
Progress: Parameterizing module H1
Progress: Adding M0 [altera_avalon_pio 18.1]
Progress: Parameterizing module M0
Progress: Adding M1 [altera_avalon_pio 18.1]
Progress: Parameterizing module M1
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding S0 [altera_avalon_pio 18.1]
Progress: Parameterizing module S0
Progress: Adding S1 [altera_avalon_pio 18.1]
Progress: Parameterizing module S1
Progress: Adding SWC_ALARM [altera_avalon_pio 18.1]
Progress: Parameterizing module SWC_ALARM
Progress: Adding SWC_SEL [altera_avalon_pio 18.1]
Progress: Parameterizing module SWC_SEL
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alarm_clk.BTN_DOWN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.BTN_SET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.BTN_UP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.SWC_ALARM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.SWC_SEL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\quartus_embebidos\alarm_4_10\alarm_clk.qsys --synthesis=VERILOG --output-directory=C:\quartus_embebidos\alarm_4_10\alarm_clk\synthesis --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading alarm_4_10/alarm_clk.qsys
Progress: Reading input file
Progress: Adding ALARM [altera_avalon_pio 18.1]
Progress: Parameterizing module ALARM
Progress: Adding BTN_DOWN [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_DOWN
Progress: Adding BTN_SET [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_SET
Progress: Adding BTN_UP [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_UP
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding H0 [altera_avalon_pio 18.1]
Progress: Parameterizing module H0
Progress: Adding H1 [altera_avalon_pio 18.1]
Progress: Parameterizing module H1
Progress: Adding M0 [altera_avalon_pio 18.1]
Progress: Parameterizing module M0
Progress: Adding M1 [altera_avalon_pio 18.1]
Progress: Parameterizing module M1
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding S0 [altera_avalon_pio 18.1]
Progress: Parameterizing module S0
Progress: Adding S1 [altera_avalon_pio 18.1]
Progress: Parameterizing module S1
Progress: Adding SWC_ALARM [altera_avalon_pio 18.1]
Progress: Parameterizing module SWC_ALARM
Progress: Adding SWC_SEL [altera_avalon_pio 18.1]
Progress: Parameterizing module SWC_SEL
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alarm_clk.BTN_DOWN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.BTN_SET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.BTN_UP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.SWC_ALARM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.SWC_SEL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: alarm_clk: Generating alarm_clk "alarm_clk" for QUARTUS_SYNTH
Info: ALARM: Starting RTL generation for module 'alarm_clk_ALARM'
Info: ALARM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_clk_ALARM --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0002_ALARM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0002_ALARM_gen//alarm_clk_ALARM_component_configuration.pl  --do_build_sim=0  ]
Info: ALARM: Done RTL generation for module 'alarm_clk_ALARM'
Info: ALARM: "alarm_clk" instantiated altera_avalon_pio "ALARM"
Info: BTN_DOWN: Starting RTL generation for module 'alarm_clk_BTN_DOWN'
Info: BTN_DOWN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_clk_BTN_DOWN --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0003_BTN_DOWN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0003_BTN_DOWN_gen//alarm_clk_BTN_DOWN_component_configuration.pl  --do_build_sim=0  ]
Info: BTN_DOWN: Done RTL generation for module 'alarm_clk_BTN_DOWN'
Info: BTN_DOWN: "alarm_clk" instantiated altera_avalon_pio "BTN_DOWN"
Info: CPU: "alarm_clk" instantiated altera_nios2_gen2 "CPU"
Info: H0: Starting RTL generation for module 'alarm_clk_H0'
Info: H0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_clk_H0 --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0004_H0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0004_H0_gen//alarm_clk_H0_component_configuration.pl  --do_build_sim=0  ]
Info: H0: Done RTL generation for module 'alarm_clk_H0'
Info: H0: "alarm_clk" instantiated altera_avalon_pio "H0"
Info: RAM: Starting RTL generation for module 'alarm_clk_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alarm_clk_RAM --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0005_RAM_gen//alarm_clk_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'alarm_clk_RAM'
Info: RAM: "alarm_clk" instantiated altera_avalon_onchip_memory2 "RAM"
Info: TIMER: Starting RTL generation for module 'alarm_clk_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=alarm_clk_TIMER --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0006_TIMER_gen//alarm_clk_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'alarm_clk_TIMER'
Info: TIMER: "alarm_clk" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'alarm_clk_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=alarm_clk_UART --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0007_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0007_UART_gen//alarm_clk_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'alarm_clk_UART'
Info: UART: "alarm_clk" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "alarm_clk" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "alarm_clk" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "alarm_clk" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'alarm_clk_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=alarm_clk_CPU_cpu --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0010_cpu_gen//alarm_clk_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.10.04 22:20:45 (*) Starting Nios II generation
Info: cpu: # 2022.10.04 22:20:45 (*)   Checking for plaintext license.
Info: cpu: # 2022.10.04 22:20:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.10.04 22:20:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.10.04 22:20:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.10.04 22:20:46 (*)   Plaintext license not found.
Info: cpu: # 2022.10.04 22:20:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.10.04 22:20:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.04 22:20:46 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.04 22:20:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.04 22:20:49 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.04 22:20:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'alarm_clk_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: alarm_clk: Done "alarm_clk" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
