Running in Lattice mode

Starting:    C:\lscc\diamond\3.8_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.8_x64\synpbase
Hostname:    USER-PC
Date:        Tue Jan 03 13:46:13 2017
Version:     L-2016.03L-1

Arguments:   -product synplify_pro -tcl //SIGLABSMACHINE/shared/Daryl-Workspace/lattice/test1/impl1/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "//SIGLABSMACHINE/shared/Daryl-Workspace/lattice/test1/impl1/launch_synplify.tcl"
log file: "\\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.srr"
Running: synthesis_check in foreground

Running HDL synthesis check...

synthesis_check Completed
Return Code: 0
Run Time:0h:00m:00s
Copied \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.srr to \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\backup\impl1.srr
log file: "\\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.srr"
Running: impl1 in foreground

Running impl1_syn|impl1

Running: compile (Compile) on impl1_syn|impl1

Running: compile_flow (Compile Process) on impl1_syn|impl1

Running: compiler (Compile Input) on impl1_syn|impl1
Copied \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\synwork\impl1_comp.srs to \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.srs

compiler Completed
Return Code: 0
Run Time:0h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on impl1_syn|impl1

multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\synwork\impl1_mult.srs to \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.srs
Complete: Compile Process on impl1_syn|impl1

Running: premap (Pre-mapping) on impl1_syn|impl1

premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s
Complete: Compile on impl1_syn|impl1

Running: map (Map) on impl1_syn|impl1

Running: fpga_mapper (Map & Optimize) on impl1_syn|impl1
Copied \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\synwork\impl1_m.srm to \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:01s
Complete: Map on impl1_syn|impl1
Complete: Logic Synthesis on impl1_syn|impl1
exit status=0
