add wave -position insertpoint  \
sim:/hostsystem_tb/hostsystem_inst/clk_clk \
sim:/hostsystem_tb/hostsystem_inst/cpu_instruction_master_address \
sim:/hostsystem_tb/hostsystem_inst/cpu_instruction_master_read \
sim:/hostsystem_tb/hostsystem_inst/cpu_instruction_master_readdata \
sim:/hostsystem_tb/hostsystem_inst/cpu_data_master_writedata \
sim:/hostsystem_tb/hostsystem_inst/cpu_data_master_address \
sim:/hostsystem_tb/hostsystem_inst/cpu_data_master_write \
sim:/hostsystem_tb/hostsystem_inst/cpu_data_master_read \
sim:/hostsystem_tb/hostsystem_inst/cpu_data_master_readdata \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/clock \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/resetn \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/chipselect \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/writedata \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/write_en \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/readdata \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/add \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/read_en \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/write_enable \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/read_enable \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/gen_signal_enable \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/reg32_write_out \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/reg32_read_in \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/reg32_read_out \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/operation \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/last_operation \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/cycles_to_generate \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/current_cycle \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/address_counter \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/last_address_written \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/ram_address \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/ram_write_address \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/ram_data \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/ram_write_data \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/ram_wren \
sim:/hostsystem_tb/hostsystem_inst/top_avalon_0/ram_q
run 400 us