{
    "code": "module TopModule (\n    input logic a,        // Single bit input signal\n    input logic b,        // Single bit input signal\n    input logic sel_b1,   // Single bit select signal\n    input logic sel_b2,   // Single bit select signal\n    output logic out_assign, // Single bit output from assign statement\n    output logic out_always   // Single bit output from procedural block\n);\n\n    // Assign statement logic\n    assign out_assign = (sel_b1 && sel_b2) ? b : a;\n\n    // Procedural block logic\n    always @(*) begin\n        if (sel_b1 && sel_b2) begin\n            out_always = b;\n        end else begin\n            out_always = a;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}