// Seed: 3597770173
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1) id_3 = #1 1'b0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input wor id_12
    , id_14
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_14
  );
  wire id_16;
  id_17(
      .id_0(1'h0), .id_1(), .id_2(1)
  );
  supply0 id_18 = id_3;
  assign id_4 = id_7;
  initial id_0 = #1 id_14;
endmodule
