tst r0, r1 
mvneq r2, r1 
mvn r0, r2 
mov r3, r0 
ror r1, r3, #5 
