// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "CAT_I_I_I_O_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic CAT_I_I_I_O_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic CAT_I_I_I_O_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state1 = "1";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state2 = "10";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state3 = "100";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state4 = "1000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state5 = "10000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_pp0_stage0 = "100000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_pp0_stage1 = "1000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state10 = "10000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state11 = "100000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state12 = "1000000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state13 = "10000000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_pp1_stage0 = "100000000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_pp1_stage1 = "1000000000000";
const sc_lv<14> CAT_I_I_I_O_1::ap_ST_fsm_state18 = "10000000000000";
const bool CAT_I_I_I_O_1::ap_const_boolean_1 = true;
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_6 = "110";
const bool CAT_I_I_I_O_1::ap_const_boolean_0 = false;
const sc_lv<1> CAT_I_I_I_O_1::ap_const_lv1_0 = "0";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_8 = "1000";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_C = "1100";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_1 = "1";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_2 = "10";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_3 = "11";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_5 = "101";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_7 = "111";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_9 = "1001";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_B = "1011";
const sc_lv<1> CAT_I_I_I_O_1::ap_const_lv1_1 = "1";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_A = "1010";
const sc_lv<7> CAT_I_I_I_O_1::ap_const_lv7_20 = "100000";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_4 = "100";
const sc_lv<6> CAT_I_I_I_O_1::ap_const_lv6_0 = "000000";
const sc_lv<2> CAT_I_I_I_O_1::ap_const_lv2_0 = "00";
const sc_lv<6> CAT_I_I_I_O_1::ap_const_lv6_10 = "10000";
const sc_lv<64> CAT_I_I_I_O_1::ap_const_lv64_30 = "110000";
const sc_lv<64> CAT_I_I_I_O_1::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<7> CAT_I_I_I_O_1::ap_const_lv7_40 = "1000000";
const sc_lv<7> CAT_I_I_I_O_1::ap_const_lv7_1 = "1";
const sc_lv<6> CAT_I_I_I_O_1::ap_const_lv6_20 = "100000";
const sc_lv<6> CAT_I_I_I_O_1::ap_const_lv6_1 = "1";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_40 = "1000000";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_41 = "1000001";
const sc_lv<32> CAT_I_I_I_O_1::ap_const_lv32_D = "1101";

CAT_I_I_I_O_1::CAT_I_I_I_O_1(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln209_10_fu_434_p2);
    sensitive << ( x2_digits_data_V_loa_reg_578 );
    sensitive << ( add_ln209_20_fu_428_p2 );

    SC_METHOD(thread_add_ln209_19_fu_327_p2);
    sensitive << ( reg_244 );
    sensitive << ( zext_ln700_44_fu_317_p1 );

    SC_METHOD(thread_add_ln209_20_fu_428_p2);
    sensitive << ( reg_244 );
    sensitive << ( zext_ln700_48_fu_418_p1 );

    SC_METHOD(thread_add_ln209_2_fu_377_p2);
    sensitive << ( reg_244 );
    sensitive << ( zext_ln209_3_fu_374_p1 );

    SC_METHOD(thread_add_ln209_9_fu_333_p2);
    sensitive << ( x1_digits_data_V_loa_reg_518 );
    sensitive << ( add_ln209_19_fu_327_p2 );

    SC_METHOD(thread_add_ln209_fu_368_p2);
    sensitive << ( zext_ln209_fu_365_p1 );
    sensitive << ( zext_ln1468_fu_361_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state18);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage1);

    SC_METHOD(thread_ap_block_pp1_stage1_11001);

    SC_METHOD(thread_ap_block_pp1_stage1_subdone);

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state15_pp1_stage1_iter0);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state17_pp1_stage1_iter1);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage1_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state6);
    sensitive << ( icmp_ln175_fu_282_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state14);
    sensitive << ( icmp_ln191_fu_383_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_phi_mux_i2_0_phi_fu_202_p4);
    sensitive << ( i2_0_reg_198 );
    sensitive << ( icmp_ln175_reg_499 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_35_reg_503 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_i3_0_phi_fu_237_p4);
    sensitive << ( i3_0_reg_233 );
    sensitive << ( icmp_ln191_reg_559 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( i_36_reg_563 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_j1_0_phi_fu_190_p4);
    sensitive << ( j1_0_reg_186 );
    sensitive << ( icmp_ln175_reg_499 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_8_reg_524 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_j1_1_phi_fu_225_p4);
    sensitive << ( j1_1_reg_221 );
    sensitive << ( icmp_ln191_reg_559 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( j_9_reg_584 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_i_35_fu_288_p2);
    sensitive << ( ap_phi_mux_i2_0_phi_fu_202_p4 );

    SC_METHOD(thread_i_36_fu_389_p2);
    sensitive << ( ap_phi_mux_i3_0_phi_fu_237_p4 );

    SC_METHOD(thread_i_fu_271_p2);
    sensitive << ( i_0_reg_163 );

    SC_METHOD(thread_icmp_ln168_fu_248_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( j_0_reg_152 );

    SC_METHOD(thread_icmp_ln170_fu_265_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( i_0_reg_163 );

    SC_METHOD(thread_icmp_ln175_fu_282_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_i2_0_phi_fu_202_p4 );

    SC_METHOD(thread_icmp_ln191_fu_383_p2);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_phi_mux_i3_0_phi_fu_237_p4 );

    SC_METHOD(thread_j_8_fu_304_p2);
    sensitive << ( j1_0_reg_186 );

    SC_METHOD(thread_j_9_fu_405_p2);
    sensitive << ( j1_1_reg_221 );

    SC_METHOD(thread_j_fu_259_p2);
    sensitive << ( j_0_reg_152 );

    SC_METHOD(thread_tmp_V_34_fu_446_p2);
    sensitive << ( zext_ln700_49_fu_443_p1 );
    sensitive << ( zext_ln700_47_fu_439_p1 );

    SC_METHOD(thread_tmp_V_35_fu_321_p2);
    sensitive << ( zext_ln700_fu_314_p1 );
    sensitive << ( zext_ln175_fu_310_p1 );

    SC_METHOD(thread_tmp_V_36_fu_422_p2);
    sensitive << ( zext_ln700_46_fu_415_p1 );
    sensitive << ( zext_ln191_fu_411_p1 );

    SC_METHOD(thread_tmp_V_fu_345_p2);
    sensitive << ( zext_ln700_45_fu_342_p1 );
    sensitive << ( zext_ln700_43_fu_338_p1 );

    SC_METHOD(thread_w_digits_data_V_addr_10_reg_544);
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_w_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln170_reg_484 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( w_digits_data_V_addr_11_reg_513_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( w_digits_data_V_addr_10_reg_544 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( w_digits_data_V_addr_12_reg_573_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln168_fu_254_p1 );
    sensitive << ( zext_ln181_fu_299_p1 );
    sensitive << ( zext_ln197_fu_400_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp1_stage1 );

    SC_METHOD(thread_w_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_w_digits_data_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( x0_digits_data_V_loa_reg_494 );
    sensitive << ( add_ln209_9_reg_534 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln209_2_reg_554 );
    sensitive << ( add_ln209_10_reg_594 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp1_stage1 );

    SC_METHOD(thread_w_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln168_fu_248_p2 );
    sensitive << ( icmp_ln175_reg_499_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln191_reg_559_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_x0_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( zext_ln170_fu_277_p1 );

    SC_METHOD(thread_x0_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_x1_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln180_fu_294_p1 );

    SC_METHOD(thread_x1_digits_data_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_x2_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln196_fu_395_p1 );

    SC_METHOD(thread_x2_digits_data_V_ce0);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_zext_ln1468_fu_361_p1);
    sensitive << ( p_0136_0_reg_174 );

    SC_METHOD(thread_zext_ln168_fu_254_p1);
    sensitive << ( j_0_reg_152 );

    SC_METHOD(thread_zext_ln170_fu_277_p1);
    sensitive << ( i_0_reg_163 );

    SC_METHOD(thread_zext_ln175_fu_310_p1);
    sensitive << ( p_0136_0_reg_174 );

    SC_METHOD(thread_zext_ln180_fu_294_p1);
    sensitive << ( ap_phi_mux_i2_0_phi_fu_202_p4 );

    SC_METHOD(thread_zext_ln181_fu_299_p1);
    sensitive << ( ap_phi_mux_j1_0_phi_fu_190_p4 );

    SC_METHOD(thread_zext_ln191_fu_411_p1);
    sensitive << ( p_0136_2_reg_209 );

    SC_METHOD(thread_zext_ln196_fu_395_p1);
    sensitive << ( ap_phi_mux_i3_0_phi_fu_237_p4 );

    SC_METHOD(thread_zext_ln197_fu_400_p1);
    sensitive << ( ap_phi_mux_j1_1_phi_fu_225_p4 );

    SC_METHOD(thread_zext_ln209_3_fu_374_p1);
    sensitive << ( add_ln209_reg_549 );

    SC_METHOD(thread_zext_ln209_fu_365_p1);
    sensitive << ( x1_tmp_bits_read );

    SC_METHOD(thread_zext_ln700_43_fu_338_p1);
    sensitive << ( reg_244 );

    SC_METHOD(thread_zext_ln700_44_fu_317_p1);
    sensitive << ( p_0136_0_reg_174 );

    SC_METHOD(thread_zext_ln700_45_fu_342_p1);
    sensitive << ( tmp_V_35_reg_529 );

    SC_METHOD(thread_zext_ln700_46_fu_415_p1);
    sensitive << ( x2_digits_data_V_loa_reg_578 );

    SC_METHOD(thread_zext_ln700_47_fu_439_p1);
    sensitive << ( reg_244 );

    SC_METHOD(thread_zext_ln700_48_fu_418_p1);
    sensitive << ( p_0136_2_reg_209 );

    SC_METHOD(thread_zext_ln700_49_fu_443_p1);
    sensitive << ( tmp_V_36_reg_589 );

    SC_METHOD(thread_zext_ln700_fu_314_p1);
    sensitive << ( x1_digits_data_V_loa_reg_518 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln168_fu_248_p2 );
    sensitive << ( icmp_ln170_fu_265_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln175_fu_282_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln191_fu_383_p2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_block_pp1_stage1_subdone );

    ap_CS_fsm = "00000000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "CAT_I_I_I_O_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, x0_digits_data_V_address0, "(port)x0_digits_data_V_address0");
    sc_trace(mVcdFile, x0_digits_data_V_ce0, "(port)x0_digits_data_V_ce0");
    sc_trace(mVcdFile, x0_digits_data_V_q0, "(port)x0_digits_data_V_q0");
    sc_trace(mVcdFile, x1_tmp_bits_read, "(port)x1_tmp_bits_read");
    sc_trace(mVcdFile, x1_digits_data_V_address0, "(port)x1_digits_data_V_address0");
    sc_trace(mVcdFile, x1_digits_data_V_ce0, "(port)x1_digits_data_V_ce0");
    sc_trace(mVcdFile, x1_digits_data_V_q0, "(port)x1_digits_data_V_q0");
    sc_trace(mVcdFile, x2_digits_data_V_address0, "(port)x2_digits_data_V_address0");
    sc_trace(mVcdFile, x2_digits_data_V_ce0, "(port)x2_digits_data_V_ce0");
    sc_trace(mVcdFile, x2_digits_data_V_q0, "(port)x2_digits_data_V_q0");
    sc_trace(mVcdFile, w_digits_data_V_address0, "(port)w_digits_data_V_address0");
    sc_trace(mVcdFile, w_digits_data_V_ce0, "(port)w_digits_data_V_ce0");
    sc_trace(mVcdFile, w_digits_data_V_we0, "(port)w_digits_data_V_we0");
    sc_trace(mVcdFile, w_digits_data_V_d0, "(port)w_digits_data_V_d0");
    sc_trace(mVcdFile, w_digits_data_V_q0, "(port)w_digits_data_V_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_0136_0_reg_174, "p_0136_0_reg_174");
    sc_trace(mVcdFile, j1_0_reg_186, "j1_0_reg_186");
    sc_trace(mVcdFile, i2_0_reg_198, "i2_0_reg_198");
    sc_trace(mVcdFile, p_0136_2_reg_209, "p_0136_2_reg_209");
    sc_trace(mVcdFile, j1_1_reg_221, "j1_1_reg_221");
    sc_trace(mVcdFile, i3_0_reg_233, "i3_0_reg_233");
    sc_trace(mVcdFile, reg_244, "reg_244");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage1_iter0, "ap_block_state7_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage1_iter1, "ap_block_state9_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln175_reg_499, "icmp_ln175_reg_499");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage1, "ap_CS_fsm_pp1_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage1_iter0, "ap_block_state15_pp1_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage1_iter1, "ap_block_state17_pp1_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage1_11001, "ap_block_pp1_stage1_11001");
    sc_trace(mVcdFile, icmp_ln191_reg_559, "icmp_ln191_reg_559");
    sc_trace(mVcdFile, j_fu_259_p2, "j_fu_259_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln168_fu_248_p2, "icmp_ln168_fu_248_p2");
    sc_trace(mVcdFile, icmp_ln170_fu_265_p2, "icmp_ln170_fu_265_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, i_fu_271_p2, "i_fu_271_p2");
    sc_trace(mVcdFile, i_reg_479, "i_reg_479");
    sc_trace(mVcdFile, zext_ln170_fu_277_p1, "zext_ln170_fu_277_p1");
    sc_trace(mVcdFile, zext_ln170_reg_484, "zext_ln170_reg_484");
    sc_trace(mVcdFile, x0_digits_data_V_loa_reg_494, "x0_digits_data_V_loa_reg_494");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln175_fu_282_p2, "icmp_ln175_fu_282_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter0, "ap_block_state6_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter1, "ap_block_state8_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln175_reg_499_pp0_iter1_reg, "icmp_ln175_reg_499_pp0_iter1_reg");
    sc_trace(mVcdFile, i_35_fu_288_p2, "i_35_fu_288_p2");
    sc_trace(mVcdFile, i_35_reg_503, "i_35_reg_503");
    sc_trace(mVcdFile, w_digits_data_V_addr_11_reg_513, "w_digits_data_V_addr_11_reg_513");
    sc_trace(mVcdFile, w_digits_data_V_addr_11_reg_513_pp0_iter1_reg, "w_digits_data_V_addr_11_reg_513_pp0_iter1_reg");
    sc_trace(mVcdFile, x1_digits_data_V_loa_reg_518, "x1_digits_data_V_loa_reg_518");
    sc_trace(mVcdFile, j_8_fu_304_p2, "j_8_fu_304_p2");
    sc_trace(mVcdFile, j_8_reg_524, "j_8_reg_524");
    sc_trace(mVcdFile, tmp_V_35_fu_321_p2, "tmp_V_35_fu_321_p2");
    sc_trace(mVcdFile, tmp_V_35_reg_529, "tmp_V_35_reg_529");
    sc_trace(mVcdFile, add_ln209_9_fu_333_p2, "add_ln209_9_fu_333_p2");
    sc_trace(mVcdFile, add_ln209_9_reg_534, "add_ln209_9_reg_534");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, w_digits_data_V_addr_10_reg_544, "w_digits_data_V_addr_10_reg_544");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, add_ln209_fu_368_p2, "add_ln209_fu_368_p2");
    sc_trace(mVcdFile, add_ln209_reg_549, "add_ln209_reg_549");
    sc_trace(mVcdFile, add_ln209_2_fu_377_p2, "add_ln209_2_fu_377_p2");
    sc_trace(mVcdFile, add_ln209_2_reg_554, "add_ln209_2_reg_554");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, icmp_ln191_fu_383_p2, "icmp_ln191_fu_383_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter0, "ap_block_state14_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter1, "ap_block_state16_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln191_reg_559_pp1_iter1_reg, "icmp_ln191_reg_559_pp1_iter1_reg");
    sc_trace(mVcdFile, i_36_fu_389_p2, "i_36_fu_389_p2");
    sc_trace(mVcdFile, i_36_reg_563, "i_36_reg_563");
    sc_trace(mVcdFile, w_digits_data_V_addr_12_reg_573, "w_digits_data_V_addr_12_reg_573");
    sc_trace(mVcdFile, w_digits_data_V_addr_12_reg_573_pp1_iter1_reg, "w_digits_data_V_addr_12_reg_573_pp1_iter1_reg");
    sc_trace(mVcdFile, x2_digits_data_V_loa_reg_578, "x2_digits_data_V_loa_reg_578");
    sc_trace(mVcdFile, j_9_fu_405_p2, "j_9_fu_405_p2");
    sc_trace(mVcdFile, j_9_reg_584, "j_9_reg_584");
    sc_trace(mVcdFile, tmp_V_36_fu_422_p2, "tmp_V_36_fu_422_p2");
    sc_trace(mVcdFile, tmp_V_36_reg_589, "tmp_V_36_reg_589");
    sc_trace(mVcdFile, add_ln209_10_fu_434_p2, "add_ln209_10_fu_434_p2");
    sc_trace(mVcdFile, add_ln209_10_reg_594, "add_ln209_10_reg_594");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state6, "ap_condition_pp0_exit_iter0_state6");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state14, "ap_condition_pp1_exit_iter0_state14");
    sc_trace(mVcdFile, ap_block_pp1_stage1_subdone, "ap_block_pp1_stage1_subdone");
    sc_trace(mVcdFile, j_0_reg_152, "j_0_reg_152");
    sc_trace(mVcdFile, i_0_reg_163, "i_0_reg_163");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_phi_mux_j1_0_phi_fu_190_p4, "ap_phi_mux_j1_0_phi_fu_190_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i2_0_phi_fu_202_p4, "ap_phi_mux_i2_0_phi_fu_202_p4");
    sc_trace(mVcdFile, ap_phi_mux_j1_1_phi_fu_225_p4, "ap_phi_mux_j1_1_phi_fu_225_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i3_0_phi_fu_237_p4, "ap_phi_mux_i3_0_phi_fu_237_p4");
    sc_trace(mVcdFile, zext_ln168_fu_254_p1, "zext_ln168_fu_254_p1");
    sc_trace(mVcdFile, zext_ln180_fu_294_p1, "zext_ln180_fu_294_p1");
    sc_trace(mVcdFile, zext_ln181_fu_299_p1, "zext_ln181_fu_299_p1");
    sc_trace(mVcdFile, zext_ln196_fu_395_p1, "zext_ln196_fu_395_p1");
    sc_trace(mVcdFile, zext_ln197_fu_400_p1, "zext_ln197_fu_400_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_block_pp1_stage1, "ap_block_pp1_stage1");
    sc_trace(mVcdFile, zext_ln700_fu_314_p1, "zext_ln700_fu_314_p1");
    sc_trace(mVcdFile, zext_ln175_fu_310_p1, "zext_ln175_fu_310_p1");
    sc_trace(mVcdFile, zext_ln700_44_fu_317_p1, "zext_ln700_44_fu_317_p1");
    sc_trace(mVcdFile, add_ln209_19_fu_327_p2, "add_ln209_19_fu_327_p2");
    sc_trace(mVcdFile, zext_ln700_45_fu_342_p1, "zext_ln700_45_fu_342_p1");
    sc_trace(mVcdFile, zext_ln700_43_fu_338_p1, "zext_ln700_43_fu_338_p1");
    sc_trace(mVcdFile, tmp_V_fu_345_p2, "tmp_V_fu_345_p2");
    sc_trace(mVcdFile, zext_ln209_fu_365_p1, "zext_ln209_fu_365_p1");
    sc_trace(mVcdFile, zext_ln1468_fu_361_p1, "zext_ln1468_fu_361_p1");
    sc_trace(mVcdFile, zext_ln209_3_fu_374_p1, "zext_ln209_3_fu_374_p1");
    sc_trace(mVcdFile, zext_ln700_46_fu_415_p1, "zext_ln700_46_fu_415_p1");
    sc_trace(mVcdFile, zext_ln191_fu_411_p1, "zext_ln191_fu_411_p1");
    sc_trace(mVcdFile, zext_ln700_48_fu_418_p1, "zext_ln700_48_fu_418_p1");
    sc_trace(mVcdFile, add_ln209_20_fu_428_p2, "add_ln209_20_fu_428_p2");
    sc_trace(mVcdFile, zext_ln700_49_fu_443_p1, "zext_ln700_49_fu_443_p1");
    sc_trace(mVcdFile, zext_ln700_47_fu_439_p1, "zext_ln700_47_fu_439_p1");
    sc_trace(mVcdFile, tmp_V_34_fu_446_p2, "tmp_V_34_fu_446_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state18, "ap_CS_fsm_state18");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
#endif

    }
}

CAT_I_I_I_O_1::~CAT_I_I_I_O_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void CAT_I_I_I_O_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state6.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln170_fu_265_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln170_fu_265_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state14.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln170_fu_265_p2.read(), ap_const_lv1_1))) {
        i2_0_reg_198 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i2_0_reg_198 = i_35_reg_503.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        i3_0_reg_233 = i_36_reg_563.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        i3_0_reg_233 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln168_fu_248_p2.read(), ap_const_lv1_1))) {
        i_0_reg_163 = ap_const_lv6_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_0_reg_163 = i_reg_479.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln170_fu_265_p2.read(), ap_const_lv1_1))) {
        j1_0_reg_186 = ap_const_lv6_10;
    } else if ((esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j1_0_reg_186 = j_8_reg_524.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        j1_1_reg_221 = j_9_reg_584.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        j1_1_reg_221 = ap_const_lv7_20;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln168_fu_248_p2.read()))) {
        j_0_reg_152 = j_fu_259_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_reg_152 = ap_const_lv7_20;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln170_fu_265_p2.read(), ap_const_lv1_1))) {
        p_0136_0_reg_174 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln175_reg_499_pp0_iter1_reg.read()))) {
        p_0136_0_reg_174 = tmp_V_fu_345_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559_pp1_iter1_reg.read()))) {
        p_0136_2_reg_209 = tmp_V_34_fu_446_p2.read().range(65, 64);
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_0136_2_reg_209 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln209_10_reg_594 = add_ln209_10_fu_434_p2.read();
        tmp_V_36_reg_589 = tmp_V_36_fu_422_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        add_ln209_2_reg_554 = add_ln209_2_fu_377_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln209_9_reg_534 = add_ln209_9_fu_333_p2.read();
        tmp_V_35_reg_529 = tmp_V_35_fu_321_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        add_ln209_reg_549 = add_ln209_fu_368_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        i_35_reg_503 = i_35_fu_288_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        i_36_reg_563 = i_36_fu_389_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        i_reg_479 = i_fu_271_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln175_reg_499 = icmp_ln175_fu_282_p2.read();
        icmp_ln175_reg_499_pp0_iter1_reg = icmp_ln175_reg_499.read();
        w_digits_data_V_addr_11_reg_513_pp0_iter1_reg = w_digits_data_V_addr_11_reg_513.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln191_reg_559 = icmp_ln191_fu_383_p2.read();
        icmp_ln191_reg_559_pp1_iter1_reg = icmp_ln191_reg_559.read();
        w_digits_data_V_addr_12_reg_573_pp1_iter1_reg = w_digits_data_V_addr_12_reg_573.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0))) {
        j_8_reg_524 = j_8_fu_304_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()))) {
        j_9_reg_584 = j_9_fu_405_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0)) || esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read())))) {
        reg_244 = w_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln175_fu_282_p2.read()))) {
        w_digits_data_V_addr_11_reg_513 =  (sc_lv<6>) (zext_ln181_fu_299_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_fu_383_p2.read()))) {
        w_digits_data_V_addr_12_reg_573 =  (sc_lv<6>) (zext_ln197_fu_400_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        x0_digits_data_V_loa_reg_494 = x0_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0))) {
        x1_digits_data_V_loa_reg_518 = x1_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()))) {
        x2_digits_data_V_loa_reg_578 = x2_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln170_fu_265_p2.read()))) {
        zext_ln170_reg_484 = zext_ln170_fu_277_p1.read();
    }
}

void CAT_I_I_I_O_1::thread_add_ln209_10_fu_434_p2() {
    add_ln209_10_fu_434_p2 = (!add_ln209_20_fu_428_p2.read().is_01() || !x2_digits_data_V_loa_reg_578.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_20_fu_428_p2.read()) + sc_biguint<64>(x2_digits_data_V_loa_reg_578.read()));
}

void CAT_I_I_I_O_1::thread_add_ln209_19_fu_327_p2() {
    add_ln209_19_fu_327_p2 = (!reg_244.read().is_01() || !zext_ln700_44_fu_317_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_244.read()) + sc_biguint<64>(zext_ln700_44_fu_317_p1.read()));
}

void CAT_I_I_I_O_1::thread_add_ln209_20_fu_428_p2() {
    add_ln209_20_fu_428_p2 = (!reg_244.read().is_01() || !zext_ln700_48_fu_418_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_244.read()) + sc_biguint<64>(zext_ln700_48_fu_418_p1.read()));
}

void CAT_I_I_I_O_1::thread_add_ln209_2_fu_377_p2() {
    add_ln209_2_fu_377_p2 = (!zext_ln209_3_fu_374_p1.read().is_01() || !reg_244.read().is_01())? sc_lv<64>(): (sc_biguint<64>(zext_ln209_3_fu_374_p1.read()) + sc_biguint<64>(reg_244.read()));
}

void CAT_I_I_I_O_1::thread_add_ln209_9_fu_333_p2() {
    add_ln209_9_fu_333_p2 = (!add_ln209_19_fu_327_p2.read().is_01() || !x1_digits_data_V_loa_reg_518.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_19_fu_327_p2.read()) + sc_biguint<64>(x1_digits_data_V_loa_reg_518.read()));
}

void CAT_I_I_I_O_1::thread_add_ln209_fu_368_p2() {
    add_ln209_fu_368_p2 = (!zext_ln209_fu_365_p1.read().is_01() || !zext_ln1468_fu_361_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(zext_ln209_fu_365_p1.read()) + sc_biguint<33>(zext_ln1468_fu_361_p1.read()));
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[5];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[6];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[11];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_pp1_stage1() {
    ap_CS_fsm_pp1_stage1 = ap_CS_fsm.read()[12];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[7];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[8];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[9];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[10];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state18() {
    ap_CS_fsm_state18 = ap_CS_fsm.read()[13];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void CAT_I_I_I_O_1::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void CAT_I_I_I_O_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp1_stage1() {
    ap_block_pp1_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp1_stage1_11001() {
    ap_block_pp1_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_pp1_stage1_subdone() {
    ap_block_pp1_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state14_pp1_stage0_iter0() {
    ap_block_state14_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state15_pp1_stage1_iter0() {
    ap_block_state15_pp1_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state16_pp1_stage0_iter1() {
    ap_block_state16_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state17_pp1_stage1_iter1() {
    ap_block_state17_pp1_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state6_pp0_stage0_iter0() {
    ap_block_state6_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state7_pp0_stage1_iter0() {
    ap_block_state7_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state8_pp0_stage0_iter1() {
    ap_block_state8_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_block_state9_pp0_stage1_iter1() {
    ap_block_state9_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CAT_I_I_I_O_1::thread_ap_condition_pp0_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln175_fu_282_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state6 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_ap_condition_pp1_exit_iter0_state14() {
    if (esl_seteq<1,1,1>(icmp_ln191_fu_383_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state14 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state14 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void CAT_I_I_I_O_1::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void CAT_I_I_I_O_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_ap_phi_mux_i2_0_phi_fu_202_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i2_0_phi_fu_202_p4 = i_35_reg_503.read();
    } else {
        ap_phi_mux_i2_0_phi_fu_202_p4 = i2_0_reg_198.read();
    }
}

void CAT_I_I_I_O_1::thread_ap_phi_mux_i3_0_phi_fu_237_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i3_0_phi_fu_237_p4 = i_36_reg_563.read();
    } else {
        ap_phi_mux_i3_0_phi_fu_237_p4 = i3_0_reg_233.read();
    }
}

void CAT_I_I_I_O_1::thread_ap_phi_mux_j1_0_phi_fu_190_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln175_reg_499.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j1_0_phi_fu_190_p4 = j_8_reg_524.read();
    } else {
        ap_phi_mux_j1_0_phi_fu_190_p4 = j1_0_reg_186.read();
    }
}

void CAT_I_I_I_O_1::thread_ap_phi_mux_j1_1_phi_fu_225_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j1_1_phi_fu_225_p4 = j_9_reg_584.read();
    } else {
        ap_phi_mux_j1_1_phi_fu_225_p4 = j1_1_reg_221.read();
    }
}

void CAT_I_I_I_O_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_i_35_fu_288_p2() {
    i_35_fu_288_p2 = (!ap_phi_mux_i2_0_phi_fu_202_p4.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(ap_phi_mux_i2_0_phi_fu_202_p4.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void CAT_I_I_I_O_1::thread_i_36_fu_389_p2() {
    i_36_fu_389_p2 = (!ap_phi_mux_i3_0_phi_fu_237_p4.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(ap_phi_mux_i3_0_phi_fu_237_p4.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void CAT_I_I_I_O_1::thread_i_fu_271_p2() {
    i_fu_271_p2 = (!i_0_reg_163.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(i_0_reg_163.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void CAT_I_I_I_O_1::thread_icmp_ln168_fu_248_p2() {
    icmp_ln168_fu_248_p2 = (!j_0_reg_152.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(j_0_reg_152.read() == ap_const_lv7_40);
}

void CAT_I_I_I_O_1::thread_icmp_ln170_fu_265_p2() {
    icmp_ln170_fu_265_p2 = (!i_0_reg_163.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_163.read() == ap_const_lv6_20);
}

void CAT_I_I_I_O_1::thread_icmp_ln175_fu_282_p2() {
    icmp_ln175_fu_282_p2 = (!ap_phi_mux_i2_0_phi_fu_202_p4.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i2_0_phi_fu_202_p4.read() == ap_const_lv6_20);
}

void CAT_I_I_I_O_1::thread_icmp_ln191_fu_383_p2() {
    icmp_ln191_fu_383_p2 = (!ap_phi_mux_i3_0_phi_fu_237_p4.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i3_0_phi_fu_237_p4.read() == ap_const_lv6_20);
}

void CAT_I_I_I_O_1::thread_j_8_fu_304_p2() {
    j_8_fu_304_p2 = (!j1_0_reg_186.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(j1_0_reg_186.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void CAT_I_I_I_O_1::thread_j_9_fu_405_p2() {
    j_9_fu_405_p2 = (!j1_1_reg_221.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j1_1_reg_221.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CAT_I_I_I_O_1::thread_j_fu_259_p2() {
    j_fu_259_p2 = (!j_0_reg_152.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j_0_reg_152.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CAT_I_I_I_O_1::thread_tmp_V_34_fu_446_p2() {
    tmp_V_34_fu_446_p2 = (!zext_ln700_49_fu_443_p1.read().is_01() || !zext_ln700_47_fu_439_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_49_fu_443_p1.read()) + sc_biguint<66>(zext_ln700_47_fu_439_p1.read()));
}

void CAT_I_I_I_O_1::thread_tmp_V_35_fu_321_p2() {
    tmp_V_35_fu_321_p2 = (!zext_ln700_fu_314_p1.read().is_01() || !zext_ln175_fu_310_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln700_fu_314_p1.read()) + sc_biguint<65>(zext_ln175_fu_310_p1.read()));
}

void CAT_I_I_I_O_1::thread_tmp_V_36_fu_422_p2() {
    tmp_V_36_fu_422_p2 = (!zext_ln700_46_fu_415_p1.read().is_01() || !zext_ln191_fu_411_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln700_46_fu_415_p1.read()) + sc_biguint<65>(zext_ln191_fu_411_p1.read()));
}

void CAT_I_I_I_O_1::thread_tmp_V_fu_345_p2() {
    tmp_V_fu_345_p2 = (!zext_ln700_45_fu_342_p1.read().is_01() || !zext_ln700_43_fu_338_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_45_fu_342_p1.read()) + sc_biguint<66>(zext_ln700_43_fu_338_p1.read()));
}

void CAT_I_I_I_O_1::thread_w_digits_data_V_addr_10_reg_544() {
    w_digits_data_V_addr_10_reg_544 =  (sc_lv<6>) (ap_const_lv64_30);
}

void CAT_I_I_I_O_1::thread_w_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 = w_digits_data_V_addr_12_reg_573_pp1_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 =  (sc_lv<6>) (zext_ln197_fu_400_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        w_digits_data_V_address0 = w_digits_data_V_addr_10_reg_544.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        w_digits_data_V_address0 =  (sc_lv<6>) (ap_const_lv64_30);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 = w_digits_data_V_addr_11_reg_513_pp0_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 =  (sc_lv<6>) (zext_ln181_fu_299_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        w_digits_data_V_address0 =  (sc_lv<6>) (zext_ln170_reg_484.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_V_address0 =  (sc_lv<6>) (zext_ln168_fu_254_p1.read());
    } else {
        w_digits_data_V_address0 = "XXXXXX";
    }
}

void CAT_I_I_I_O_1::thread_w_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        w_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        w_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_w_digits_data_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        w_digits_data_V_d0 = add_ln209_10_reg_594.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        w_digits_data_V_d0 = add_ln209_2_reg_554.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        w_digits_data_V_d0 = add_ln209_9_reg_534.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        w_digits_data_V_d0 = x0_digits_data_V_loa_reg_494.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_V_d0 = ap_const_lv64_0;
    } else {
        w_digits_data_V_d0 =  (sc_lv<64>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void CAT_I_I_I_O_1::thread_w_digits_data_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln168_fu_248_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln175_reg_499_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln191_reg_559_pp1_iter1_reg.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        w_digits_data_V_we0 = ap_const_logic_1;
    } else {
        w_digits_data_V_we0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_x0_digits_data_V_address0() {
    x0_digits_data_V_address0 =  (sc_lv<5>) (zext_ln170_fu_277_p1.read());
}

void CAT_I_I_I_O_1::thread_x0_digits_data_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        x0_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        x0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_x1_digits_data_V_address0() {
    x1_digits_data_V_address0 =  (sc_lv<5>) (zext_ln180_fu_294_p1.read());
}

void CAT_I_I_I_O_1::thread_x1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        x1_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        x1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_x2_digits_data_V_address0() {
    x2_digits_data_V_address0 =  (sc_lv<5>) (zext_ln196_fu_395_p1.read());
}

void CAT_I_I_I_O_1::thread_x2_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        x2_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        x2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void CAT_I_I_I_O_1::thread_zext_ln1468_fu_361_p1() {
    zext_ln1468_fu_361_p1 = esl_zext<33,2>(p_0136_0_reg_174.read());
}

void CAT_I_I_I_O_1::thread_zext_ln168_fu_254_p1() {
    zext_ln168_fu_254_p1 = esl_zext<64,7>(j_0_reg_152.read());
}

void CAT_I_I_I_O_1::thread_zext_ln170_fu_277_p1() {
    zext_ln170_fu_277_p1 = esl_zext<64,6>(i_0_reg_163.read());
}

void CAT_I_I_I_O_1::thread_zext_ln175_fu_310_p1() {
    zext_ln175_fu_310_p1 = esl_zext<65,2>(p_0136_0_reg_174.read());
}

void CAT_I_I_I_O_1::thread_zext_ln180_fu_294_p1() {
    zext_ln180_fu_294_p1 = esl_zext<64,6>(ap_phi_mux_i2_0_phi_fu_202_p4.read());
}

void CAT_I_I_I_O_1::thread_zext_ln181_fu_299_p1() {
    zext_ln181_fu_299_p1 = esl_zext<64,6>(ap_phi_mux_j1_0_phi_fu_190_p4.read());
}

void CAT_I_I_I_O_1::thread_zext_ln191_fu_411_p1() {
    zext_ln191_fu_411_p1 = esl_zext<65,2>(p_0136_2_reg_209.read());
}

void CAT_I_I_I_O_1::thread_zext_ln196_fu_395_p1() {
    zext_ln196_fu_395_p1 = esl_zext<64,6>(ap_phi_mux_i3_0_phi_fu_237_p4.read());
}

void CAT_I_I_I_O_1::thread_zext_ln197_fu_400_p1() {
    zext_ln197_fu_400_p1 = esl_zext<64,7>(ap_phi_mux_j1_1_phi_fu_225_p4.read());
}

void CAT_I_I_I_O_1::thread_zext_ln209_3_fu_374_p1() {
    zext_ln209_3_fu_374_p1 = esl_zext<64,33>(add_ln209_reg_549.read());
}

void CAT_I_I_I_O_1::thread_zext_ln209_fu_365_p1() {
    zext_ln209_fu_365_p1 = esl_zext<33,32>(x1_tmp_bits_read.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_43_fu_338_p1() {
    zext_ln700_43_fu_338_p1 = esl_zext<66,64>(reg_244.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_44_fu_317_p1() {
    zext_ln700_44_fu_317_p1 = esl_zext<64,2>(p_0136_0_reg_174.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_45_fu_342_p1() {
    zext_ln700_45_fu_342_p1 = esl_zext<66,65>(tmp_V_35_reg_529.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_46_fu_415_p1() {
    zext_ln700_46_fu_415_p1 = esl_zext<65,64>(x2_digits_data_V_loa_reg_578.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_47_fu_439_p1() {
    zext_ln700_47_fu_439_p1 = esl_zext<66,64>(reg_244.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_48_fu_418_p1() {
    zext_ln700_48_fu_418_p1 = esl_zext<64,2>(p_0136_2_reg_209.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_49_fu_443_p1() {
    zext_ln700_49_fu_443_p1 = esl_zext<66,65>(tmp_V_36_reg_589.read());
}

void CAT_I_I_I_O_1::thread_zext_ln700_fu_314_p1() {
    zext_ln700_fu_314_p1 = esl_zext<65,64>(x1_digits_data_V_loa_reg_518.read());
}

void CAT_I_I_I_O_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln168_fu_248_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln170_fu_265_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln175_fu_282_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln175_fu_282_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 2048 : 
            if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln191_fu_383_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln191_fu_383_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 4096 : 
            if ((esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            }
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<14>) ("XXXXXXXXXXXXXX");
            break;
    }
}

}

