<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>operator_long_div9</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_int_64_div9_fu_28</InstName>
<ModuleName>int_64_div9</ModuleName>
<ID>28</ID>
<InstancesList>
<Instance>
<InstName>grp_lut_div9_chunk_fu_150</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>150</ID>
</Instance>
<Instance>
<InstName>grp_lut_div9_chunk_fu_157</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>157</ID>
</Instance>
<Instance>
<InstName>grp_lut_div9_chunk_fu_163</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>163</ID>
</Instance>
<Instance>
<InstName>grp_lut_div9_chunk_fu_169</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>169</ID>
</Instance>
<Instance>
<InstName>grp_lut_div9_chunk_fu_175</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>175</ID>
</Instance>
<Instance>
<InstName>grp_lut_div9_chunk_fu_181</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>181</ID>
</Instance>
<Instance>
<InstName>grp_lut_div9_chunk_fu_187</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>187</ID>
</Instance>
<Instance>
<InstName>call_ret_13_lut_div9_chunk_fu_193</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>193</ID>
</Instance>
<Instance>
<InstName>call_ret_14_lut_div9_chunk_fu_199</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>199</ID>
</Instance>
<Instance>
<InstName>call_ret_15_lut_div9_chunk_fu_205</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>205</ID>
</Instance>
<Instance>
<InstName>call_ret_16_lut_div9_chunk_fu_211</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>211</ID>
</Instance>
<Instance>
<InstName>call_ret_17_lut_div9_chunk_fu_217</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>217</ID>
</Instance>
<Instance>
<InstName>call_ret_18_lut_div9_chunk_fu_223</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>223</ID>
</Instance>
<Instance>
<InstName>call_ret_19_lut_div9_chunk_fu_229</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>229</ID>
</Instance>
<Instance>
<InstName>call_ret_20_lut_div9_chunk_fu_235</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>235</ID>
</Instance>
<Instance>
<InstName>call_ret_21_lut_div9_chunk_fu_241</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>241</ID>
</Instance>
<Instance>
<InstName>call_ret_22_lut_div9_chunk_fu_247</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>247</ID>
</Instance>
<Instance>
<InstName>call_ret_23_lut_div9_chunk_fu_253</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>253</ID>
</Instance>
<Instance>
<InstName>call_ret_24_lut_div9_chunk_fu_259</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>259</ID>
</Instance>
<Instance>
<InstName>call_ret_25_lut_div9_chunk_fu_265</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>265</ID>
</Instance>
<Instance>
<InstName>call_ret_26_lut_div9_chunk_fu_271</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>271</ID>
</Instance>
<Instance>
<InstName>call_ret_27_lut_div9_chunk_fu_277</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>277</ID>
</Instance>
<Instance>
<InstName>call_ret_28_lut_div9_chunk_fu_283</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>283</ID>
</Instance>
<Instance>
<InstName>call_ret_29_lut_div9_chunk_fu_289</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>289</ID>
</Instance>
<Instance>
<InstName>call_ret_30_lut_div9_chunk_fu_295</InstName>
<ModuleName>lut_div9_chunk</ModuleName>
<ID>295</ID>
</Instance>
</InstancesList>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>lut_div9_chunk</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>120.00</TargetClockPeriod>
<ClockUncertainty>15.00</ClockUncertainty>
<EstimatedClockPeriod>1.958</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<LUT>1638</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>lut_div9_chunk</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>lut_div9_chunk</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>lut_div9_chunk</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_V</name>
<Object>d_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>r_in_V</name>
<Object>r_in_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>int_64_div9</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>120.00</TargetClockPeriod>
<ClockUncertainty>15.00</ClockUncertainty>
<EstimatedClockPeriod>104.175</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>1</Average-caseLatency>
<Worst-caseLatency>1</Worst-caseLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>70</FF>
<LUT>41085</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>int_64_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_V</name>
<Object>in_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>operator_long_div9</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>120.00</TargetClockPeriod>
<ClockUncertainty>15.00</ClockUncertainty>
<EstimatedClockPeriod>104.175</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2</Best-caseLatency>
<Average-caseLatency>2</Average-caseLatency>
<Worst-caseLatency>2</Worst-caseLatency>
<PipelineInitiationInterval>3</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>73</FF>
<LUT>41100</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>operator_long_div9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r</name>
<Object>in_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
