Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 11 00:57:44 2023
| Host         : Sebastian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.472        0.000                      0                  597        0.103        0.000                      0                  597        4.500        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.472        0.000                      0                  597        0.103        0.000                      0                  597        4.500        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.208ns (28.761%)  route 2.992ns (71.239%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.718     5.321    Inst_btn_debounce/CLK
    SLICE_X0Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/Q
                         net (fo=2, routed)           0.669     6.446    Inst_btn_debounce/sig_cntrs_ary_reg[3][2]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.598 f  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_6/O
                         net (fo=1, routed)           0.491     7.089    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_6_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.326     7.415 f  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_5/O
                         net (fo=1, routed)           0.574     7.989    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.113 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_3/O
                         net (fo=17, routed)          0.875     8.989    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_3_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.150     9.139 r  Inst_btn_debounce/sig_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.382     9.521    Inst_btn_debounce/sig_out_reg[3]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.601    15.024    Inst_btn_debounce/CLK
    SLICE_X3Y87          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)       -0.271    14.992    Inst_btn_debounce/sig_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.317ns (30.260%)  route 3.035ns (69.740%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.721     5.324    Inst_btn_debounce/CLK
    SLICE_X4Y88          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/Q
                         net (fo=2, routed)           0.697     6.439    Inst_btn_debounce/sig_cntrs_ary_reg[4][3]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.324     6.763 r  Inst_btn_debounce/sig_cntrs_ary[4][15]_i_6/O
                         net (fo=1, routed)           0.491     7.255    Inst_btn_debounce/sig_cntrs_ary[4][15]_i_6_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  Inst_btn_debounce/sig_cntrs_ary[4][15]_i_5/O
                         net (fo=1, routed)           0.574     8.155    Inst_btn_debounce/sig_cntrs_ary[4][15]_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.279 f  Inst_btn_debounce/sig_cntrs_ary[4][15]_i_3/O
                         net (fo=17, routed)          0.776     9.055    Inst_btn_debounce/sig_cntrs_ary[4][15]_i_3_n_0
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.179 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=1, routed)           0.497     9.676    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.600    15.023    Inst_btn_debounce/CLK
    SLICE_X5Y88          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C
                         clock pessimism              0.279    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)       -0.105    15.161    Inst_btn_debounce/sig_cntrs_ary_reg[4][0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.182ns (27.528%)  route 3.112ns (72.472%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.718     5.321    Inst_btn_debounce/CLK
    SLICE_X0Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/Q
                         net (fo=2, routed)           0.669     6.446    Inst_btn_debounce/sig_cntrs_ary_reg[3][2]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.598 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_6/O
                         net (fo=1, routed)           0.491     7.089    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_6_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.326     7.415 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_5/O
                         net (fo=1, routed)           0.574     7.989    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.113 f  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_3/O
                         net (fo=17, routed)          0.880     8.993    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_3_n_0
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.117 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=1, routed)           0.497     9.615    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.599    15.022    Inst_btn_debounce/CLK
    SLICE_X1Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/C
                         clock pessimism              0.277    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)       -0.105    15.158    Inst_btn_debounce/sig_cntrs_ary_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.828ns (18.541%)  route 3.638ns (81.459%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.640     5.243    Inst_UART_TX_CTRL/CLK
    SLICE_X11Y84         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/Q
                         net (fo=5, routed)           0.871     6.569    Inst_UART_TX_CTRL/txState[1]
    SLICE_X11Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.693 r  Inst_UART_TX_CTRL/txBit_i_1/O
                         net (fo=48, routed)          2.077     8.771    Inst_UART_TX_CTRL/uartRdy
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_2/O
                         net (fo=3, routed)           0.690     9.584    Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_2_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.708 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     9.708    Inst_UART_TX_CTRL_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.599    15.022    CLK_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031    15.276    FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 tmrCntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.952ns (24.241%)  route 2.975ns (75.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  tmrCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  tmrCntr_reg[25]/Q
                         net (fo=2, routed)           0.819     6.593    tmrCntr_reg[25]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.717 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.443     7.160    tmrVal[3]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.284 f  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.444     7.728    tmrVal[3]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  tmrVal[3]_i_1/O
                         net (fo=5, routed)           0.442     8.294    tmrVal
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.827     9.245    tmrCntr0
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.588    15.011    CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[0]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    tmrCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 tmrCntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.952ns (24.241%)  route 2.975ns (75.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  tmrCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  tmrCntr_reg[25]/Q
                         net (fo=2, routed)           0.819     6.593    tmrCntr_reg[25]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.717 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.443     7.160    tmrVal[3]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.284 f  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.444     7.728    tmrVal[3]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  tmrVal[3]_i_1/O
                         net (fo=5, routed)           0.442     8.294    tmrVal
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.827     9.245    tmrCntr0
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.588    15.011    CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[1]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    tmrCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 tmrCntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.952ns (24.241%)  route 2.975ns (75.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  tmrCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  tmrCntr_reg[25]/Q
                         net (fo=2, routed)           0.819     6.593    tmrCntr_reg[25]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.717 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.443     7.160    tmrVal[3]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.284 f  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.444     7.728    tmrVal[3]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  tmrVal[3]_i_1/O
                         net (fo=5, routed)           0.442     8.294    tmrVal
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.827     9.245    tmrCntr0
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.588    15.011    CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[2]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    tmrCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 tmrCntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.952ns (24.241%)  route 2.975ns (75.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  tmrCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  tmrCntr_reg[25]/Q
                         net (fo=2, routed)           0.819     6.593    tmrCntr_reg[25]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.717 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.443     7.160    tmrVal[3]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.284 f  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.444     7.728    tmrVal[3]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  tmrVal[3]_i_1/O
                         net (fo=5, routed)           0.442     8.294    tmrVal
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.827     9.245    tmrCntr0
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.588    15.011    CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  tmrCntr_reg[3]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    tmrCntr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 tmrCntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.952ns (25.143%)  route 2.834ns (74.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  tmrCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  tmrCntr_reg[25]/Q
                         net (fo=2, routed)           0.819     6.593    tmrCntr_reg[25]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.717 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.443     7.160    tmrVal[3]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.284 f  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.444     7.728    tmrVal[3]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  tmrVal[3]_i_1/O
                         net (fo=5, routed)           0.442     8.294    tmrVal
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.686     9.104    tmrCntr0
    SLICE_X5Y77          FDRE                                         r  tmrCntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.589    15.012    CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  tmrCntr_reg[4]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.823    tmrCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 tmrCntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.952ns (25.143%)  route 2.834ns (74.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  tmrCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  tmrCntr_reg[25]/Q
                         net (fo=2, routed)           0.819     6.593    tmrCntr_reg[25]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.717 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.443     7.160    tmrVal[3]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.284 f  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.444     7.728    tmrVal[3]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  tmrVal[3]_i_1/O
                         net (fo=5, routed)           0.442     8.294    tmrVal
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.686     9.104    tmrCntr0
    SLICE_X5Y77          FDRE                                         r  tmrCntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.589    15.012    CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  tmrCntr_reg[5]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.823    tmrCntr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  RGB_Core/deltacount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    RGB_Core/deltacount_reg[12]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  RGB_Core/deltacount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    RGB_Core/deltacount_reg[12]_i_1_n_5
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  RGB_Core/deltacount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    RGB_Core/deltacount_reg[12]_i_1_n_6
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  RGB_Core/deltacount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    RGB_Core/deltacount_reg[12]_i_1_n_4
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y100         FDRE                                         r  RGB_Core/deltacount_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  RGB_Core/deltacount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    RGB_Core/deltacount_reg[12]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  RGB_Core/deltacount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    RGB_Core/deltacount_reg[16]_i_1_n_7
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  RGB_Core/deltacount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    RGB_Core/deltacount_reg[12]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  RGB_Core/deltacount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    RGB_Core/deltacount_reg[16]_i_1_n_5
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  RGB_Core/deltacount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    RGB_Core/deltacount_reg[12]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.071 r  RGB_Core/deltacount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.071    RGB_Core/deltacount_reg[16]_i_1_n_6
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.604     1.523    RGB_Core/CLK
    SLICE_X5Y99          FDRE                                         r  RGB_Core/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/deltacount_reg[11]/Q
                         net (fo=3, routed)           0.117     1.782    RGB_Core/deltacount_reg[11]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    RGB_Core/deltacount_reg[8]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  RGB_Core/deltacount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    RGB_Core/deltacount_reg[12]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.071 r  RGB_Core/deltacount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.071    RGB_Core/deltacount_reg[16]_i_1_n_4
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.034    RGB_Core/CLK
    SLICE_X5Y101         FDRE                                         r  RGB_Core/deltacount_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    RGB_Core/deltacount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.648%)  route 0.127ns (47.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.601     1.520    Inst_btn_debounce/CLK
    SLICE_X0Y87          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.127     1.788    btnDeBnc[1]
    SLICE_X2Y87          FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.052     1.587    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.855%)  route 0.148ns (51.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.601     1.520    Inst_btn_debounce/CLK
    SLICE_X3Y87          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           0.148     1.809    btnDeBnc[3]
    SLICE_X2Y87          FDRE                                         r  btnReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  btnReg_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.063     1.596    btnReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84    Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84    Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84    Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84    Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85    Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85    Inst_UART_TX_CTRL/bitIndex_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    Inst_UART_TX_CTRL/bitIndex_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    Inst_UART_TX_CTRL/bitIndex_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    Inst_UART_TX_CTRL/bitIndex_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    Inst_UART_TX_CTRL/bitIndex_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     reset_cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     reset_cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     reset_cntr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     strIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     strIndex_reg[2]/C



