{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755186870961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755186870961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 01:54:30 2025 " "Processing started: Fri Aug 15 01:54:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755186870961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186870961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off omdazz_c4_platform -c omdazz_c4_platform " "Command: quartus_map --read_settings_files=on --write_settings_files=off omdazz_c4_platform -c omdazz_c4_platform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186870961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755186871116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755186871116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_aligner.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_compdec.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_synth_wrapper " "Found entity 1: serv_synth_wrapper" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/ethernet_switch/soc/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omdazz_c4_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file omdazz_c4_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 omdazz_c4_platform " "Found entity 1: omdazz_c4_platform" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186876185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186876185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "omdazz_c4_platform " "Elaborating entity \"omdazz_c4_platform\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755186876236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_bte omdazz_c4_platform.v(133) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(133): object \"basesoc_ram_bus_bte\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_cti omdazz_c4_platform.v(134) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(134): object \"basesoc_ram_bus_cti\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_dat_w omdazz_c4_platform.v(137) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(137): object \"basesoc_ram_bus_dat_w\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_sel omdazz_c4_platform.v(139) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(139): object \"basesoc_ram_bus_sel\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_we omdazz_c4_platform.v(141) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(141): object \"basesoc_ram_bus_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re omdazz_c4_platform.v(144) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(144): object \"bus_errors_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we omdazz_c4_platform.v(146) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(146): object \"bus_errors_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_bus_errors_r omdazz_c4_platform.v(149) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(149): object \"csrbank0_bus_errors_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_reset0_we omdazz_c4_platform.v(156) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(156): object \"csrbank0_reset0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_scratch0_we omdazz_c4_platform.v(160) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(160): object \"csrbank0_scratch0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_in_r omdazz_c4_platform.v(162) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(162): object \"csrbank1_in_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_out0_we omdazz_c4_platform.v(170) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(170): object \"csrbank2_out0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_en0_we omdazz_c4_platform.v(175) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(175): object \"csrbank3_en0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_ev_enable0_we omdazz_c4_platform.v(179) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(179): object \"csrbank3_ev_enable0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_ev_status_r omdazz_c4_platform.v(184) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(184): object \"csrbank3_ev_status_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_load0_we omdazz_c4_platform.v(191) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(191): object \"csrbank3_load0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_reload0_we omdazz_c4_platform.v(195) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(195): object \"csrbank3_reload0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_update_value0_we omdazz_c4_platform.v(200) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(200): object \"csrbank3_update_value0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_value_r omdazz_c4_platform.v(201) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(201): object \"csrbank3_value_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_ev_enable0_we omdazz_c4_platform.v(208) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(208): object \"csrbank4_ev_enable0_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_ev_status_r omdazz_c4_platform.v(213) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(213): object \"csrbank4_ev_status_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876241 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_rxempty_r omdazz_c4_platform.v(217) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(217): object \"csrbank4_rxempty_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_rxfull_r omdazz_c4_platform.v(221) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(221): object \"csrbank4_rxfull_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_txempty_r omdazz_c4_platform.v(226) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(226): object \"csrbank4_txempty_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_txfull_r omdazz_c4_platform.v(230) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(230): object \"csrbank4_txfull_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_err omdazz_c4_platform.v(243) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(243): object \"dbus_err\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_in_re omdazz_c4_platform.v(249) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(249): object \"gpio_in_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_in_we omdazz_c4_platform.v(251) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(251): object \"gpio_in_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_out_re omdazz_c4_platform.v(252) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(252): object \"gpio_out_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ibus_err omdazz_c4_platform.v(262) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(262): object \"ibus_err\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_bte omdazz_c4_platform.v(280) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(280): object \"interface0_bte\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_cti omdazz_c4_platform.v(281) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(281): object \"interface0_cti\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_bte omdazz_c4_platform.v(339) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(339): object \"ram_bus_ram_bus_bte\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_cti omdazz_c4_platform.v(340) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(340): object \"ram_bus_ram_bus_cti\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready omdazz_c4_platform.v(373) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(373): object \"rx_source_ready\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re omdazz_c4_platform.v(376) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(376): object \"scratch_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re omdazz_c4_platform.v(404) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(404): object \"timer_en_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re omdazz_c4_platform.v(406) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(406): object \"timer_enable_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_irq omdazz_c4_platform.v(408) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(408): object \"timer_irq\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re omdazz_c4_platform.v(409) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(409): object \"timer_load_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we omdazz_c4_platform.v(414) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(414): object \"timer_pending_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re omdazz_c4_platform.v(415) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(415): object \"timer_reload_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re omdazz_c4_platform.v(417) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(417): object \"timer_status_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we omdazz_c4_platform.v(419) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(419): object \"timer_status_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re omdazz_c4_platform.v(423) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(423): object \"timer_value_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we omdazz_c4_platform.v(425) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(425): object \"timer_value_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 omdazz_c4_platform.v(428) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(428): object \"timer_zero2\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first omdazz_c4_platform.v(442) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(442): object \"tx_sink_first\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last omdazz_c4_platform.v(443) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(443): object \"tx_sink_last\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re omdazz_c4_platform.v(448) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(448): object \"uart_enable_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_irq omdazz_c4_platform.v(450) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(450): object \"uart_irq\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we omdazz_c4_platform.v(454) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(454): object \"uart_pending_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx2 omdazz_c4_platform.v(457) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(457): object \"uart_rx2\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 omdazz_c4_platform.v(468) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(468): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first omdazz_c4_platform.v(481) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(481): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last omdazz_c4_platform.v(482) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(482): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r omdazz_c4_platform.v(493) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(493): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re omdazz_c4_platform.v(500) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(500): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we omdazz_c4_platform.v(502) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(502): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re omdazz_c4_platform.v(503) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(503): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we omdazz_c4_platform.v(505) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(505): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re omdazz_c4_platform.v(510) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(510): object \"uart_status_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we omdazz_c4_platform.v(512) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(512): object \"uart_status_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx2 omdazz_c4_platform.v(515) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(515): object \"uart_tx2\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 515 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 omdazz_c4_platform.v(526) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(526): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r omdazz_c4_platform.v(551) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(551): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re omdazz_c4_platform.v(558) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(558): object \"uart_txempty_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we omdazz_c4_platform.v(560) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(560): object \"uart_txempty_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re omdazz_c4_platform.v(561) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(561): object \"uart_txfull_re\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we omdazz_c4_platform.v(563) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(563): object \"uart_txfull_we\" assigned a value but never read" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 omdazz_c4_platform.v(897) " "Verilog HDL assignment warning at omdazz_c4_platform.v(897): truncated value with size 30 to match size of target (14)" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 2047 omdazz_c4_platform.v(1704) " "Verilog HDL warning at omdazz_c4_platform.v(1704): number of words (7) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1704 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 2047 omdazz_c4_platform.v(1719) " "Verilog HDL warning at omdazz_c4_platform.v(1719): number of words (7) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1719 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 2047 omdazz_c4_platform.v(1734) " "Verilog HDL warning at omdazz_c4_platform.v(1734): number of words (7) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1734 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 2047 omdazz_c4_platform.v(1749) " "Verilog HDL warning at omdazz_c4_platform.v(1749): number of words (7) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1749 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 127 omdazz_c4_platform.v(1764) " "Verilog HDL warning at omdazz_c4_platform.v(1764): number of words (0) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1764 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 127 omdazz_c4_platform.v(1781) " "Verilog HDL warning at omdazz_c4_platform.v(1781): number of words (0) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1781 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 127 omdazz_c4_platform.v(1798) " "Verilog HDL warning at omdazz_c4_platform.v(1798): number of words (0) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1798 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 127 omdazz_c4_platform.v(1815) " "Verilog HDL warning at omdazz_c4_platform.v(1815): number of words (0) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1815 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.data_a 0 omdazz_c4_platform.v(1702) " "Net \"rom_grain0.data_a\" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1702 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.waddr_a 0 omdazz_c4_platform.v(1702) " "Net \"rom_grain0.waddr_a\" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1702 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876242 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.data_a 0 omdazz_c4_platform.v(1717) " "Net \"rom_grain1.data_a\" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1717 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.waddr_a 0 omdazz_c4_platform.v(1717) " "Net \"rom_grain1.waddr_a\" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1717 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.data_a 0 omdazz_c4_platform.v(1732) " "Net \"rom_grain2.data_a\" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1732 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.waddr_a 0 omdazz_c4_platform.v(1732) " "Net \"rom_grain2.waddr_a\" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1732 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.data_a 0 omdazz_c4_platform.v(1747) " "Net \"rom_grain3.data_a\" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.waddr_a 0 omdazz_c4_platform.v(1747) " "Net \"rom_grain3.waddr_a\" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.we_a 0 omdazz_c4_platform.v(1702) " "Net \"rom_grain0.we_a\" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1702 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.we_a 0 omdazz_c4_platform.v(1717) " "Net \"rom_grain1.we_a\" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1717 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.we_a 0 omdazz_c4_platform.v(1732) " "Net \"rom_grain2.we_a\" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1732 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.we_a 0 omdazz_c4_platform.v(1747) " "Net \"rom_grain3.we_a\" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0'" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 "|omdazz_c4_platform"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_top serv_rf_top:serv_rf_top " "Elaborating entity \"serv_rf_top\" for hierarchy \"serv_rf_top:serv_rf_top\"" {  } { { "omdazz_c4_platform.v" "serv_rf_top" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if serv_rf_top:serv_rf_top\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_rf_ram_if:rf_ram_if\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" "rf_ram_if" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serv_rf_ram_if.v(80) " "Verilog HDL assignment warning at serv_rf_ram_if.v(80): truncated value with size 32 to match size of target (5)" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755186876245 "|omdazz_c4_platform|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" "rf_ram" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top serv_rf_top:serv_rf_top\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" "cpu" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_state:state\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "state" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_decode:decode\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "decode" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "immdec" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "bufreg" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "bufreg2" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serv_bufreg2.v(43) " "Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6)" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755186876251 "|omdazz_c4_platform|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_alu:alu\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "alu" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "rf_if" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "mem_if" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_csr:csr " "Elaborating entity \"serv_csr\" for hierarchy \"serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_csr:csr\"" {  } { { "../../../../pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" "csr" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186876255 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram4_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram4_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755186877494 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram5_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram5_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755186877495 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram6_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram6_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755186877496 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram7_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/omdazz_c4_platform.ram7_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755186877496 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "storage_rtl_0 " "Inferred dual-clock RAM node \"storage_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1755186877497 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "storage_1_rtl_0 " "Inferred dual-clock RAM node \"storage_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1755186877497 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "omdazz_c4_platform.v" "storage" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1635 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1755186877497 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "omdazz_c4_platform.v" "storage_1" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1656 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1755186877497 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755186877497 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram4_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram4_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram5_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram5_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram0_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram0_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram1_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram1_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram6_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram6_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram7_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram7_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 576 " "Parameter NUMWORDS_A set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 576 " "Parameter NUMWORDS_B set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram2_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram2_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/omdazz_c4_platform.ram3_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/omdazz_c4_platform.ram3_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755186877754 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755186877754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram4_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram4_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5b1 " "Found entity 1: altsyncram_m5b1" {  } { { "db/altsyncram_m5b1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_m5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram5_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram5_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5b1 " "Found entity 1: altsyncram_n5b1" {  } { { "db/altsyncram_n5b1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_n5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram0_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram0_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877843 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2591 " "Found entity 1: altsyncram_2591" {  } { { "db/altsyncram_2591.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_2591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram1_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram1_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877874 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3591 " "Found entity 1: altsyncram_3591" {  } { { "db/altsyncram_3591.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_3591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram6_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram6_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5b1 " "Found entity 1: altsyncram_o5b1" {  } { { "db/altsyncram_o5b1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_o5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram7_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram7_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877933 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5b1 " "Found entity 1: altsyncram_p5b1" {  } { { "db/altsyncram_p5b1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_p5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 576 " "Parameter \"NUMWORDS_A\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 576 " "Parameter \"NUMWORDS_B\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvg1 " "Found entity 1: altsyncram_qvg1" {  } { { "db/altsyncram_qvg1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_qvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186877988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186877988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186877992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186877992 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uod1 " "Found entity 1: altsyncram_uod1" {  } { { "db/altsyncram_uod1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_uod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186878016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186878016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186878027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram2_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram2_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878027 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186878027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4591 " "Found entity 1: altsyncram_4591" {  } { { "db/altsyncram_4591.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_4591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186878050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186878050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186878058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/omdazz_c4_platform.ram3_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/omdazz_c4_platform.ram3_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755186878058 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755186878058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5591 " "Found entity 1: altsyncram_5591" {  } { { "db/altsyncram_5591.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_5591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755186878082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186878082 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_uod1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755186878166 "|omdazz_c4_platform|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_uod1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755186878166 "|omdazz_c4_platform|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_uod1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755186878166 "|omdazz_c4_platform|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/db/altsyncram_uod1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755186878166 "|omdazz_c4_platform|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1755186878166 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1755186878166 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755186878199 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1852 -1 0 } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 1838 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755186878216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755186878216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755186878526 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755186878963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755186879203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755186879203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1381 " "Implemented 1381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755186879271 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755186879271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1279 " "Implemented 1279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755186879271 ""} { "Info" "ICUT_CUT_TM_RAMS" "82 " "Implemented 82 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755186879271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755186879271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755186879287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 01:54:39 2025 " "Processing ended: Fri Aug 15 01:54:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755186879287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755186879287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755186879287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755186879287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755186880224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755186880224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 01:54:40 2025 " "Processing started: Fri Aug 15 01:54:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755186880224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755186880224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off omdazz_c4_platform -c omdazz_c4_platform " "Command: quartus_fit --read_settings_files=off --write_settings_files=off omdazz_c4_platform -c omdazz_c4_platform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755186880224 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755186880275 ""}
{ "Info" "0" "" "Project  = omdazz_c4_platform" {  } {  } 0 0 "Project  = omdazz_c4_platform" 0 0 "Fitter" 0 0 1755186880276 ""}
{ "Info" "0" "" "Revision = omdazz_c4_platform" {  } {  } 0 0 "Revision = omdazz_c4_platform" 0 0 "Fitter" 0 0 1755186880276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755186880317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755186880317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "omdazz_c4_platform EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"omdazz_c4_platform\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755186880325 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1755186880349 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1755186880349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755186880416 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1755186880419 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755186880480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755186880480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755186880480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755186880480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755186880483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755186880483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755186880483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755186880483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755186880483 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755186880483 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755186880484 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1755186880498 ""}
{ "Info" "ISTA_SDC_FOUND" "omdazz_c4_platform.sdc " "Reading SDC File: 'omdazz_c4_platform.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1755186880772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755186880773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755186880783 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1755186880783 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755186880784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755186880863 ""}  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755186880863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755186880863 ""}  } { { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 3483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755186880863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755186881027 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755186881028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755186881028 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755186881030 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755186881033 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755186881035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755186881035 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755186881036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755186881074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755186881076 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755186881076 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755186881107 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755186881110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755186881442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755186881581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755186881596 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755186883957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755186883958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755186884173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755186884754 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755186884754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755186885425 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755186885425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755186885428 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755186885515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755186885526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755186885650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755186885650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755186885800 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755186886085 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL 23 " "Pin clk50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 25 " "Pin reset uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in0 3.3-V LVTTL 42 " "Pin gpio_in_gpio_in0 uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in0 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in0" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in5 3.3-V LVTTL 50 " "Pin gpio_in_gpio_in5 uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in5 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in5" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in4 3.3-V LVTTL 49 " "Pin gpio_in_gpio_in4 uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in4 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in4" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in6 3.3-V LVTTL 51 " "Pin gpio_in_gpio_in6 uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in6 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in6" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in1 3.3-V LVTTL 43 " "Pin gpio_in_gpio_in1 uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in1 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in1" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in2 3.3-V LVTTL 44 " "Pin gpio_in_gpio_in2 uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in2 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in2" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in3 3.3-V LVTTL 46 " "Pin gpio_in_gpio_in3 uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in3 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in3" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_in_gpio_in7 3.3-V LVTTL 52 " "Pin gpio_in_gpio_in7 uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { gpio_in_gpio_in7 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_in_gpio_in7" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL 115 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { serial_rx } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755186886212 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1755186886212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.fit.smsg " "Generated suppressed messages file G:/FPGA_Projects/Ethernet_Switch/SOC/custom/build/omdazz_c4_platform/gateware/omdazz_c4_platform.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755186886271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6542 " "Peak virtual memory: 6542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755186886561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 01:54:46 2025 " "Processing ended: Fri Aug 15 01:54:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755186886561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755186886561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755186886561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755186886561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755186887380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755186887380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 01:54:47 2025 " "Processing started: Fri Aug 15 01:54:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755186887380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755186887380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off omdazz_c4_platform -c omdazz_c4_platform " "Command: quartus_asm --read_settings_files=off --write_settings_files=off omdazz_c4_platform -c omdazz_c4_platform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755186887380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1755186887520 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1755186887693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755186887703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755186887780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 01:54:47 2025 " "Processing ended: Fri Aug 15 01:54:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755186887780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755186887780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755186887780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755186887780 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755186888375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755186888676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755186888676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 01:54:48 2025 " "Processing started: Fri Aug 15 01:54:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755186888676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755186888676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta omdazz_c4_platform -c omdazz_c4_platform " "Command: quartus_sta omdazz_c4_platform -c omdazz_c4_platform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755186888676 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755186888730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755186888806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755186888806 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1755186888830 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1755186888831 ""}
{ "Info" "ISTA_SDC_FOUND" "omdazz_c4_platform.sdc " "Reading SDC File: 'omdazz_c4_platform.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1755186888947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186888949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755186888951 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186888951 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755186888956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186888956 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755186888957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755186888961 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755186889013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755186889013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.638 " "Worst-case setup slack is -7.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.638           -3283.320 clk50  " "   -7.638           -3283.320 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 clk50  " "    0.409               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755186889026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755186889028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1074.956 clk50  " "   -3.201           -1074.956 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755186889056 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186889056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755186889058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755186889072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755186889244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186889311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755186889321 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755186889321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.020 " "Worst-case setup slack is -7.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.020           -3024.500 clk50  " "   -7.020           -3024.500 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk50  " "    0.383               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755186889338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755186889340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1074.956 clk50  " "   -3.201           -1074.956 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889345 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755186889365 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186889365 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755186889367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186889447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755186889450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755186889450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.720 " "Worst-case setup slack is -2.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720           -1032.365 clk50  " "   -2.720           -1032.365 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk50  " "    0.138               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755186889464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755186889468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -893.547 clk50  " "   -3.000            -893.547 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755186889470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755186889470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755186889489 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755186889489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755186889682 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755186889682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755186889722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 01:54:49 2025 " "Processing ended: Fri Aug 15 01:54:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755186889722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755186889722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755186889722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755186889722 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus Prime Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755186890350 ""}
