./csim_test
-v
-s
2
-E
2
-b
3
-t
traces/trans.trace
-----------------------------
Test Stuff:
-----------------------------
test strcat: a
test strcat: ab
test strcat: abc
address of test cache: 0x16cefb6a8
address of another test cache: 0x16cefb5a8
address of test cache2: 0x16cefb578
address of another test cache2: 0x16cefb570
check first element of the char*
address of test cache2: 0x48000
address of another test cache2: 0x120e06780
-----------------------------
Option input: v
Option input: s
Option argument: 2
Option input: E
Option argument: 2
Option input: b
Option argument: 3
Option input: t
Option argument: traces/trans.trace
Finished parsing command line arguments

Printing cache parameters:
m: 64
E: 2
b: 3
B: 8
s: 2
S: 4
trace file: traces/trans.trace

Opening traces/trans.trace...
File found: traces/trans.trace
Reading trace file...

----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 3
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
in while loop...
input line:  S 00600aa0,1


input after token:  S 00600aa0
after operation: S 
address string: 0x600aa0
operation size string: 1
after address/operation size: S 600aa0,1
after formatting: S 600aa0,1

Parsed Trace Instruction:
operation: S
cache address: 0x600aa0
operation size: 1

before get cache address parameters
address: 0x600aa0
block offset: 0
set index: 0
tag: 0x30055

after get cache address parameters
Final output:
Instruction line (input): 0
original input: S 00600aa0,1 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 3
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
in while loop...
input line: I  004005b6,5

after operation: I 
address string: 0x600aa0
operation size string: 1
after address/operation size: I 600aa0,1
after formatting: I 600aa0,1

in while loop...
input line: I  004005bb,5

after operation: I 
address string: 0x600aa0
operation size string: 1
after address/operation size: I 600aa0,1
after formatting: I 600aa0,1

in while loop...
input line: I  004005c0,5

after operation: I 
address string: 0x600aa0
operation size string: 1
after address/operation size: I 600aa0,1
after formatting: I 600aa0,1

in while loop...
input line:  S 7ff000398,8


input after token:  S 7ff000398
after operation: S 
address string: 0x7ff000398
operation size string: 8
after address/operation size: S 7ff000398,8
after formatting: S 7ff000398,8

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000398
operation size: 8

before get cache address parameters
address: 0x7ff000398
block offset: 0
set index: 3
tag: 0x7f8001c

after get cache address parameters
Final output:
Instruction line (input): 1
original input: S 7ff000398,8 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 3
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
in while loop...
input line: I  0040051e,1

after operation: I 
address string: 0x7ff000398
operation size string: 8
after address/operation size: I 7ff000398,8
after formatting: I 7ff000398,8

in while loop...
input line:  S 7ff000390,8


input after token:  S 7ff000390
after operation: S 
address string: 0x7ff000390
operation size string: 8
after address/operation size: S 7ff000390,8
after formatting: S 7ff000390,8

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000390
operation size: 8

before get cache address parameters
address: 0x7ff000390
block offset: 0
set index: 2
tag: 0x7f8001c

after get cache address parameters
Final output:
Instruction line (input): 2
original input: S 7ff000390,8 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 3
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
in while loop...
input line: I  0040051f,3

after operation: I 
address string: 0x7ff000390
operation size string: 8
after address/operation size: I 7ff000390,8
after formatting: I 7ff000390,8

in while loop...
input line: I  00400522,4

after operation: I 
address string: 0x7ff000390
operation size string: 8
after address/operation size: I 7ff000390,8
after formatting: I 7ff000390,8

in while loop...
input line:  S 7ff000378,8


input after token:  S 7ff000378
after operation: S 
address string: 0x7ff000378
operation size string: 8
after address/operation size: S 7ff000378,8
after formatting: S 7ff000378,8

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
Final output:
Instruction line (input): 3
original input: S 7ff000378,8 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400526,4

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  S 7ff000370,8


input after token:  S 7ff000370
after operation: S 
address string: 0x7ff000370
operation size string: 8
after address/operation size: S 7ff000370,8
after formatting: S 7ff000370,8

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
Final output:
Instruction line (input): 4
original input: S 7ff000370,8 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040052a,7

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  S 7ff000384,4


input after token:  S 7ff000384
after operation: S 
address string: 0x7ff000384
operation size string: 4
after address/operation size: S 7ff000384,4
after formatting: S 7ff000384,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
Final output:
Instruction line (input): 5
original input: S 7ff000384,4 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400531,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400581,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 6
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 0
line index order: EMPTY
least recently used (LRU) line index: EMPTY
----------------------------------------
line index: 0
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400585,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400533,7

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  S 7ff000388,4


input after token:  S 7ff000388
after operation: S 
address string: 0x7ff000388
operation size string: 4
after address/operation size: S 7ff000388,4
after formatting: S 7ff000388,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
Final output:
Instruction line (input): 7
original input: S 7ff000388,4 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 8
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 9
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 10
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 11
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a20,4


input after token:  L 00600a20
after operation: L 
address string: 0x600a20
operation size string: 4
after address/operation size: L 600a20,4
after formatting: L 600a20,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a20
operation size: 4

before get cache address parameters
address: 0x600a20
block offset: 0
set index: 0
tag: 0x30051

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 12
original input: L 00600a20,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a20
operation size string: 4
after address/operation size: I 600a20,4
after formatting: I 600a20,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 13
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 14
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 15
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 16
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 17
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a60,4


input after token:  S 00600a60
after operation: S 
address string: 0x600a60
operation size string: 4
after address/operation size: S 600a60,4
after formatting: S 600a60,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a60
operation size: 4

before get cache address parameters
address: 0x600a60
block offset: 0
set index: 0
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 18
original input: S 00600a60,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a60
operation size string: 4
after address/operation size: I 600a60,4
after formatting: I 600a60,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 19
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 20
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 21
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 22
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 23
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a24,4


input after token:  L 00600a24
after operation: L 
address string: 0x600a24
operation size string: 4
after address/operation size: L 600a24,4
after formatting: L 600a24,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a24
operation size: 4

before get cache address parameters
address: 0x600a24
block offset: 4
set index: 0
tag: 0x30051

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 24
original input: L 00600a24,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a24
operation size string: 4
after address/operation size: I 600a24,4
after formatting: I 600a24,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 25
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 26
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 27
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 28
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 29
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a70,4


input after token:  S 00600a70
after operation: S 
address string: 0x600a70
operation size string: 4
after address/operation size: S 600a70,4
after formatting: S 600a70,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a70
operation size: 4

before get cache address parameters
address: 0x600a70
block offset: 0
set index: 2
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 30
original input: S 00600a70,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a70
operation size string: 4
after address/operation size: I 600a70,4
after formatting: I 600a70,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 31
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 32
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 33
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 34
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 1
update line index: 0
---------------------------------
Final output:
Instruction line (input): 35
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 1
line index order: 0 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x0
line valid bit: 0
line num addresses: 0
line block(s): EMPTY
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a28,4


input after token:  L 00600a28
after operation: L 
address string: 0x600a28
operation size string: 4
after address/operation size: L 600a28,4
after formatting: L 600a28,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a28
operation size: 4

before get cache address parameters
address: 0x600a28
block offset: 0
set index: 1
tag: 0x30051

after get cache address parameters
Final output:
Instruction line (input): 36
original input: L 00600a28,4 miss


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a28
operation size string: 4
after address/operation size: I 600a28,4
after formatting: I 600a28,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 37
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 38
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 39
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 40
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 41
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a20 0x600a21 0x600a22 0x600a23 0x600a24 0x600a25 0x600a26 0x600a27 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a80,4


input after token:  S 00600a80
after operation: S 
address string: 0x600a80
operation size string: 4
after address/operation size: S 600a80,4
after formatting: S 600a80,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a80
operation size: 4

before get cache address parameters
address: 0x600a80
block offset: 0
set index: 0
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 42
original input: S 00600a80,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a80
operation size string: 4
after address/operation size: I 600a80,4
after formatting: I 600a80,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 43
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 44
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 45
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 46
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 47
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a2c,4


input after token:  L 00600a2c
after operation: L 
address string: 0x600a2c
operation size string: 4
after address/operation size: L 600a2c,4
after formatting: L 600a2c,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a2c
operation size: 4

before get cache address parameters
address: 0x600a2c
block offset: 4
set index: 1
tag: 0x30051

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 48
original input: L 00600a2c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a2c
operation size string: 4
after address/operation size: I 600a2c,4
after formatting: I 600a2c,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 49
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 50
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 51
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 52
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 53
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a90,4


input after token:  S 00600a90
after operation: S 
address string: 0x600a90
operation size string: 4
after address/operation size: S 600a90,4
after formatting: S 600a90,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a90
operation size: 4

before get cache address parameters
address: 0x600a90
block offset: 0
set index: 2
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 54
original input: S 00600a90,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a90
operation size string: 4
after address/operation size: I 600a90,4
after formatting: I 600a90,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 55
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 56
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040057d,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  M 7ff000384,4


input after token:  M 7ff000384
after operation: M 
address string: 0x7ff000384
operation size string: 4
after address/operation size: M 7ff000384,4
after formatting: M 7ff000384,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 57
original input: M 7ff000384,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400581,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 58
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400585,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400533,7

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  S 7ff000388,4


input after token:  S 7ff000388
after operation: S 
address string: 0x7ff000388
operation size string: 4
after address/operation size: S 7ff000388,4
after formatting: S 7ff000388,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 59
original input: S 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 60
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 61
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 62
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 63
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a30,4


input after token:  L 00600a30
after operation: L 
address string: 0x600a30
operation size string: 4
after address/operation size: L 600a30,4
after formatting: L 600a30,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a30
operation size: 4

before get cache address parameters
address: 0x600a30
block offset: 0
set index: 2
tag: 0x30051

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 64
original input: L 00600a30,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a30
operation size string: 4
after address/operation size: I 600a30,4
after formatting: I 600a30,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 65
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 66
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 67
original input: L 7ff000370,8 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 68
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 69
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a64,4


input after token:  S 00600a64
after operation: S 
address string: 0x600a64
operation size string: 4
after address/operation size: S 600a64,4
after formatting: S 600a64,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a64
operation size: 4

before get cache address parameters
address: 0x600a64
block offset: 4
set index: 0
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 70
original input: S 00600a64,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a64
operation size string: 4
after address/operation size: I 600a64,4
after formatting: I 600a64,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 71
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 72
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 73
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 74
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 75
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a34,4


input after token:  L 00600a34
after operation: L 
address string: 0x600a34
operation size string: 4
after address/operation size: L 600a34,4
after formatting: L 600a34,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a34
operation size: 4

before get cache address parameters
address: 0x600a34
block offset: 4
set index: 2
tag: 0x30051

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 76
original input: L 00600a34,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a34
operation size string: 4
after address/operation size: I 600a34,4
after formatting: I 600a34,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 77
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 78
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 79
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 80
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 81
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a30 0x600a31 0x600a32 0x600a33 0x600a34 0x600a35 0x600a36 0x600a37 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a74,4


input after token:  S 00600a74
after operation: S 
address string: 0x600a74
operation size string: 4
after address/operation size: S 600a74,4
after formatting: S 600a74,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a74
operation size: 4

before get cache address parameters
address: 0x600a74
block offset: 4
set index: 2
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 82
original input: S 00600a74,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a74
operation size string: 4
after address/operation size: I 600a74,4
after formatting: I 600a74,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 83
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 84
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 85
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 86
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 87
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a38,4


input after token:  L 00600a38
after operation: L 
address string: 0x600a38
operation size string: 4
after address/operation size: L 600a38,4
after formatting: L 600a38,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a38
operation size: 4

before get cache address parameters
address: 0x600a38
block offset: 0
set index: 3
tag: 0x30051

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 88
original input: L 00600a38,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a38
operation size string: 4
after address/operation size: I 600a38,4
after formatting: I 600a38,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 89
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 90
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 91
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 92
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 93
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a60 0x600a61 0x600a62 0x600a63 0x600a64 0x600a65 0x600a66 0x600a67 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a84,4


input after token:  S 00600a84
after operation: S 
address string: 0x600a84
operation size string: 4
after address/operation size: S 600a84,4
after formatting: S 600a84,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a84
operation size: 4

before get cache address parameters
address: 0x600a84
block offset: 4
set index: 0
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 94
original input: S 00600a84,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a84
operation size string: 4
after address/operation size: I 600a84,4
after formatting: I 600a84,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 95
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 96
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 97
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 98
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 99
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a3c,4


input after token:  L 00600a3c
after operation: L 
address string: 0x600a3c
operation size string: 4
after address/operation size: L 600a3c,4
after formatting: L 600a3c,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a3c
operation size: 4

before get cache address parameters
address: 0x600a3c
block offset: 4
set index: 3
tag: 0x30051

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 100
original input: L 00600a3c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a3c
operation size string: 4
after address/operation size: I 600a3c,4
after formatting: I 600a3c,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 101
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 102
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 103
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 104
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 105
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a70 0x600a71 0x600a72 0x600a73 0x600a74 0x600a75 0x600a76 0x600a77 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a94,4


input after token:  S 00600a94
after operation: S 
address string: 0x600a94
operation size string: 4
after address/operation size: S 600a94,4
after formatting: S 600a94,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a94
operation size: 4

before get cache address parameters
address: 0x600a94
block offset: 4
set index: 2
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 106
original input: S 00600a94,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a94
operation size string: 4
after address/operation size: I 600a94,4
after formatting: I 600a94,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 107
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 108
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040057d,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  M 7ff000384,4


input after token:  M 7ff000384
after operation: M 
address string: 0x7ff000384
operation size string: 4
after address/operation size: M 7ff000384,4
after formatting: M 7ff000384,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 109
original input: M 7ff000384,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400581,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 110
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400585,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400533,7

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  S 7ff000388,4


input after token:  S 7ff000388
after operation: S 
address string: 0x7ff000388
operation size string: 4
after address/operation size: S 7ff000388,4
after formatting: S 7ff000388,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 111
original input: S 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 112
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 113
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 114
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 115
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a80 0x600a81 0x600a82 0x600a83 0x600a84 0x600a85 0x600a86 0x600a87 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a40,4


input after token:  L 00600a40
after operation: L 
address string: 0x600a40
operation size string: 4
after address/operation size: L 600a40,4
after formatting: L 600a40,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a40
operation size: 4

before get cache address parameters
address: 0x600a40
block offset: 0
set index: 0
tag: 0x30052

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 116
original input: L 00600a40,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a40
operation size string: 4
after address/operation size: I 600a40,4
after formatting: I 600a40,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 117
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 118
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 119
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 120
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 121
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a28 0x600a29 0x600a2a 0x600a2b 0x600a2c 0x600a2d 0x600a2e 0x600a2f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a68,4


input after token:  S 00600a68
after operation: S 
address string: 0x600a68
operation size string: 4
after address/operation size: S 600a68,4
after formatting: S 600a68,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a68
operation size: 4

before get cache address parameters
address: 0x600a68
block offset: 0
set index: 1
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 122
original input: S 00600a68,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a68
operation size string: 4
after address/operation size: I 600a68,4
after formatting: I 600a68,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 123
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 124
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 125
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 126
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 127
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a44,4


input after token:  L 00600a44
after operation: L 
address string: 0x600a44
operation size string: 4
after address/operation size: L 600a44,4
after formatting: L 600a44,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a44
operation size: 4

before get cache address parameters
address: 0x600a44
block offset: 4
set index: 0
tag: 0x30052

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 128
original input: L 00600a44,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a44
operation size string: 4
after address/operation size: I 600a44,4
after formatting: I 600a44,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 129
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 130
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 131
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 132
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 133
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30051
line valid bit: 1
line num addresses: 8
line block(s): 0x600a38 0x600a39 0x600a3a 0x600a3b 0x600a3c 0x600a3d 0x600a3e 0x600a3f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a78,4


input after token:  S 00600a78
after operation: S 
address string: 0x600a78
operation size string: 4
after address/operation size: S 600a78,4
after formatting: S 600a78,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a78
operation size: 4

before get cache address parameters
address: 0x600a78
block offset: 0
set index: 3
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 134
original input: S 00600a78,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a78
operation size string: 4
after address/operation size: I 600a78,4
after formatting: I 600a78,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 135
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 136
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 137
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 138
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 139
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a48,4


input after token:  L 00600a48
after operation: L 
address string: 0x600a48
operation size string: 4
after address/operation size: L 600a48,4
after formatting: L 600a48,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a48
operation size: 4

before get cache address parameters
address: 0x600a48
block offset: 0
set index: 1
tag: 0x30052

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 140
original input: L 00600a48,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a48
operation size string: 4
after address/operation size: I 600a48,4
after formatting: I 600a48,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 141
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 142
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 143
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 144
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 145
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a88,4


input after token:  S 00600a88
after operation: S 
address string: 0x600a88
operation size string: 4
after address/operation size: S 600a88,4
after formatting: S 600a88,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a88
operation size: 4

before get cache address parameters
address: 0x600a88
block offset: 0
set index: 1
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 146
original input: S 00600a88,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a88
operation size string: 4
after address/operation size: I 600a88,4
after formatting: I 600a88,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 147
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 148
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 149
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 150
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 151
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a4c,4


input after token:  L 00600a4c
after operation: L 
address string: 0x600a4c
operation size string: 4
after address/operation size: L 600a4c,4
after formatting: L 600a4c,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a4c
operation size: 4

before get cache address parameters
address: 0x600a4c
block offset: 4
set index: 1
tag: 0x30052

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 152
original input: L 00600a4c,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a4c
operation size string: 4
after address/operation size: I 600a4c,4
after formatting: I 600a4c,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 153
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 154
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 155
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 156
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 157
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a98,4


input after token:  S 00600a98
after operation: S 
address string: 0x600a98
operation size string: 4
after address/operation size: S 600a98,4
after formatting: S 600a98,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a98
operation size: 4

before get cache address parameters
address: 0x600a98
block offset: 0
set index: 3
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 158
original input: S 00600a98,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a98
operation size string: 4
after address/operation size: I 600a98,4
after formatting: I 600a98,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 159
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 160
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040057d,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  M 7ff000384,4


input after token:  M 7ff000384
after operation: M 
address string: 0x7ff000384
operation size string: 4
after address/operation size: M 7ff000384,4
after formatting: M 7ff000384,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 161
original input: M 7ff000384,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400581,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 162
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400585,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400533,7

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  S 7ff000388,4


input after token:  S 7ff000388
after operation: S 
address string: 0x7ff000388
operation size string: 4
after address/operation size: S 7ff000388,4
after formatting: S 7ff000388,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 163
original input: S 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 164
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 165
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 166
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 167
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a90 0x600a91 0x600a92 0x600a93 0x600a94 0x600a95 0x600a96 0x600a97 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a50,4


input after token:  L 00600a50
after operation: L 
address string: 0x600a50
operation size string: 4
after address/operation size: L 600a50,4
after formatting: L 600a50,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a50
operation size: 4

before get cache address parameters
address: 0x600a50
block offset: 0
set index: 2
tag: 0x30052

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 168
original input: L 00600a50,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a50
operation size string: 4
after address/operation size: I 600a50,4
after formatting: I 600a50,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 169
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 170
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 171
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 172
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 173
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a48 0x600a49 0x600a4a 0x600a4b 0x600a4c 0x600a4d 0x600a4e 0x600a4f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a6c,4


input after token:  S 00600a6c
after operation: S 
address string: 0x600a6c
operation size string: 4
after address/operation size: S 600a6c,4
after formatting: S 600a6c,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a6c
operation size: 4

before get cache address parameters
address: 0x600a6c
block offset: 4
set index: 1
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 174
original input: S 00600a6c,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a6c
operation size string: 4
after address/operation size: I 600a6c,4
after formatting: I 600a6c,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 175
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 176
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 177
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 178
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 179
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a54,4


input after token:  L 00600a54
after operation: L 
address string: 0x600a54
operation size string: 4
after address/operation size: L 600a54,4
after formatting: L 600a54,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a54
operation size: 4

before get cache address parameters
address: 0x600a54
block offset: 4
set index: 2
tag: 0x30052

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 180
original input: L 00600a54,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a54
operation size string: 4
after address/operation size: I 600a54,4
after formatting: I 600a54,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 181
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 182
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 183
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 184
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 185
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a7c,4


input after token:  S 00600a7c
after operation: S 
address string: 0x600a7c
operation size string: 4
after address/operation size: S 600a7c,4
after formatting: S 600a7c,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a7c
operation size: 4

before get cache address parameters
address: 0x600a7c
block offset: 4
set index: 3
tag: 0x30053

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 186
original input: S 00600a7c,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a7c
operation size string: 4
after address/operation size: I 600a7c,4
after formatting: I 600a7c,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 187
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 188
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 189
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 190
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 191
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a78 0x600a79 0x600a7a 0x600a7b 0x600a7c 0x600a7d 0x600a7e 0x600a7f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a58,4


input after token:  L 00600a58
after operation: L 
address string: 0x600a58
operation size string: 4
after address/operation size: L 600a58,4
after formatting: L 600a58,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a58
operation size: 4

before get cache address parameters
address: 0x600a58
block offset: 0
set index: 3
tag: 0x30052

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 192
original input: L 00600a58,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a58
operation size string: 4
after address/operation size: I 600a58,4
after formatting: I 600a58,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 193
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 194
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 195
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 196
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 197
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30053
line valid bit: 1
line num addresses: 8
line block(s): 0x600a68 0x600a69 0x600a6a 0x600a6b 0x600a6c 0x600a6d 0x600a6e 0x600a6f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a8c,4


input after token:  S 00600a8c
after operation: S 
address string: 0x600a8c
operation size string: 4
after address/operation size: S 600a8c,4
after formatting: S 600a8c,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a8c
operation size: 4

before get cache address parameters
address: 0x600a8c
block offset: 4
set index: 1
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 198
original input: S 00600a8c,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a8c
operation size string: 4
after address/operation size: I 600a8c,4
after formatting: I 600a8c,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 199
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 200
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040053c,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 201
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040053f,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400541,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400545,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400548,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000378,8


input after token:  L 7ff000378
after operation: L 
address string: 0x7ff000378
operation size string: 8
after address/operation size: L 7ff000378,8
after formatting: L 7ff000378,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000378
operation size: 8

before get cache address parameters
address: 0x7ff000378
block offset: 0
set index: 3
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 202
original input: L 7ff000378,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054c,3

after operation: I 
address string: 0x7ff000378
operation size string: 8
after address/operation size: I 7ff000378,8
after formatting: I 7ff000378,8

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 203
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040054f,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400551,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 00600a5c,4


input after token:  L 00600a5c
after operation: L 
address string: 0x600a5c
operation size string: 4
after address/operation size: L 600a5c,4
after formatting: L 600a5c,4

Parsed Trace Instruction:
operation: L
cache address: 0x600a5c
operation size: 4

before get cache address parameters
address: 0x600a5c
block offset: 4
set index: 3
tag: 0x30052

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 204
original input: L 00600a5c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400554,3

after operation: I 
address string: 0x600a5c
operation size string: 4
after address/operation size: I 600a5c,4
after formatting: I 600a5c,4

in while loop...
input line:  S 7ff00038c,4


input after token:  S 7ff00038c
after operation: S 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: S 7ff00038c,4
after formatting: S 7ff00038c,4

Parsed Trace Instruction:
operation: S
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 205
original input: S 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400557,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 206
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040055a,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040055c,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400560,3

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  00400563,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000370,8


input after token:  L 7ff000370
after operation: L 
address string: 0x7ff000370
operation size string: 8
after address/operation size: L 7ff000370,8
after formatting: L 7ff000370,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000370
operation size: 8

before get cache address parameters
address: 0x7ff000370
block offset: 0
set index: 2
tag: 0x7f8001b

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 207
original input: L 7ff000370,8 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400567,3

after operation: I 
address string: 0x7ff000370
operation size string: 8
after address/operation size: I 7ff000370,8
after formatting: I 7ff000370,8

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 208
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  0040056a,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  0040056d,3

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff00038c,4


input after token:  L 7ff00038c
after operation: L 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: L 7ff00038c,4
after formatting: L 7ff00038c,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff00038c
operation size: 4

before get cache address parameters
address: 0x7ff00038c
block offset: 4
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 209
original input: L 7ff00038c,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000378 0x7ff000379 0x7ff00037a 0x7ff00037b 0x7ff00037c 0x7ff00037d 0x7ff00037e 0x7ff00037f 
----------------------------------------
in while loop...
input line: I  00400570,3

after operation: I 
address string: 0x7ff00038c
operation size string: 4
after address/operation size: I 7ff00038c,4
after formatting: I 7ff00038c,4

in while loop...
input line:  S 00600a9c,4


input after token:  S 00600a9c
after operation: S 
address string: 0x600a9c
operation size string: 4
after address/operation size: S 600a9c,4
after formatting: S 600a9c,4

Parsed Trace Instruction:
operation: S
cache address: 0x600a9c
operation size: 4

before get cache address parameters
address: 0x600a9c
block offset: 4
set index: 3
tag: 0x30054

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 210
original input: S 00600a9c,4 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  00400573,4

after operation: I 
address string: 0x600a9c
operation size string: 4
after address/operation size: I 600a9c,4
after formatting: I 600a9c,4

in while loop...
input line:  M 7ff000388,4


input after token:  M 7ff000388
after operation: M 
address string: 0x7ff000388
operation size string: 4
after address/operation size: M 7ff000388,4
after formatting: M 7ff000388,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 211
original input: M 7ff000388,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  00400577,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  L 7ff000388,4


input after token:  L 7ff000388
after operation: L 
address string: 0x7ff000388
operation size string: 4
after address/operation size: L 7ff000388,4
after formatting: L 7ff000388,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000388
operation size: 4

before get cache address parameters
address: 0x7ff000388
block offset: 0
set index: 1
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 212
original input: L 7ff000388,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  0040057b,2

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line: I  0040057d,4

after operation: I 
address string: 0x7ff000388
operation size string: 4
after address/operation size: I 7ff000388,4
after formatting: I 7ff000388,4

in while loop...
input line:  M 7ff000384,4


input after token:  M 7ff000384
after operation: M 
address string: 0x7ff000384
operation size string: 4
after address/operation size: M 7ff000384,4
after formatting: M 7ff000384,4

Parsed Trace Instruction:
operation: M
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 213
original input: M 7ff000384,4 hit---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  00400581,4

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000384,4


input after token:  L 7ff000384
after operation: L 
address string: 0x7ff000384
operation size string: 4
after address/operation size: L 7ff000384,4
after formatting: L 7ff000384,4

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000384
operation size: 4

before get cache address parameters
address: 0x7ff000384
block offset: 4
set index: 0
tag: 0x7f8001c

after get cache address parameters
---------------------------------
HIT section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 214
original input: L 7ff000384,4 hit


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a50 0x600a51 0x600a52 0x600a53 0x600a54 0x600a55 0x600a56 0x600a57 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  00400585,2

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line: I  00400587,1

after operation: I 
address string: 0x7ff000384
operation size string: 4
after address/operation size: I 7ff000384,4
after formatting: I 7ff000384,4

in while loop...
input line:  L 7ff000390,8


input after token:  L 7ff000390
after operation: L 
address string: 0x7ff000390
operation size string: 8
after address/operation size: L 7ff000390,8
after formatting: L 7ff000390,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000390
operation size: 8

before get cache address parameters
address: 0x7ff000390
block offset: 0
set index: 2
tag: 0x7f8001c

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 1
---------------------------------
Final output:
Instruction line (input): 215
original input: L 7ff000390,8 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a58 0x600a59 0x600a5a 0x600a5b 0x600a5c 0x600a5d 0x600a5e 0x600a5f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  00400588,1

after operation: I 
address string: 0x7ff000390
operation size string: 8
after address/operation size: I 7ff000390,8
after formatting: I 7ff000390,8

in while loop...
input line:  L 7ff000398,8


input after token:  L 7ff000398
after operation: L 
address string: 0x7ff000398
operation size string: 8
after address/operation size: L 7ff000398,8
after formatting: L 7ff000398,8

Parsed Trace Instruction:
operation: L
cache address: 0x7ff000398
operation size: 8

before get cache address parameters
address: 0x7ff000398
block offset: 0
set index: 3
tag: 0x7f8001c

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 216
original input: L 7ff000398,8 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x30052
line valid bit: 1
line num addresses: 8
line block(s): 0x600a40 0x600a41 0x600a42 0x600a43 0x600a44 0x600a45 0x600a46 0x600a47 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
in while loop...
input line: I  004005c5,7

after operation: I 
address string: 0x7ff000398
operation size string: 8
after address/operation size: I 7ff000398,8
after formatting: I 7ff000398,8

in while loop...
input line:  L 00600aa0,1


input after token:  L 00600aa0
after operation: L 
address string: 0x600aa0
operation size string: 1
after address/operation size: L 600aa0,1
after formatting: L 600aa0,1

Parsed Trace Instruction:
operation: L
cache address: 0x600aa0
operation size: 1

before get cache address parameters
address: 0x600aa0
block offset: 0
set index: 0
tag: 0x30055

after get cache address parameters
---------------------------------
EVICTION section:
num lines in use: 2
update line index: 0
---------------------------------
Final output:
Instruction line (input): 217
original input: L 00600aa0,1 miss eviction


----------------------------------------
Printing entire cache:
----------------------------------------
----------------------------------------
set index: 0
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x30055
line valid bit: 1
line num addresses: 8
line block(s): 0x600aa0 0x600aa1 0x600aa2 0x600aa3 0x600aa4 0x600aa5 0x600aa6 0x600aa7 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000380 0x7ff000381 0x7ff000382 0x7ff000383 0x7ff000384 0x7ff000385 0x7ff000386 0x7ff000387 
----------------------------------------
set index: 1
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000388 0x7ff000389 0x7ff00038a 0x7ff00038b 0x7ff00038c 0x7ff00038d 0x7ff00038e 0x7ff00038f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a88 0x600a89 0x600a8a 0x600a8b 0x600a8c 0x600a8d 0x600a8e 0x600a8f 
----------------------------------------
set index: 2
num lines in use: 2
line index order: 0 1 
least recently used (LRU) line index: 0
----------------------------------------
line index: 0
line tag: 0x7f8001b
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000370 0x7ff000371 0x7ff000372 0x7ff000373 0x7ff000374 0x7ff000375 0x7ff000376 0x7ff000377 
line index: 1
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000390 0x7ff000391 0x7ff000392 0x7ff000393 0x7ff000394 0x7ff000395 0x7ff000396 0x7ff000397 
----------------------------------------
set index: 3
num lines in use: 2
line index order: 1 0 
least recently used (LRU) line index: 1
----------------------------------------
line index: 0
line tag: 0x7f8001c
line valid bit: 1
line num addresses: 8
line block(s): 0x7ff000398 0x7ff000399 0x7ff00039a 0x7ff00039b 0x7ff00039c 0x7ff00039d 0x7ff00039e 0x7ff00039f 
line index: 1
line tag: 0x30054
line valid bit: 1
line num addresses: 8
line block(s): 0x600a98 0x600a99 0x600a9a 0x600a9b 0x600a9c 0x600a9d 0x600a9e 0x600a9f 
----------------------------------------
Completed -- FINAL OUTPUT
number of instructions: 218
(old):
S 00600aa0,1 miss 
S 7ff000398,8 miss 
S 7ff000390,8 miss 
S 7ff000378,8 miss 
S 7ff000370,8 miss 
S 7ff000384,4 miss 
L 7ff000384,4 hit 
S 7ff000388,4 miss 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a20,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a60,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a24,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a70,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a28,4 miss 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a80,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a2c,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a90,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
S 7ff000388,4 hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a30,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 miss eviction 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a64,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a34,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a74,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a38,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a84,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a3c,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a94,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
S 7ff000388,4 hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a40,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a68,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a44,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a78,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a48,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a88,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a4c,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a98,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
S 7ff000388,4 hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a50,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a6c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a54,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a7c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a58,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a8c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 00600a5c,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 00600a9c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
L 7ff000390,8 miss eviction 
L 7ff000398,8 miss eviction 
L 00600aa0,1 miss eviction 
(new):
S 600aa0,1 miss 
S 7ff000398,8 miss 
S 7ff000390,8 miss 
S 7ff000378,8 miss 
S 7ff000370,8 miss 
S 7ff000384,4 miss 
L 7ff000384,4 hit 
S 7ff000388,4 miss 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a20,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a60,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a24,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a70,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a28,4 miss 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a80,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a2c,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a90,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
S 7ff000388,4 hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a30,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 miss eviction 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a64,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a34,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a74,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a38,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a84,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a3c,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a94,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
S 7ff000388,4 hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a40,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a68,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a44,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a78,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a48,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a88,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a4c,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a98,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
S 7ff000388,4 hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a50,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a6c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a54,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a7c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a58,4 miss eviction 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a8c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
L 7ff000384,4 hit 
L 7ff000378,8 hit 
L 7ff000388,4 hit 
L 600a5c,4 hit 
S 7ff00038c,4 hit 
L 7ff000388,4 hit 
L 7ff000370,8 hit 
L 7ff000384,4 hit 
L 7ff00038c,4 hit 
S 600a9c,4 miss eviction 
M 7ff000388,4 hit hit 
L 7ff000388,4 hit 
M 7ff000384,4 hit hit 
L 7ff000384,4 hit 
L 7ff000390,8 miss eviction 
L 7ff000398,8 miss eviction 
L 600aa0,1 miss eviction 

Summary:
hits: 201
misses: 37
evictions: 29

Printing cache parameters:
m: 64
E: 2
b: 3
B: 8
s: 2
S: 4
trace file: traces/trans.trace

