$date
	Sat Jul 30 13:48:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bintogray_tb $end
$var wire 1 ! G3 $end
$var wire 1 " G2 $end
$var wire 1 # G1 $end
$var wire 1 $ G0 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$scope module c $end
$var wire 1 % B0 $end
$var wire 1 & B1 $end
$var wire 1 ' B2 $end
$var wire 1 ( B3 $end
$var wire 1 $ G0 $end
$var wire 1 # G1 $end
$var wire 1 " G2 $end
$var wire 1 ! G3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1$
1%
#4
1#
1&
0%
#6
0$
1%
#8
1"
1'
0&
0%
#10
1$
1%
#12
0#
1&
0%
#14
0$
1%
#16
0%
0&
0'
1!
1(
#18
1$
1%
#20
1#
1&
0%
#22
0$
1%
#24
0"
1'
0&
0%
#26
1$
1%
#28
0#
1&
0%
#30
0$
1%
#32
