#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 15 17:23:31 2020
# Process ID: 5812
# Current directory: C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.runs/synth_1
# Command line: vivado.exe -log test_new.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_new.tcl
# Log file: C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.runs/synth_1/test_new.vds
# Journal file: C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_new.tcl -notrace
Command: synth_design -top test_new -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 836.059 ; gain = 233.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_new' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:45]
INFO: [Synth 8-3491] module 'IF1' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/IF.vhd:36' bound to instance 'InF' of component 'IF1' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:165]
INFO: [Synth 8-638] synthesizing module 'IF1' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/IF.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'IF1' (1#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/IF.vhd:48]
INFO: [Synth 8-3491] module 'EX' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/EX.vhd:36' bound to instance 'EX1' of component 'EX' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:169]
INFO: [Synth 8-638] synthesizing module 'EX' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/EX.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'EX' (2#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/EX.vhd:52]
INFO: [Synth 8-3491] module 'MEM' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MEM.vhd:36' bound to instance 'MEM1' of component 'MEM' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:171]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MEM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MEM' (3#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MEM.vhd:46]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/UC.vhd:36' bound to instance 'UC1' of component 'UC' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:179]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/UC.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'UC' (4#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/UC.vhd:51]
INFO: [Synth 8-3491] module 'ID' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/ID.vhd:36' bound to instance 'ID1' of component 'ID' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:181]
INFO: [Synth 8-638] synthesizing module 'ID' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/ID.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ID' (5#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/ID.vhd:51]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MPG.vhd:36' bound to instance 'MPG2' of component 'MPG' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:183]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MPG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MPG' (6#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MPG.vhd:42]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/MPG.vhd:36' bound to instance 'MPG3' of component 'MPG' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:185]
INFO: [Synth 8-3491] module 'display_7segment' declared at 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/SSD.vhd:36' bound to instance 'SSD' of component 'display_7segment' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:187]
INFO: [Synth 8-638] synthesizing module 'display_7segment' [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/SSD.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'display_7segment' (7#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/SSD.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'test_new' (8#1) [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/test_new.vhd:45]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[15]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[14]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[13]
WARNING: [Synth 8-3331] design test_new has unconnected port led[15]
WARNING: [Synth 8-3331] design test_new has unconnected port led[14]
WARNING: [Synth 8-3331] design test_new has unconnected port led[13]
WARNING: [Synth 8-3331] design test_new has unconnected port led[12]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 909.313 ; gain = 306.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 909.313 ; gain = 306.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 909.313 ; gain = 306.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 909.313 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tzeaca Computers/Desktop/lab ac/Basys3_test_env.xdc]
Finished Parsing XDC File [C:/Users/Tzeaca Computers/Desktop/lab ac/Basys3_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tzeaca Computers/Desktop/lab ac/Basys3_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_new_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_new_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 989.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 989.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.srcs/sources_1/new/EX.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              512 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_new 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module IF1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
Module MEM 
Detailed RTL Component Info : 
+---RAMs : 
	              512 Bit         RAMs := 1     
Module UC 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
Module ID 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module display_7segment 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design test_new has unconnected port led[15]
WARNING: [Synth 8-3331] design test_new has unconnected port led[14]
WARNING: [Synth 8-3331] design test_new has unconnected port led[13]
WARNING: [Synth 8-3331] design test_new has unconnected port led[12]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|test_new    | MEM1/MEM_reg     | Implied   | 32 x 16              | RAM32X1S x 16	 | 
|test_new    | ID1/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6	    | 
+------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 989.574 ; gain = 387.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|test_new    | MEM1/MEM_reg     | Implied   | 32 x 16              | RAM32X1S x 16	 | 
|test_new    | ID1/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6	    | 
+------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1019.859 ; gain = 417.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    20|
|3     |LUT1     |     2|
|4     |LUT2     |     8|
|5     |LUT3     |    42|
|6     |LUT4     |    32|
|7     |LUT5     |    66|
|8     |LUT6     |   113|
|9     |RAM32M   |     6|
|10    |RAM32X1S |    16|
|11    |FDRE     |    59|
|12    |IBUF     |     6|
|13    |OBUF     |    23|
|14    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   398|
|2     |  EX1    |EX               |     8|
|3     |  ID1    |ID               |    10|
|4     |  InF    |IF1              |   262|
|5     |  MEM1   |MEM              |    16|
|6     |  MPG2   |MPG              |    29|
|7     |  MPG3   |MPG_0            |     4|
|8     |  SSD    |display_7segment |    34|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1035.680 ; gain = 433.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 1035.680 ; gain = 352.875
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1035.680 ; gain = 433.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1047.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1047.742 ; gain = 742.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1047.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tzeaca Computers/Desktop/lab ac/lab6ID/lab6ID.runs/synth_1/test_new.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_new_utilization_synth.rpt -pb test_new_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 15 17:24:50 2020...
