module IOMSHR(
  input   clock,
  input   reset,
  output  io_req_ready,
  input   io_req_valid,
  input  [39:0] io_req_bits_addr,
  input  [6:0] io_req_bits_tag,
  input  [4:0] io_req_bits_cmd,
  input  [2:0] io_req_bits_typ,
  input   io_req_bits_phys,
  input  [63:0] io_req_bits_data,
  input   io_resp_ready,
  output  io_resp_valid,
  output [39:0] io_resp_bits_addr,
  output [6:0] io_resp_bits_tag,
  output [4:0] io_resp_bits_cmd,
  output [2:0] io_resp_bits_typ,
  output [63:0] io_resp_bits_data,
  output  io_resp_bits_replay,
  output  io_resp_bits_has_data,
  output [63:0] io_resp_bits_data_word_bypass,
  output [63:0] io_resp_bits_store_data,
  input   io_mem_access_ready,
  output  io_mem_access_valid,
  output [2:0] io_mem_access_bits_opcode,
  output [2:0] io_mem_access_bits_param,
  output [3:0] io_mem_access_bits_size,
  output [1:0] io_mem_access_bits_source,
  output [31:0] io_mem_access_bits_address,
  output [15:0] io_mem_access_bits_mask,
  output [127:0] io_mem_access_bits_data,
  input   io_mem_ack_valid,
  input  [2:0] io_mem_ack_bits_opcode,
  input  [1:0] io_mem_ack_bits_param,
  input  [3:0] io_mem_ack_bits_size,
  input  [1:0] io_mem_ack_bits_source,
  input  [3:0] io_mem_ack_bits_sink,
  input  [3:0] io_mem_ack_bits_addr_lo,
  input  [127:0] io_mem_ack_bits_data,
  input   io_mem_ack_bits_error,
  output  io_replay_next
);
  reg [39:0] req_addr;
  reg [63:0] _GEN_21;
  reg [6:0] req_tag;
  reg [31:0] _GEN_22;
  reg [4:0] req_cmd;
  reg [31:0] _GEN_23;
  reg [2:0] req_typ;
  reg [31:0] _GEN_24;
  reg  req_phys;
  reg [31:0] _GEN_25;
  reg [63:0] req_data;
  reg [63:0] _GEN_26;
  wire  req_cmd_sc;
  reg [63:0] grant_word;
  reg [63:0] _GEN_27;
  reg [1:0] state;
  reg [31:0] _GEN_28;
  wire  _T_179;
  wire [1:0] a_size;
  wire  _T_180;
  wire  _T_182;
  wire  _T_185;
  wire [7:0] _T_186;
  wire [15:0] _T_187;
  wire [31:0] _T_188;
  wire [63:0] _T_189;
  wire  _T_191;
  wire [15:0] _T_192;
  wire [31:0] _T_193;
  wire [63:0] _T_194;
  wire  _T_196;
  wire [31:0] _T_197;
  wire [63:0] _T_198;
  wire [63:0] _T_199;
  wire [63:0] _T_200;
  wire [63:0] _T_201;
  wire [127:0] a_data;
  wire [39:0] _T_203;
  wire [40:0] _T_204;
  wire [40:0] _T_206;
  wire [40:0] _T_207;
  wire  _T_209;
  wire [39:0] _T_211;
  wire [40:0] _T_212;
  wire [40:0] _T_214;
  wire [40:0] _T_215;
  wire  _T_217;
  wire [40:0] _T_220;
  wire [40:0] _T_222;
  wire [40:0] _T_223;
  wire  _T_225;
  wire [39:0] _T_227;
  wire [40:0] _T_228;
  wire [40:0] _T_230;
  wire [40:0] _T_231;
  wire  _T_233;
  wire [39:0] _T_235;
  wire [40:0] _T_236;
  wire [40:0] _T_238;
  wire [40:0] _T_239;
  wire  _T_241;
  wire [39:0] _T_243;
  wire [40:0] _T_244;
  wire [40:0] _T_246;
  wire [40:0] _T_247;
  wire  _T_249;
  wire [39:0] _T_251;
  wire [40:0] _T_252;
  wire [40:0] _T_254;
  wire [40:0] _T_255;
  wire  _T_257;
  wire  _T_268_0;
  wire  _T_268_1;
  wire  _T_268_2;
  wire  _T_268_3;
  wire  _T_268_4;
  wire  _T_268_5;
  wire  _T_268_6;
  wire  _T_335;
  wire  _T_336;
  wire  _T_337;
  wire  _T_338;
  wire  _T_339;
  wire  _T_340;
  wire  _T_341;
  wire [2:0] get_opcode;
  wire [2:0] get_param;
  wire [3:0] get_size;
  wire [1:0] get_source;
  wire [31:0] get_address;
  wire [15:0] get_mask;
  wire [127:0] get_data;
  wire [3:0] _T_361;
  wire  _T_366;
  wire  _T_367;
  wire  _T_369;
  wire  _T_371;
  wire  _T_374;
  wire  _T_376;
  wire  _T_377;
  wire  _T_379;
  wire  _T_380;
  wire  _T_381;
  wire  _T_382;
  wire  _T_383;
  wire  _T_384;
  wire  _T_385;
  wire  _T_386;
  wire  _T_387;
  wire  _T_388;
  wire  _T_389;
  wire  _T_390;
  wire  _T_391;
  wire  _T_392;
  wire  _T_393;
  wire  _T_395;
  wire  _T_396;
  wire  _T_397;
  wire  _T_398;
  wire  _T_399;
  wire  _T_400;
  wire  _T_401;
  wire  _T_402;
  wire  _T_403;
  wire  _T_404;
  wire  _T_405;
  wire  _T_406;
  wire  _T_407;
  wire  _T_408;
  wire  _T_409;
  wire  _T_410;
  wire  _T_411;
  wire  _T_412;
  wire  _T_413;
  wire  _T_414;
  wire  _T_415;
  wire  _T_416;
  wire  _T_417;
  wire  _T_418;
  wire  _T_419;
  wire  _T_420;
  wire  _T_421;
  wire  _T_423;
  wire  _T_424;
  wire  _T_425;
  wire  _T_426;
  wire  _T_427;
  wire  _T_428;
  wire  _T_429;
  wire  _T_430;
  wire  _T_431;
  wire  _T_432;
  wire  _T_433;
  wire  _T_434;
  wire  _T_435;
  wire  _T_436;
  wire  _T_437;
  wire  _T_438;
  wire  _T_439;
  wire  _T_440;
  wire  _T_441;
  wire  _T_442;
  wire  _T_443;
  wire  _T_444;
  wire  _T_445;
  wire  _T_446;
  wire  _T_447;
  wire  _T_448;
  wire  _T_449;
  wire  _T_450;
  wire  _T_451;
  wire  _T_452;
  wire  _T_453;
  wire  _T_454;
  wire  _T_455;
  wire  _T_456;
  wire  _T_457;
  wire  _T_458;
  wire  _T_459;
  wire  _T_460;
  wire  _T_461;
  wire  _T_462;
  wire  _T_463;
  wire  _T_464;
  wire  _T_465;
  wire  _T_466;
  wire  _T_467;
  wire  _T_468;
  wire  _T_469;
  wire  _T_470;
  wire  _T_471;
  wire [1:0] _T_472;
  wire [1:0] _T_473;
  wire [3:0] _T_474;
  wire [1:0] _T_475;
  wire [1:0] _T_476;
  wire [3:0] _T_477;
  wire [7:0] _T_478;
  wire [1:0] _T_479;
  wire [1:0] _T_480;
  wire [3:0] _T_481;
  wire [1:0] _T_482;
  wire [1:0] _T_483;
  wire [3:0] _T_484;
  wire [7:0] _T_485;
  wire [15:0] _T_486;
  wire  _T_554_0;
  wire  _T_554_1;
  wire  _T_554_2;
  wire  _T_554_3;
  wire  _T_554_4;
  wire  _T_554_5;
  wire  _T_554_6;
  wire  _T_617;
  wire  _T_618;
  wire  _T_619;
  wire  _T_620;
  wire  _T_621;
  wire  _T_623;
  wire [2:0] put_opcode;
  wire [2:0] put_param;
  wire [3:0] put_size;
  wire [1:0] put_source;
  wire [31:0] put_address;
  wire [15:0] put_mask;
  wire [127:0] put_data;
  wire [2:0] _T_777_opcode;
  wire [2:0] _T_777_param;
  wire [3:0] _T_777_size;
  wire [1:0] _T_777_source;
  wire [31:0] _T_777_address;
  wire [15:0] _T_777_mask;
  wire [127:0] _T_777_data;
  wire  _T_853_0;
  wire  _T_853_1;
  wire  _T_853_2;
  wire  _T_853_3;
  wire  _T_853_4;
  wire  _T_853_5;
  wire  _T_853_6;
  wire  _T_905;
  wire  _T_908;
  wire  _T_910;
  wire [2:0] _T_919_opcode;
  wire [2:0] _T_919_param;
  wire [3:0] _T_919_size;
  wire [1:0] _T_919_source;
  wire [31:0] _T_919_address;
  wire [15:0] _T_919_mask;
  wire [127:0] _T_919_data;
  wire  _T_1124_0;
  wire  _T_1124_1;
  wire  _T_1124_2;
  wire  _T_1124_3;
  wire  _T_1124_4;
  wire  _T_1124_5;
  wire  _T_1124_6;
  wire  _T_1176;
  wire  _T_1179;
  wire  _T_1181;
  wire [2:0] _T_1190_opcode;
  wire [2:0] _T_1190_param;
  wire [3:0] _T_1190_size;
  wire [1:0] _T_1190_source;
  wire [31:0] _T_1190_address;
  wire [15:0] _T_1190_mask;
  wire [127:0] _T_1190_data;
  wire  _T_1395_0;
  wire  _T_1395_1;
  wire  _T_1395_2;
  wire  _T_1395_3;
  wire  _T_1395_4;
  wire  _T_1395_5;
  wire  _T_1395_6;
  wire  _T_1447;
  wire  _T_1450;
  wire  _T_1452;
  wire [2:0] _T_1461_opcode;
  wire [2:0] _T_1461_param;
  wire [3:0] _T_1461_size;
  wire [1:0] _T_1461_source;
  wire [31:0] _T_1461_address;
  wire [15:0] _T_1461_mask;
  wire [127:0] _T_1461_data;
  wire  _T_1666_0;
  wire  _T_1666_1;
  wire  _T_1666_2;
  wire  _T_1666_3;
  wire  _T_1666_4;
  wire  _T_1666_5;
  wire  _T_1666_6;
  wire  _T_1718;
  wire  _T_1721;
  wire  _T_1723;
  wire [2:0] _T_1732_opcode;
  wire [2:0] _T_1732_param;
  wire [3:0] _T_1732_size;
  wire [1:0] _T_1732_source;
  wire [31:0] _T_1732_address;
  wire [15:0] _T_1732_mask;
  wire [127:0] _T_1732_data;
  wire  _T_1937_0;
  wire  _T_1937_1;
  wire  _T_1937_2;
  wire  _T_1937_3;
  wire  _T_1937_4;
  wire  _T_1937_5;
  wire  _T_1937_6;
  wire  _T_1989;
  wire  _T_1992;
  wire  _T_1994;
  wire [2:0] _T_2003_opcode;
  wire [2:0] _T_2003_param;
  wire [3:0] _T_2003_size;
  wire [1:0] _T_2003_source;
  wire [31:0] _T_2003_address;
  wire [15:0] _T_2003_mask;
  wire [127:0] _T_2003_data;
  wire  _T_2208_0;
  wire  _T_2208_1;
  wire  _T_2208_2;
  wire  _T_2208_3;
  wire  _T_2208_4;
  wire  _T_2208_5;
  wire  _T_2208_6;
  wire  _T_2260;
  wire  _T_2263;
  wire  _T_2265;
  wire [2:0] _T_2274_opcode;
  wire [2:0] _T_2274_param;
  wire [3:0] _T_2274_size;
  wire [1:0] _T_2274_source;
  wire [31:0] _T_2274_address;
  wire [15:0] _T_2274_mask;
  wire [127:0] _T_2274_data;
  wire  _T_2479_0;
  wire  _T_2479_1;
  wire  _T_2479_2;
  wire  _T_2479_3;
  wire  _T_2479_4;
  wire  _T_2479_5;
  wire  _T_2479_6;
  wire  _T_2531;
  wire  _T_2534;
  wire  _T_2536;
  wire [2:0] _T_2545_opcode;
  wire [2:0] _T_2545_param;
  wire [3:0] _T_2545_size;
  wire [1:0] _T_2545_source;
  wire [31:0] _T_2545_address;
  wire [15:0] _T_2545_mask;
  wire [127:0] _T_2545_data;
  wire  _T_2750_0;
  wire  _T_2750_1;
  wire  _T_2750_2;
  wire  _T_2750_3;
  wire  _T_2750_4;
  wire  _T_2750_5;
  wire  _T_2750_6;
  wire  _T_2802;
  wire  _T_2805;
  wire  _T_2807;
  wire [2:0] _T_2816_opcode;
  wire [2:0] _T_2816_param;
  wire [3:0] _T_2816_size;
  wire [1:0] _T_2816_source;
  wire [31:0] _T_2816_address;
  wire [15:0] _T_2816_mask;
  wire [127:0] _T_2816_data;
  wire  _T_3021_0;
  wire  _T_3021_1;
  wire  _T_3021_2;
  wire  _T_3021_3;
  wire  _T_3021_4;
  wire  _T_3021_5;
  wire  _T_3021_6;
  wire  _T_3073;
  wire  _T_3076;
  wire  _T_3078;
  wire [2:0] _T_3087_opcode;
  wire [2:0] _T_3087_param;
  wire [3:0] _T_3087_size;
  wire [1:0] _T_3087_source;
  wire [31:0] _T_3087_address;
  wire [15:0] _T_3087_mask;
  wire [127:0] _T_3087_data;
  wire  _T_3224;
  wire [2:0] _T_3225_opcode;
  wire [2:0] _T_3225_param;
  wire [3:0] _T_3225_size;
  wire [1:0] _T_3225_source;
  wire [31:0] _T_3225_address;
  wire [15:0] _T_3225_mask;
  wire [127:0] _T_3225_data;
  wire  _T_3233;
  wire [2:0] _T_3234_opcode;
  wire [2:0] _T_3234_param;
  wire [3:0] _T_3234_size;
  wire [1:0] _T_3234_source;
  wire [31:0] _T_3234_address;
  wire [15:0] _T_3234_mask;
  wire [127:0] _T_3234_data;
  wire  _T_3242;
  wire [2:0] _T_3243_opcode;
  wire [2:0] _T_3243_param;
  wire [3:0] _T_3243_size;
  wire [1:0] _T_3243_source;
  wire [31:0] _T_3243_address;
  wire [15:0] _T_3243_mask;
  wire [127:0] _T_3243_data;
  wire  _T_3251;
  wire [2:0] _T_3252_opcode;
  wire [2:0] _T_3252_param;
  wire [3:0] _T_3252_size;
  wire [1:0] _T_3252_source;
  wire [31:0] _T_3252_address;
  wire [15:0] _T_3252_mask;
  wire [127:0] _T_3252_data;
  wire  _T_3260;
  wire [2:0] _T_3261_opcode;
  wire [2:0] _T_3261_param;
  wire [3:0] _T_3261_size;
  wire [1:0] _T_3261_source;
  wire [31:0] _T_3261_address;
  wire [15:0] _T_3261_mask;
  wire [127:0] _T_3261_data;
  wire  _T_3269;
  wire [2:0] _T_3270_opcode;
  wire [2:0] _T_3270_param;
  wire [3:0] _T_3270_size;
  wire [1:0] _T_3270_source;
  wire [31:0] _T_3270_address;
  wire [15:0] _T_3270_mask;
  wire [127:0] _T_3270_data;
  wire  _T_3278;
  wire [2:0] _T_3279_opcode;
  wire [2:0] _T_3279_param;
  wire [3:0] _T_3279_size;
  wire [1:0] _T_3279_source;
  wire [31:0] _T_3279_address;
  wire [15:0] _T_3279_mask;
  wire [127:0] _T_3279_data;
  wire  _T_3287;
  wire [2:0] _T_3288_opcode;
  wire [2:0] _T_3288_param;
  wire [3:0] _T_3288_size;
  wire [1:0] _T_3288_source;
  wire [31:0] _T_3288_address;
  wire [15:0] _T_3288_mask;
  wire [127:0] _T_3288_data;
  wire  _T_3296;
  wire [2:0] atomics_opcode;
  wire [2:0] atomics_param;
  wire [3:0] atomics_size;
  wire [1:0] atomics_source;
  wire [31:0] atomics_address;
  wire [15:0] atomics_mask;
  wire [127:0] atomics_data;
  wire  _T_3304;
  wire  _T_3305;
  wire  _T_3307;
  wire  _T_3308;
  wire  _T_3310;
  wire  _T_3312;
  wire  _T_3313;
  wire  _T_3316;
  wire  _T_3321;
  wire [2:0] _T_3322_opcode;
  wire [2:0] _T_3322_param;
  wire [3:0] _T_3322_size;
  wire [1:0] _T_3322_source;
  wire [31:0] _T_3322_address;
  wire [15:0] _T_3322_mask;
  wire [127:0] _T_3322_data;
  wire [2:0] _T_3330_opcode;
  wire [2:0] _T_3330_param;
  wire [3:0] _T_3330_size;
  wire [1:0] _T_3330_source;
  wire [31:0] _T_3330_address;
  wire [15:0] _T_3330_mask;
  wire [127:0] _T_3330_data;
  wire  _T_3338;
  wire  _T_3340;
  wire  _T_3341;
  wire  _T_3342;
  wire  _T_3343;
  wire [31:0] _T_3358;
  wire [31:0] _T_3359;
  wire [31:0] _T_3360;
  wire  _T_3368;
  wire  _T_3369;
  wire [31:0] _T_3373;
  wire [31:0] _T_3375;
  wire [63:0] _T_3376;
  wire [15:0] _T_3378;
  wire [15:0] _T_3379;
  wire [15:0] _T_3380;
  wire  _T_3388;
  wire  _T_3389;
  wire [47:0] _T_3393;
  wire [47:0] _T_3394;
  wire [47:0] _T_3395;
  wire [63:0] _T_3396;
  wire [7:0] _T_3398;
  wire [7:0] _T_3399;
  wire [7:0] _T_3400;
  wire [7:0] _T_3404;
  wire  _T_3407;
  wire  _T_3408;
  wire  _T_3409;
  wire [55:0] _T_3413;
  wire [55:0] _T_3414;
  wire [55:0] _T_3415;
  wire [63:0] _T_3416;
  wire [63:0] _GEN_12;
  wire [63:0] _T_3417;
  wire  _T_3419;
  wire [39:0] _GEN_0;
  wire [6:0] _GEN_1;
  wire [4:0] _GEN_2;
  wire [2:0] _GEN_3;
  wire  _GEN_4;
  wire [63:0] _GEN_5;
  wire [1:0] _GEN_6;
  wire  _T_3420;
  wire [1:0] _GEN_7;
  wire  _T_3422;
  wire [6:0] _T_3438;
  wire [127:0] _T_3439;
  wire [63:0] _T_3440;
  wire [63:0] _GEN_8;
  wire [1:0] _GEN_9;
  wire [63:0] _GEN_10;
  wire  _T_3441;
  wire [1:0] _GEN_11;
  reg [63:0] _GEN_13;
  reg [63:0] _GEN_29;
  reg [2:0] _GEN_14;
  reg [31:0] _GEN_30;
  reg [2:0] _GEN_15;
  reg [31:0] _GEN_31;
  reg [3:0] _GEN_16;
  reg [31:0] _GEN_32;
  reg [1:0] _GEN_17;
  reg [31:0] _GEN_33;
  reg [31:0] _GEN_18;
  reg [31:0] _GEN_34;
  reg [15:0] _GEN_19;
  reg [31:0] _GEN_35;
  reg [127:0] _GEN_20;
  reg [127:0] _GEN_36;
  assign io_req_ready = _T_179;
  assign io_resp_valid = _T_3343;
  assign io_resp_bits_addr = req_addr;
  assign io_resp_bits_tag = req_tag;
  assign io_resp_bits_cmd = req_cmd;
  assign io_resp_bits_typ = req_typ;
  assign io_resp_bits_data = _T_3417;
  assign io_resp_bits_replay = 1'h1;
  assign io_resp_bits_has_data = _T_3321;
  assign io_resp_bits_data_word_bypass = _GEN_13;
  assign io_resp_bits_store_data = req_data;
  assign io_mem_access_valid = _T_3304;
  assign io_mem_access_bits_opcode = _T_3330_opcode;
  assign io_mem_access_bits_param = _T_3330_param;
  assign io_mem_access_bits_size = _T_3330_size;
  assign io_mem_access_bits_source = _T_3330_source;
  assign io_mem_access_bits_address = _T_3330_address;
  assign io_mem_access_bits_mask = _T_3330_mask;
  assign io_mem_access_bits_data = _T_3330_data;
  assign io_replay_next = _T_3342;
  assign req_cmd_sc = req_cmd == 5'h7;
  assign _T_179 = state == 2'h0;
  assign a_size = req_typ[1:0];
  assign _T_180 = req_typ[2];
  assign _T_182 = _T_180 == 1'h0;
  assign _T_185 = a_size == 2'h0;
  assign _T_186 = req_data[7:0];
  assign _T_187 = {_T_186,_T_186};
  assign _T_188 = {_T_187,_T_187};
  assign _T_189 = {_T_188,_T_188};
  assign _T_191 = a_size == 2'h1;
  assign _T_192 = req_data[15:0];
  assign _T_193 = {_T_192,_T_192};
  assign _T_194 = {_T_193,_T_193};
  assign _T_196 = a_size == 2'h2;
  assign _T_197 = req_data[31:0];
  assign _T_198 = {_T_197,_T_197};
  assign _T_199 = _T_196 ? _T_198 : req_data;
  assign _T_200 = _T_191 ? _T_194 : _T_199;
  assign _T_201 = _T_185 ? _T_189 : _T_200;
  assign a_data = {_T_201,_T_201};
  assign _T_203 = req_addr ^ 40'hc000000;
  assign _T_204 = {1'b0,$signed(_T_203)};
  assign _T_206 = $signed(_T_204) & $signed(41'shac000000);
  assign _T_207 = $signed(_T_206);
  assign _T_209 = $signed(_T_207) == $signed(41'sh0);
  assign _T_211 = req_addr ^ 40'h20000000;
  assign _T_212 = {1'b0,$signed(_T_211)};
  assign _T_214 = $signed(_T_212) & $signed(41'sha0000000);
  assign _T_215 = $signed(_T_214);
  assign _T_217 = $signed(_T_215) == $signed(41'sh0);
  assign _T_220 = {1'b0,$signed(req_addr)};
  assign _T_222 = $signed(_T_220) & $signed(41'shafff1000);
  assign _T_223 = $signed(_T_222);
  assign _T_225 = $signed(_T_223) == $signed(41'sh0);
  assign _T_227 = req_addr ^ 40'h80000000;
  assign _T_228 = {1'b0,$signed(_T_227)};
  assign _T_230 = $signed(_T_228) & $signed(41'sha0000000);
  assign _T_231 = $signed(_T_230);
  assign _T_233 = $signed(_T_231) == $signed(41'sh0);
  assign _T_235 = req_addr ^ 40'ha000000;
  assign _T_236 = {1'b0,$signed(_T_235)};
  assign _T_238 = $signed(_T_236) & $signed(41'shae000000);
  assign _T_239 = $signed(_T_238);
  assign _T_241 = $signed(_T_239) == $signed(41'sh0);
  assign _T_243 = req_addr ^ 40'h2000000;
  assign _T_244 = {1'b0,$signed(_T_243)};
  assign _T_246 = $signed(_T_244) & $signed(41'shafff0000);
  assign _T_247 = $signed(_T_246);
  assign _T_249 = $signed(_T_247) == $signed(41'sh0);
  assign _T_251 = req_addr ^ 40'h1000;
  assign _T_252 = {1'b0,$signed(_T_251)};
  assign _T_254 = $signed(_T_252) & $signed(41'shafff1000);
  assign _T_255 = $signed(_T_254);
  assign _T_257 = $signed(_T_255) == $signed(41'sh0);
  assign _T_268_0 = _T_209;
  assign _T_268_1 = _T_217;
  assign _T_268_2 = _T_225;
  assign _T_268_3 = _T_233;
  assign _T_268_4 = _T_241;
  assign _T_268_5 = _T_249;
  assign _T_268_6 = _T_257;
  assign _T_335 = _T_268_0 | _T_268_1;
  assign _T_336 = _T_335 | _T_268_2;
  assign _T_337 = _T_336 | _T_268_3;
  assign _T_338 = _T_337 | _T_268_4;
  assign _T_339 = _T_338 | _T_268_5;
  assign _T_340 = _T_339 | _T_268_6;
  assign _T_341 = _T_340;
  assign get_opcode = 3'h4;
  assign get_param = 3'h0;
  assign get_size = {{2'd0}, a_size};
  assign get_source = 2'h2;
  assign get_address = req_addr[31:0];
  assign get_mask = _T_486;
  assign get_data = 128'h0;
  assign _T_361 = 4'h1 << a_size;
  assign _T_366 = _T_361[3];
  assign _T_367 = req_addr[3];
  assign _T_369 = _T_367 == 1'h0;
  assign _T_371 = _T_366 & _T_369;
  assign _T_374 = _T_366 & _T_367;
  assign _T_376 = _T_361[2];
  assign _T_377 = req_addr[2];
  assign _T_379 = _T_377 == 1'h0;
  assign _T_380 = _T_369 & _T_379;
  assign _T_381 = _T_376 & _T_380;
  assign _T_382 = _T_371 | _T_381;
  assign _T_383 = _T_369 & _T_377;
  assign _T_384 = _T_376 & _T_383;
  assign _T_385 = _T_371 | _T_384;
  assign _T_386 = _T_367 & _T_379;
  assign _T_387 = _T_376 & _T_386;
  assign _T_388 = _T_374 | _T_387;
  assign _T_389 = _T_367 & _T_377;
  assign _T_390 = _T_376 & _T_389;
  assign _T_391 = _T_374 | _T_390;
  assign _T_392 = _T_361[1];
  assign _T_393 = req_addr[1];
  assign _T_395 = _T_393 == 1'h0;
  assign _T_396 = _T_380 & _T_395;
  assign _T_397 = _T_392 & _T_396;
  assign _T_398 = _T_382 | _T_397;
  assign _T_399 = _T_380 & _T_393;
  assign _T_400 = _T_392 & _T_399;
  assign _T_401 = _T_382 | _T_400;
  assign _T_402 = _T_383 & _T_395;
  assign _T_403 = _T_392 & _T_402;
  assign _T_404 = _T_385 | _T_403;
  assign _T_405 = _T_383 & _T_393;
  assign _T_406 = _T_392 & _T_405;
  assign _T_407 = _T_385 | _T_406;
  assign _T_408 = _T_386 & _T_395;
  assign _T_409 = _T_392 & _T_408;
  assign _T_410 = _T_388 | _T_409;
  assign _T_411 = _T_386 & _T_393;
  assign _T_412 = _T_392 & _T_411;
  assign _T_413 = _T_388 | _T_412;
  assign _T_414 = _T_389 & _T_395;
  assign _T_415 = _T_392 & _T_414;
  assign _T_416 = _T_391 | _T_415;
  assign _T_417 = _T_389 & _T_393;
  assign _T_418 = _T_392 & _T_417;
  assign _T_419 = _T_391 | _T_418;
  assign _T_420 = _T_361[0];
  assign _T_421 = req_addr[0];
  assign _T_423 = _T_421 == 1'h0;
  assign _T_424 = _T_396 & _T_423;
  assign _T_425 = _T_420 & _T_424;
  assign _T_426 = _T_398 | _T_425;
  assign _T_427 = _T_396 & _T_421;
  assign _T_428 = _T_420 & _T_427;
  assign _T_429 = _T_398 | _T_428;
  assign _T_430 = _T_399 & _T_423;
  assign _T_431 = _T_420 & _T_430;
  assign _T_432 = _T_401 | _T_431;
  assign _T_433 = _T_399 & _T_421;
  assign _T_434 = _T_420 & _T_433;
  assign _T_435 = _T_401 | _T_434;
  assign _T_436 = _T_402 & _T_423;
  assign _T_437 = _T_420 & _T_436;
  assign _T_438 = _T_404 | _T_437;
  assign _T_439 = _T_402 & _T_421;
  assign _T_440 = _T_420 & _T_439;
  assign _T_441 = _T_404 | _T_440;
  assign _T_442 = _T_405 & _T_423;
  assign _T_443 = _T_420 & _T_442;
  assign _T_444 = _T_407 | _T_443;
  assign _T_445 = _T_405 & _T_421;
  assign _T_446 = _T_420 & _T_445;
  assign _T_447 = _T_407 | _T_446;
  assign _T_448 = _T_408 & _T_423;
  assign _T_449 = _T_420 & _T_448;
  assign _T_450 = _T_410 | _T_449;
  assign _T_451 = _T_408 & _T_421;
  assign _T_452 = _T_420 & _T_451;
  assign _T_453 = _T_410 | _T_452;
  assign _T_454 = _T_411 & _T_423;
  assign _T_455 = _T_420 & _T_454;
  assign _T_456 = _T_413 | _T_455;
  assign _T_457 = _T_411 & _T_421;
  assign _T_458 = _T_420 & _T_457;
  assign _T_459 = _T_413 | _T_458;
  assign _T_460 = _T_414 & _T_423;
  assign _T_461 = _T_420 & _T_460;
  assign _T_462 = _T_416 | _T_461;
  assign _T_463 = _T_414 & _T_421;
  assign _T_464 = _T_420 & _T_463;
  assign _T_465 = _T_416 | _T_464;
  assign _T_466 = _T_417 & _T_423;
  assign _T_467 = _T_420 & _T_466;
  assign _T_468 = _T_419 | _T_467;
  assign _T_469 = _T_417 & _T_421;
  assign _T_470 = _T_420 & _T_469;
  assign _T_471 = _T_419 | _T_470;
  assign _T_472 = {_T_429,_T_426};
  assign _T_473 = {_T_435,_T_432};
  assign _T_474 = {_T_473,_T_472};
  assign _T_475 = {_T_441,_T_438};
  assign _T_476 = {_T_447,_T_444};
  assign _T_477 = {_T_476,_T_475};
  assign _T_478 = {_T_477,_T_474};
  assign _T_479 = {_T_453,_T_450};
  assign _T_480 = {_T_459,_T_456};
  assign _T_481 = {_T_480,_T_479};
  assign _T_482 = {_T_465,_T_462};
  assign _T_483 = {_T_471,_T_468};
  assign _T_484 = {_T_483,_T_482};
  assign _T_485 = {_T_484,_T_481};
  assign _T_486 = {_T_485,_T_478};
  assign _T_554_0 = _T_209;
  assign _T_554_1 = _T_217;
  assign _T_554_2 = _T_225;
  assign _T_554_3 = _T_233;
  assign _T_554_4 = _T_241;
  assign _T_554_5 = _T_249;
  assign _T_554_6 = _T_257;
  assign _T_617 = _T_554_0 | _T_554_1;
  assign _T_618 = _T_617 | _T_554_2;
  assign _T_619 = _T_618 | _T_554_3;
  assign _T_620 = _T_619 | _T_554_4;
  assign _T_621 = _T_620 | _T_554_5;
  assign _T_623 = _T_621;
  assign put_opcode = 3'h0;
  assign put_param = 3'h0;
  assign put_size = {{2'd0}, a_size};
  assign put_source = 2'h2;
  assign put_address = req_addr[31:0];
  assign put_mask = _T_486;
  assign put_data = a_data;
  assign _T_777_opcode = _GEN_14;
  assign _T_777_param = _GEN_15;
  assign _T_777_size = _GEN_16;
  assign _T_777_source = _GEN_17;
  assign _T_777_address = _GEN_18;
  assign _T_777_mask = _GEN_19;
  assign _T_777_data = _GEN_20;
  assign _T_853_0 = _T_209;
  assign _T_853_1 = _T_217;
  assign _T_853_2 = _T_225;
  assign _T_853_3 = _T_233;
  assign _T_853_4 = _T_241;
  assign _T_853_5 = _T_249;
  assign _T_853_6 = _T_257;
  assign _T_905 = _T_853_0 | _T_853_2;
  assign _T_908 = _T_905 | _T_853_5;
  assign _T_910 = _T_908;
  assign _T_919_opcode = 3'h3;
  assign _T_919_param = 3'h3;
  assign _T_919_size = {{2'd0}, a_size};
  assign _T_919_source = 2'h2;
  assign _T_919_address = req_addr[31:0];
  assign _T_919_mask = _T_486;
  assign _T_919_data = a_data;
  assign _T_1124_0 = _T_209;
  assign _T_1124_1 = _T_217;
  assign _T_1124_2 = _T_225;
  assign _T_1124_3 = _T_233;
  assign _T_1124_4 = _T_241;
  assign _T_1124_5 = _T_249;
  assign _T_1124_6 = _T_257;
  assign _T_1176 = _T_1124_0 | _T_1124_2;
  assign _T_1179 = _T_1176 | _T_1124_5;
  assign _T_1181 = _T_1179;
  assign _T_1190_opcode = 3'h3;
  assign _T_1190_param = 3'h0;
  assign _T_1190_size = {{2'd0}, a_size};
  assign _T_1190_source = 2'h2;
  assign _T_1190_address = req_addr[31:0];
  assign _T_1190_mask = _T_486;
  assign _T_1190_data = a_data;
  assign _T_1395_0 = _T_209;
  assign _T_1395_1 = _T_217;
  assign _T_1395_2 = _T_225;
  assign _T_1395_3 = _T_233;
  assign _T_1395_4 = _T_241;
  assign _T_1395_5 = _T_249;
  assign _T_1395_6 = _T_257;
  assign _T_1447 = _T_1395_0 | _T_1395_2;
  assign _T_1450 = _T_1447 | _T_1395_5;
  assign _T_1452 = _T_1450;
  assign _T_1461_opcode = 3'h3;
  assign _T_1461_param = 3'h1;
  assign _T_1461_size = {{2'd0}, a_size};
  assign _T_1461_source = 2'h2;
  assign _T_1461_address = req_addr[31:0];
  assign _T_1461_mask = _T_486;
  assign _T_1461_data = a_data;
  assign _T_1666_0 = _T_209;
  assign _T_1666_1 = _T_217;
  assign _T_1666_2 = _T_225;
  assign _T_1666_3 = _T_233;
  assign _T_1666_4 = _T_241;
  assign _T_1666_5 = _T_249;
  assign _T_1666_6 = _T_257;
  assign _T_1718 = _T_1666_0 | _T_1666_2;
  assign _T_1721 = _T_1718 | _T_1666_5;
  assign _T_1723 = _T_1721;
  assign _T_1732_opcode = 3'h3;
  assign _T_1732_param = 3'h2;
  assign _T_1732_size = {{2'd0}, a_size};
  assign _T_1732_source = 2'h2;
  assign _T_1732_address = req_addr[31:0];
  assign _T_1732_mask = _T_486;
  assign _T_1732_data = a_data;
  assign _T_1937_0 = _T_209;
  assign _T_1937_1 = _T_217;
  assign _T_1937_2 = _T_225;
  assign _T_1937_3 = _T_233;
  assign _T_1937_4 = _T_241;
  assign _T_1937_5 = _T_249;
  assign _T_1937_6 = _T_257;
  assign _T_1989 = _T_1937_0 | _T_1937_2;
  assign _T_1992 = _T_1989 | _T_1937_5;
  assign _T_1994 = _T_1992;
  assign _T_2003_opcode = 3'h2;
  assign _T_2003_param = 3'h4;
  assign _T_2003_size = {{2'd0}, a_size};
  assign _T_2003_source = 2'h2;
  assign _T_2003_address = req_addr[31:0];
  assign _T_2003_mask = _T_486;
  assign _T_2003_data = a_data;
  assign _T_2208_0 = _T_209;
  assign _T_2208_1 = _T_217;
  assign _T_2208_2 = _T_225;
  assign _T_2208_3 = _T_233;
  assign _T_2208_4 = _T_241;
  assign _T_2208_5 = _T_249;
  assign _T_2208_6 = _T_257;
  assign _T_2260 = _T_2208_0 | _T_2208_2;
  assign _T_2263 = _T_2260 | _T_2208_5;
  assign _T_2265 = _T_2263;
  assign _T_2274_opcode = 3'h2;
  assign _T_2274_param = 3'h0;
  assign _T_2274_size = {{2'd0}, a_size};
  assign _T_2274_source = 2'h2;
  assign _T_2274_address = req_addr[31:0];
  assign _T_2274_mask = _T_486;
  assign _T_2274_data = a_data;
  assign _T_2479_0 = _T_209;
  assign _T_2479_1 = _T_217;
  assign _T_2479_2 = _T_225;
  assign _T_2479_3 = _T_233;
  assign _T_2479_4 = _T_241;
  assign _T_2479_5 = _T_249;
  assign _T_2479_6 = _T_257;
  assign _T_2531 = _T_2479_0 | _T_2479_2;
  assign _T_2534 = _T_2531 | _T_2479_5;
  assign _T_2536 = _T_2534;
  assign _T_2545_opcode = 3'h2;
  assign _T_2545_param = 3'h1;
  assign _T_2545_size = {{2'd0}, a_size};
  assign _T_2545_source = 2'h2;
  assign _T_2545_address = req_addr[31:0];
  assign _T_2545_mask = _T_486;
  assign _T_2545_data = a_data;
  assign _T_2750_0 = _T_209;
  assign _T_2750_1 = _T_217;
  assign _T_2750_2 = _T_225;
  assign _T_2750_3 = _T_233;
  assign _T_2750_4 = _T_241;
  assign _T_2750_5 = _T_249;
  assign _T_2750_6 = _T_257;
  assign _T_2802 = _T_2750_0 | _T_2750_2;
  assign _T_2805 = _T_2802 | _T_2750_5;
  assign _T_2807 = _T_2805;
  assign _T_2816_opcode = 3'h2;
  assign _T_2816_param = 3'h2;
  assign _T_2816_size = {{2'd0}, a_size};
  assign _T_2816_source = 2'h2;
  assign _T_2816_address = req_addr[31:0];
  assign _T_2816_mask = _T_486;
  assign _T_2816_data = a_data;
  assign _T_3021_0 = _T_209;
  assign _T_3021_1 = _T_217;
  assign _T_3021_2 = _T_225;
  assign _T_3021_3 = _T_233;
  assign _T_3021_4 = _T_241;
  assign _T_3021_5 = _T_249;
  assign _T_3021_6 = _T_257;
  assign _T_3073 = _T_3021_0 | _T_3021_2;
  assign _T_3076 = _T_3073 | _T_3021_5;
  assign _T_3078 = _T_3076;
  assign _T_3087_opcode = 3'h2;
  assign _T_3087_param = 3'h3;
  assign _T_3087_size = {{2'd0}, a_size};
  assign _T_3087_source = 2'h2;
  assign _T_3087_address = req_addr[31:0];
  assign _T_3087_mask = _T_486;
  assign _T_3087_data = a_data;
  assign _T_3224 = 5'hf == req_cmd;
  assign _T_3225_opcode = _T_3224 ? _T_3087_opcode : _T_777_opcode;
  assign _T_3225_param = _T_3224 ? _T_3087_param : _T_777_param;
  assign _T_3225_size = _T_3224 ? _T_3087_size : _T_777_size;
  assign _T_3225_source = _T_3224 ? _T_3087_source : _T_777_source;
  assign _T_3225_address = _T_3224 ? _T_3087_address : _T_777_address;
  assign _T_3225_mask = _T_3224 ? _T_3087_mask : _T_777_mask;
  assign _T_3225_data = _T_3224 ? _T_3087_data : _T_777_data;
  assign _T_3233 = 5'he == req_cmd;
  assign _T_3234_opcode = _T_3233 ? _T_2816_opcode : _T_3225_opcode;
  assign _T_3234_param = _T_3233 ? _T_2816_param : _T_3225_param;
  assign _T_3234_size = _T_3233 ? _T_2816_size : _T_3225_size;
  assign _T_3234_source = _T_3233 ? _T_2816_source : _T_3225_source;
  assign _T_3234_address = _T_3233 ? _T_2816_address : _T_3225_address;
  assign _T_3234_mask = _T_3233 ? _T_2816_mask : _T_3225_mask;
  assign _T_3234_data = _T_3233 ? _T_2816_data : _T_3225_data;
  assign _T_3242 = 5'hd == req_cmd;
  assign _T_3243_opcode = _T_3242 ? _T_2545_opcode : _T_3234_opcode;
  assign _T_3243_param = _T_3242 ? _T_2545_param : _T_3234_param;
  assign _T_3243_size = _T_3242 ? _T_2545_size : _T_3234_size;
  assign _T_3243_source = _T_3242 ? _T_2545_source : _T_3234_source;
  assign _T_3243_address = _T_3242 ? _T_2545_address : _T_3234_address;
  assign _T_3243_mask = _T_3242 ? _T_2545_mask : _T_3234_mask;
  assign _T_3243_data = _T_3242 ? _T_2545_data : _T_3234_data;
  assign _T_3251 = 5'hc == req_cmd;
  assign _T_3252_opcode = _T_3251 ? _T_2274_opcode : _T_3243_opcode;
  assign _T_3252_param = _T_3251 ? _T_2274_param : _T_3243_param;
  assign _T_3252_size = _T_3251 ? _T_2274_size : _T_3243_size;
  assign _T_3252_source = _T_3251 ? _T_2274_source : _T_3243_source;
  assign _T_3252_address = _T_3251 ? _T_2274_address : _T_3243_address;
  assign _T_3252_mask = _T_3251 ? _T_2274_mask : _T_3243_mask;
  assign _T_3252_data = _T_3251 ? _T_2274_data : _T_3243_data;
  assign _T_3260 = 5'h8 == req_cmd;
  assign _T_3261_opcode = _T_3260 ? _T_2003_opcode : _T_3252_opcode;
  assign _T_3261_param = _T_3260 ? _T_2003_param : _T_3252_param;
  assign _T_3261_size = _T_3260 ? _T_2003_size : _T_3252_size;
  assign _T_3261_source = _T_3260 ? _T_2003_source : _T_3252_source;
  assign _T_3261_address = _T_3260 ? _T_2003_address : _T_3252_address;
  assign _T_3261_mask = _T_3260 ? _T_2003_mask : _T_3252_mask;
  assign _T_3261_data = _T_3260 ? _T_2003_data : _T_3252_data;
  assign _T_3269 = 5'hb == req_cmd;
  assign _T_3270_opcode = _T_3269 ? _T_1732_opcode : _T_3261_opcode;
  assign _T_3270_param = _T_3269 ? _T_1732_param : _T_3261_param;
  assign _T_3270_size = _T_3269 ? _T_1732_size : _T_3261_size;
  assign _T_3270_source = _T_3269 ? _T_1732_source : _T_3261_source;
  assign _T_3270_address = _T_3269 ? _T_1732_address : _T_3261_address;
  assign _T_3270_mask = _T_3269 ? _T_1732_mask : _T_3261_mask;
  assign _T_3270_data = _T_3269 ? _T_1732_data : _T_3261_data;
  assign _T_3278 = 5'ha == req_cmd;
  assign _T_3279_opcode = _T_3278 ? _T_1461_opcode : _T_3270_opcode;
  assign _T_3279_param = _T_3278 ? _T_1461_param : _T_3270_param;
  assign _T_3279_size = _T_3278 ? _T_1461_size : _T_3270_size;
  assign _T_3279_source = _T_3278 ? _T_1461_source : _T_3270_source;
  assign _T_3279_address = _T_3278 ? _T_1461_address : _T_3270_address;
  assign _T_3279_mask = _T_3278 ? _T_1461_mask : _T_3270_mask;
  assign _T_3279_data = _T_3278 ? _T_1461_data : _T_3270_data;
  assign _T_3287 = 5'h9 == req_cmd;
  assign _T_3288_opcode = _T_3287 ? _T_1190_opcode : _T_3279_opcode;
  assign _T_3288_param = _T_3287 ? _T_1190_param : _T_3279_param;
  assign _T_3288_size = _T_3287 ? _T_1190_size : _T_3279_size;
  assign _T_3288_source = _T_3287 ? _T_1190_source : _T_3279_source;
  assign _T_3288_address = _T_3287 ? _T_1190_address : _T_3279_address;
  assign _T_3288_mask = _T_3287 ? _T_1190_mask : _T_3279_mask;
  assign _T_3288_data = _T_3287 ? _T_1190_data : _T_3279_data;
  assign _T_3296 = 5'h4 == req_cmd;
  assign atomics_opcode = _T_3296 ? _T_919_opcode : _T_3288_opcode;
  assign atomics_param = _T_3296 ? _T_919_param : _T_3288_param;
  assign atomics_size = _T_3296 ? _T_919_size : _T_3288_size;
  assign atomics_source = _T_3296 ? _T_919_source : _T_3288_source;
  assign atomics_address = _T_3296 ? _T_919_address : _T_3288_address;
  assign atomics_mask = _T_3296 ? _T_919_mask : _T_3288_mask;
  assign atomics_data = _T_3296 ? _T_919_data : _T_3288_data;
  assign _T_3304 = state == 2'h1;
  assign _T_3305 = req_cmd[3];
  assign _T_3307 = req_cmd == 5'h4;
  assign _T_3308 = _T_3305 | _T_3307;
  assign _T_3310 = req_cmd == 5'h0;
  assign _T_3312 = req_cmd == 5'h6;
  assign _T_3313 = _T_3310 | _T_3312;
  assign _T_3316 = _T_3313 | req_cmd_sc;
  assign _T_3321 = _T_3316 | _T_3308;
  assign _T_3322_opcode = _T_3321 ? get_opcode : put_opcode;
  assign _T_3322_param = _T_3321 ? get_param : put_param;
  assign _T_3322_size = _T_3321 ? get_size : put_size;
  assign _T_3322_source = _T_3321 ? get_source : put_source;
  assign _T_3322_address = _T_3321 ? get_address : put_address;
  assign _T_3322_mask = _T_3321 ? get_mask : put_mask;
  assign _T_3322_data = _T_3321 ? get_data : put_data;
  assign _T_3330_opcode = _T_3308 ? atomics_opcode : _T_3322_opcode;
  assign _T_3330_param = _T_3308 ? atomics_param : _T_3322_param;
  assign _T_3330_size = _T_3308 ? atomics_size : _T_3322_size;
  assign _T_3330_source = _T_3308 ? atomics_source : _T_3322_source;
  assign _T_3330_address = _T_3308 ? atomics_address : _T_3322_address;
  assign _T_3330_mask = _T_3308 ? atomics_mask : _T_3322_mask;
  assign _T_3330_data = _T_3308 ? atomics_data : _T_3322_data;
  assign _T_3338 = state == 2'h2;
  assign _T_3340 = io_resp_ready == 1'h0;
  assign _T_3341 = io_resp_valid & _T_3340;
  assign _T_3342 = _T_3338 | _T_3341;
  assign _T_3343 = state == 2'h3;
  assign _T_3358 = grant_word[63:32];
  assign _T_3359 = grant_word[31:0];
  assign _T_3360 = _T_377 ? _T_3358 : _T_3359;
  assign _T_3368 = _T_3360[31];
  assign _T_3369 = _T_182 & _T_3368;
  assign _T_3373 = _T_3369 ? 32'hffffffff : 32'h0;
  assign _T_3375 = _T_196 ? _T_3373 : _T_3358;
  assign _T_3376 = {_T_3375,_T_3360};
  assign _T_3378 = _T_3376[31:16];
  assign _T_3379 = _T_3376[15:0];
  assign _T_3380 = _T_393 ? _T_3378 : _T_3379;
  assign _T_3388 = _T_3380[15];
  assign _T_3389 = _T_182 & _T_3388;
  assign _T_3393 = _T_3389 ? 48'hffffffffffff : 48'h0;
  assign _T_3394 = _T_3376[63:16];
  assign _T_3395 = _T_191 ? _T_3393 : _T_3394;
  assign _T_3396 = {_T_3395,_T_3380};
  assign _T_3398 = _T_3396[15:8];
  assign _T_3399 = _T_3396[7:0];
  assign _T_3400 = _T_421 ? _T_3398 : _T_3399;
  assign _T_3404 = req_cmd_sc ? 8'h0 : _T_3400;
  assign _T_3407 = _T_185 | req_cmd_sc;
  assign _T_3408 = _T_3404[7];
  assign _T_3409 = _T_182 & _T_3408;
  assign _T_3413 = _T_3409 ? 56'hffffffffffffff : 56'h0;
  assign _T_3414 = _T_3396[63:8];
  assign _T_3415 = _T_3407 ? _T_3413 : _T_3414;
  assign _T_3416 = {_T_3415,_T_3404};
  assign _GEN_12 = {{63'd0}, req_cmd_sc};
  assign _T_3417 = _T_3416 | _GEN_12;
  assign _T_3419 = io_req_ready & io_req_valid;
  assign _GEN_0 = _T_3419 ? io_req_bits_addr : req_addr;
  assign _GEN_1 = _T_3419 ? io_req_bits_tag : req_tag;
  assign _GEN_2 = _T_3419 ? io_req_bits_cmd : req_cmd;
  assign _GEN_3 = _T_3419 ? io_req_bits_typ : req_typ;
  assign _GEN_4 = _T_3419 ? io_req_bits_phys : req_phys;
  assign _GEN_5 = _T_3419 ? io_req_bits_data : req_data;
  assign _GEN_6 = _T_3419 ? 2'h1 : state;
  assign _T_3420 = io_mem_access_ready & io_mem_access_valid;
  assign _GEN_7 = _T_3420 ? 2'h2 : _GEN_6;
  assign _T_3422 = _T_3338 & io_mem_ack_valid;
  assign _T_3438 = {_T_367,6'h0};
  assign _T_3439 = io_mem_ack_bits_data >> _T_3438;
  assign _T_3440 = _T_3439[63:0];
  assign _GEN_8 = _T_3321 ? _T_3440 : grant_word;
  assign _GEN_9 = _T_3422 ? 2'h3 : _GEN_7;
  assign _GEN_10 = _T_3422 ? _GEN_8 : grant_word;
  assign _T_3441 = io_resp_ready & io_resp_valid;
  assign _GEN_11 = _T_3441 ? 2'h0 : _GEN_9;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_21 = {2{$random}};
  req_addr = _GEN_21[39:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_22 = {1{$random}};
  req_tag = _GEN_22[6:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_23 = {1{$random}};
  req_cmd = _GEN_23[4:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_24 = {1{$random}};
  req_typ = _GEN_24[2:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_25 = {1{$random}};
  req_phys = _GEN_25[0:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_26 = {2{$random}};
  req_data = _GEN_26[63:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_27 = {2{$random}};
  grant_word = _GEN_27[63:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_28 = {1{$random}};
  state = _GEN_28[1:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_29 = {2{$random}};
  _GEN_13 = _GEN_29[63:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_30 = {1{$random}};
  _GEN_14 = _GEN_30[2:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_31 = {1{$random}};
  _GEN_15 = _GEN_31[2:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_32 = {1{$random}};
  _GEN_16 = _GEN_32[3:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_33 = {1{$random}};
  _GEN_17 = _GEN_33[1:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_34 = {1{$random}};
  _GEN_18 = _GEN_34[31:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_35 = {1{$random}};
  _GEN_19 = _GEN_35[15:0];
  `endif
  `ifdef RANDOMIZE_REG_INIT
  _GEN_36 = {4{$random}};
  _GEN_20 = _GEN_36[127:0];
  `endif
  end
`endif
  always @(posedge clock) begin
    if (_T_3419) begin
      req_addr <= io_req_bits_addr;
    end
    if (_T_3419) begin
      req_tag <= io_req_bits_tag;
    end
    if (_T_3419) begin
      req_cmd <= io_req_bits_cmd;
    end
    if (_T_3419) begin
      req_typ <= io_req_bits_typ;
    end
    if (_T_3419) begin
      req_phys <= io_req_bits_phys;
    end
    if (_T_3419) begin
      req_data <= io_req_bits_data;
    end
    if (_T_3422) begin
      if (_T_3321) begin
        grant_word <= _T_3440;
      end
    end
    if (reset) begin
      state <= 2'h0;
    end else begin
      if (_T_3441) begin
        state <= 2'h0;
      end else begin
        if (_T_3422) begin
          state <= 2'h3;
        end else begin
          if (_T_3420) begin
            state <= 2'h2;
          end else begin
            if (_T_3419) begin
              state <= 2'h1;
            end
          end
        end
      end
    end
  end
endmodule