;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 19, <20
	SLT 260, 30
	DJN -130, 9
	SPL 0, <-2
	CMP -100, -109
	MOV -7, <-20
	SPL -100, -302
	JMN @290, 60
	ADD -100, -109
	CMP #80, @2
	SPL 0, <404
	ADD -100, -139
	ADD 19, <20
	MOV -1, <-20
	ADD -100, -109
	JMZ -100, -139
	SPL -100, -302
	JMZ -100, -109
	DJN 210, 60
	JMN 12, <10
	SPL 3, #30
	ADD @127, 106
	SUB 3, @30
	DJN <121, 106
	JMZ -7, @-20
	SLT -100, -302
	SPL 0, #2
	SPL 0, #2
	SLT -100, -139
	ADD <13, 0
	ADD <13, 0
	MOV <-1, <-20
	SLT 0, -0
	ADD 210, 60
	MOV -8, <-20
	MOV -8, <-20
	ADD 210, 60
	DJN <127, 106
	MOV -1, <-20
	JMP @72, #208
	JMP @72, #208
	SPL 0, <402
	ADD 210, 60
	SPL 0, <402
	ADD 210, 60
	ADD 210, 60
	MOV -7, <-20
