// Seed: 4276707855
module module_0 #(
    parameter id_1  = 32'd72,
    parameter id_10 = 32'd25,
    parameter id_18 = 32'd44,
    parameter id_3  = 32'd90,
    parameter id_4  = 32'd5,
    parameter id_5  = 32'd39,
    parameter id_7  = 32'd54
) (
    _id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6,
    _id_7,
    id_8
);
  output id_8;
  output _id_7;
  input id_6;
  output _id_5;
  input _id_4;
  input _id_3;
  input id_2;
  output _id_1;
  assign id_4[~(sample)] = 1;
  assign id_3 = id_8;
  type_31(
      1, 'b0, 1
  ); type_32(
      "",
      id_2#(
          .id_7(!(id_7)),
          .id_7(1 * id_4 - 1'b0),
          .id_5('h0 - id_8),
          .id_7(id_1),
          .id_3(id_7),
          .id_5(1)
      ),
      id_7 - 1'b0,
      id_5
  );
  reg id_9 (
      .id_0(id_6),
      .id_1(1),
      .id_2(id_2[id_4 : 1]),
      .id_3(1'd0),
      .id_4(1),
      .id_5(id_6),
      .id_6(1),
      .id_7(),
      .id_8(1)
  );
  always @(id_3 or id_4) begin
    id_5 <= id_7[1 : 1'b0];
    id_4 <= {1, 1, id_7[1], 1} ? 1'b0 : 1'd0 == 1;
  end
  logic _id_10;
  assign id_2 = id_9;
  assign id_8 = id_1;
  type_35(
      1, id_7
  );
  assign id_1#(
      .id_10(1),
      .id_2 (1),
      .id_2 (id_5)
  ) = id_10[""];
  logic id_11;
  always @(posedge 1) begin
    id_7 = 1;
  end
  type_37(
      1, id_2, 1'b0
  );
  logic id_12, id_13, id_14, id_15, id_16, id_17, _id_18;
  always @(1 or posedge 1 == id_17) begin
    id_16 = 1'b0;
    id_3 <= 1 - id_5#(.id_7(1));
    id_7 = id_2;
    id_10 <= id_4;
    if (1) begin
      repeat (id_17) begin
        if (!id_4 && 1 == id_17[1'h0])
          if (1)
            if (1) id_14 <= id_10;
            else id_14 <= id_12;
      end
      id_2[1] <= id_13[id_10];
      if ("" || 1'b0) begin
        id_3 = id_9;
        id_1 <= 1;
      end
      id_5 <= id_9;
    end
  end
  type_0 id_19 (
      .id_0(1'b0),
      .id_1(1'b0),
      .id_2(id_6[id_10]),
      .id_3(id_17),
      .id_4(1)
  );
  assign id_4[id_1] = id_7;
  assign id_9 = 1;
  reg id_20 = 1;
  logic id_21 (
      .id_0(1),
      .id_1(1)
  );
  assign id_20 = 1;
  always @(posedge 1) begin
    id_7 <= id_5;
  end
  always @(1 or negedge id_7)
    if (id_17) begin
      id_6[1 : id_5] = id_4;
    end
  assign id_16 = id_9[id_18 : id_3];
  string id_22;
  assign #id_23 id_23 = 1;
  assign id_13 = id_19;
  always @(posedge 1) id_20 <= 1 & id_21;
  logic id_24;
  assign id_19 = id_22;
  type_2 id_25 (
      .id_0 (1'h0),
      .id_1 ("" | id_19[id_10]),
      .id_2 (id_21),
      .id_3 (id_7 == id_22),
      .id_4 (id_12),
      .id_5 (id_6),
      .id_6 (1),
      .id_7 (id_8),
      .id_8 (1 + id_8 == (id_4)),
      .id_9 (1),
      .id_10(1 ^ id_1[id_7-1])
  );
  assign id_5 = "";
  type_42(
      id_17 == 1, id_10, id_1
  );
  logic id_26 = 1;
  logic id_27;
  logic id_28 = 1;
  logic id_29;
  logic id_30;
endmodule
module module_1 (
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    output logic id_11
);
  logic id_12 = id_8;
endmodule
