Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:23:19 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0075        --    0.0487    0.0412    0.0460    0.0022        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0075        --    0.0487    0.0412        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0487 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
                                                                        0.0487 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0487 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0487 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0487 r    0.0475 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0424 r    0.0412 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0429 r    0.0417 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0429 r    0.0417 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_3_/CP
                                                                        0.0429 r    0.0417 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0429 r    0.0417 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0487
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0061    0.0137    0.0146 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0148 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0055    0.0100    0.0248 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0003    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0056    0.0053    0.0099    0.0349 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0002    0.0351 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0193    0.0062    0.0056    0.0407 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0062    0.0006    0.0412 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0090    0.0067    0.0480 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0092    0.0007    0.0487 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0487


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
Latency             : 0.0487
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0061    0.0137    0.0146 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0148 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0055    0.0100    0.0248 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0003    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0056    0.0053    0.0099    0.0349 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0002    0.0351 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0193    0.0062    0.0056    0.0407 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0062    0.0006    0.0412 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0090    0.0067    0.0480 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0092    0.0007    0.0487 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0487


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0487
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0061    0.0137    0.0146 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0148 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0055    0.0100    0.0248 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0003    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0056    0.0053    0.0099    0.0349 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0002    0.0351 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0193    0.0062    0.0056    0.0407 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0062    0.0006    0.0412 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0090    0.0067    0.0480 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0092    0.0007    0.0487 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0487


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0487
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0061    0.0137    0.0146 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0148 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0055    0.0100    0.0248 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0003    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0056    0.0053    0.0099    0.0349 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0002    0.0351 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0193    0.0062    0.0056    0.0407 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0062    0.0006    0.0412 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0090    0.0067    0.0480 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0092    0.0007    0.0487 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0487


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0487
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0061    0.0137    0.0146 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0148 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0055    0.0100    0.0248 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0003    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0056    0.0053    0.0099    0.0349 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0002    0.0351 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0193    0.0062    0.0056    0.0407 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0062    0.0006    0.0412 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0090    0.0067    0.0480 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0092    0.0007    0.0487 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0487


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0412
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0004   -0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0035    0.0101    0.0097 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0035    0.0000    0.0097 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0078    0.0176 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0176 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0035    0.0082    0.0257 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0035    0.0001    0.0258 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0054    0.0047    0.0306 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0054    0.0002    0.0308 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0157    0.0101    0.0409 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0158    0.0003    0.0412 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0412


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0417
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0004   -0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0035    0.0101    0.0097 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0035    0.0000    0.0097 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0078    0.0176 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0176 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0035    0.0082    0.0257 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0035    0.0001    0.0258 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0054    0.0047    0.0306 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0054    0.0002    0.0308 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0157    0.0101    0.0409 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0159    0.0008    0.0417 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0417


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0417
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0004   -0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0035    0.0101    0.0097 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0035    0.0000    0.0097 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0078    0.0176 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0176 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0035    0.0082    0.0257 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0035    0.0001    0.0258 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0054    0.0047    0.0306 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0054    0.0002    0.0308 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0157    0.0101    0.0409 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0158    0.0008    0.0417 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0417


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_3_/CP
Latency             : 0.0417
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0004   -0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0035    0.0101    0.0097 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0035    0.0000    0.0097 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0078    0.0176 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0176 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0035    0.0082    0.0257 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0035    0.0001    0.0258 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0054    0.0047    0.0306 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0054    0.0002    0.0308 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0157    0.0101    0.0409 r
  i_img2_jtag_attn_stat_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)       0.0158    0.0008    0.0417 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0417


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0417
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0004   -0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0035    0.0101    0.0097 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0035    0.0000    0.0097 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0078    0.0176 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0176 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0035    0.0082    0.0257 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0035    0.0001    0.0258 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0054    0.0047    0.0306 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0054    0.0002    0.0308 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0157    0.0101    0.0409 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0159    0.0008    0.0417 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0417


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0150        --    0.0809    0.0659    0.0772    0.0046        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0150        --    0.0809    0.0659        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0809 r    0.0809 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
                                                                        0.0809 r    0.0809 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_45_/CP
                                                                        0.0809 r    0.0809 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0808 r    0.0808 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP
                                                                        0.0808 r    0.0808 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0659 r    0.0659 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0676 f    0.0676 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0678 f    0.0678 f        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0680 r    0.0680 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0680 r    0.0680 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0809
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0092    0.0202    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0012    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0086    0.0160    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0087    0.0012    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0087    0.0163    0.0560 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0087    0.0006    0.0566 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0195    0.0100    0.0089    0.0655 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0107    0.0032    0.0688 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0264    0.0135    0.0087    0.0775 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0158    0.0034    0.0809 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0809


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
Latency             : 0.0809
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0092    0.0202    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0012    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0086    0.0160    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0087    0.0012    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0087    0.0163    0.0560 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0087    0.0006    0.0566 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0195    0.0100    0.0089    0.0655 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0107    0.0032    0.0688 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0264    0.0135    0.0087    0.0775 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0158    0.0034    0.0809 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0809


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_45_/CP
Latency             : 0.0809
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0092    0.0202    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0012    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0086    0.0160    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0087    0.0012    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0087    0.0163    0.0560 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0087    0.0006    0.0566 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0195    0.0100    0.0089    0.0655 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0107    0.0032    0.0688 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0264    0.0135    0.0087    0.0775 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_45_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0158    0.0034    0.0809 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0809


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0808
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0092    0.0202    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0012    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0086    0.0160    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0087    0.0012    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0087    0.0163    0.0560 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0087    0.0006    0.0566 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0195    0.0100    0.0089    0.0655 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0107    0.0032    0.0688 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0264    0.0135    0.0087    0.0775 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0157    0.0034    0.0808 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0808


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP
Latency             : 0.0808
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0092    0.0202    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0012    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0086    0.0160    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0087    0.0012    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0087    0.0163    0.0560 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0087    0.0006    0.0566 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0195    0.0100    0.0089    0.0655 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0107    0.0032    0.0688 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0264    0.0135    0.0087    0.0775 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0157    0.0034    0.0808 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0808


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0659
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0052    0.0151    0.0159 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0052    0.0001    0.0159 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0049    0.0125    0.0284 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0285 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0057    0.0132    0.0417 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0057    0.0004    0.0421 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0093    0.0079    0.0501 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0093    0.0011    0.0512 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0245    0.0133    0.0645 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0254    0.0014    0.0659 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0659


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0676
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0053    0.0136    0.0143 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0144 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0048    0.0119    0.0263 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0048    0.0001    0.0264 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0057    0.0126    0.0390 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0057    0.0004    0.0395 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0045    0.0111    0.0088    0.0482 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0111    0.0011    0.0493 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0252    0.0149    0.0642 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0268    0.0034    0.0676 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0676


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0678
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0053    0.0136    0.0143 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0144 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0048    0.0119    0.0263 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0048    0.0001    0.0264 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0057    0.0126    0.0390 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0057    0.0004    0.0395 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0045    0.0111    0.0088    0.0482 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0111    0.0011    0.0493 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0252    0.0149    0.0642 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)              0.0267    0.0036    0.0678 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0678


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0680
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0052    0.0151    0.0159 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0052    0.0001    0.0159 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0049    0.0125    0.0284 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0285 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0057    0.0132    0.0417 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0057    0.0004    0.0421 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0093    0.0079    0.0501 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0093    0.0011    0.0512 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0245    0.0133    0.0645 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0260    0.0035    0.0680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0680


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0680
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0052    0.0151    0.0159 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0052    0.0001    0.0159 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0049    0.0125    0.0284 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0285 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0057    0.0132    0.0417 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0057    0.0004    0.0421 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0093    0.0079    0.0501 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0093    0.0011    0.0512 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0245    0.0133    0.0645 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0260    0.0035    0.0680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0680


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0095        --    0.0633    0.0537    0.0608    0.0031        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0095        --    0.0633    0.0537        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0633 r    0.0633 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
                                                                        0.0632 r    0.0632 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_45_/CP
                                                                        0.0632 r    0.0632 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0632 r    0.0632 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0632 r    0.0632 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0537 r    0.0537 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0544 f    0.0539 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0545 f    0.0540 f        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0549 r    0.0549 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0549 r    0.0549 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0633
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0077    0.0169    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0077    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0070    0.0128    0.0310 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0007    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0070    0.0129    0.0445 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0070    0.0003    0.0449 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0196    0.0082    0.0072    0.0521 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0017    0.0538 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0267    0.0112    0.0076    0.0614 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0119    0.0018    0.0633 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0633


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
Latency             : 0.0632
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0077    0.0169    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0077    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0070    0.0128    0.0310 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0007    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0070    0.0129    0.0445 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0070    0.0003    0.0449 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0196    0.0082    0.0072    0.0521 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0017    0.0538 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0267    0.0112    0.0076    0.0614 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0018    0.0632 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0632


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_45_/CP
Latency             : 0.0632
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0077    0.0169    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0077    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0070    0.0128    0.0310 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0007    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0070    0.0129    0.0445 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0070    0.0003    0.0449 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0196    0.0082    0.0072    0.0521 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0017    0.0538 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0267    0.0112    0.0076    0.0614 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_45_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0018    0.0632 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0632


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0632
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0077    0.0169    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0077    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0070    0.0128    0.0310 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0007    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0070    0.0129    0.0445 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0070    0.0003    0.0449 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0196    0.0082    0.0072    0.0521 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0017    0.0538 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0267    0.0112    0.0076    0.0614 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0018    0.0632 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0632


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0632
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0077    0.0169    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0077    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0070    0.0128    0.0310 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0007    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0057    0.0070    0.0129    0.0445 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0070    0.0003    0.0449 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0196    0.0082    0.0072    0.0521 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0017    0.0538 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0267    0.0112    0.0076    0.0614 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0018    0.0632 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0632


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0537
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0045    0.0128    0.0132 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0001    0.0133 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0101    0.0234 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0235 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0047    0.0106    0.0341 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0344 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0076    0.0065    0.0408 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0076    0.0006    0.0414 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0197    0.0115    0.0530 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0202    0.0007    0.0537 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0537


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0539
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0001   -0.0001 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0045    0.0111    0.0110 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0001    0.0111 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0098    0.0209 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0209 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0047    0.0103    0.0313 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0315 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0091    0.0072    0.0387 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0091    0.0006    0.0393 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0204    0.0128    0.0521 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0210    0.0018    0.0539 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0539


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0540
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300   -0.0001   -0.0001 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0045    0.0111    0.0110 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0001    0.0111 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0098    0.0209 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0209 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0047    0.0103    0.0313 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0315 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0091    0.0072    0.0387 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0091    0.0006    0.0393 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0255    0.0204    0.0128    0.0521 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)              0.0210    0.0019    0.0540 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0540


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0045    0.0128    0.0132 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0001    0.0133 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0101    0.0234 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0235 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0047    0.0106    0.0341 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0344 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0076    0.0065    0.0408 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0076    0.0006    0.0414 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0197    0.0115    0.0530 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0204    0.0019    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0045    0.0128    0.0132 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0001    0.0133 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0101    0.0234 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0235 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0020    0.0047    0.0106    0.0341 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0344 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0046    0.0076    0.0065    0.0408 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0076    0.0006    0.0414 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0254    0.0197    0.0115    0.0530 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0204    0.0019    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


1
