#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  8 22:53:02 2022
# Process ID: 33672
# Current directory: E:/EE2026_Lab/Assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29212 E:\EE2026_Lab\Assignment2\Assignment2.xpr
# Log file: E:/EE2026_Lab/Assignment2/vivado.log
# Journal file: E:/EE2026_Lab/Assignment2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/EE2026_Lab/Assignment2/Assignment2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation_bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/five_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26bd2ac2abe4466d916cdc7cb460152d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_bits_behav xil_defaultlib.simulation_bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.two_bits_adder
Compiling module xil_defaultlib.five_bits_adder
Compiling module xil_defaultlib.seven_bits_adder
Compiling module xil_defaultlib.simulation_bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_bits_behav -key {Behavioral:sim_1:Functional:simulation_bits} -tclbatch {simulation_bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simulation_bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 931.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation_bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/five_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26bd2ac2abe4466d916cdc7cb460152d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_bits_behav xil_defaultlib.simulation_bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.two_bits_adder
Compiling module xil_defaultlib.five_bits_adder
Compiling module xil_defaultlib.seven_bits_adder
Compiling module xil_defaultlib.simulation_bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_bits_behav -key {Behavioral:sim_1:Functional:simulation_bits} -tclbatch {simulation_bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simulation_bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 942.395 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 942.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation_bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/five_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26bd2ac2abe4466d916cdc7cb460152d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_bits_behav xil_defaultlib.simulation_bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port S1 on this module [E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v:37]
ERROR: [VRFC 10-2063] Module <two_bits_adder> not found while processing module instance <fc0> [E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v:35]
ERROR: [VRFC 10-2063] Module <five_bits_adder> not found while processing module instance <fc1> [E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation_bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/five_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26bd2ac2abe4466d916cdc7cb460152d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_bits_behav xil_defaultlib.simulation_bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.two_bits_adder
Compiling module xil_defaultlib.five_bits_adder
Compiling module xil_defaultlib.seven_bits_adder
Compiling module xil_defaultlib.simulation_bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_bits_behav -key {Behavioral:sim_1:Functional:simulation_bits} -tclbatch {simulation_bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simulation_bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 967.469 ; gain = 8.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  8 22:56:25 2022...
