{"Charles R. Moore": [0, ["Microarchitecture in the system-level integration era", ["Charles R. Moore"], "https://doi.org/10.1109/MICRO.2008.4771772", 0, "micro", 2008]], "David E. Shaw": [0, ["Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins", ["David E. Shaw"], "https://doi.org/10.1109/MICRO.2008.4771773", 0, "micro", 2008]], "Andreas Moshovos": [0, ["Temporal instruction fetch streaming", ["Michael Ferdman", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2008.4771774", 10, "micro", 2008]], "Mateo Valero": [0, ["A distributed processor state management architecture for large-window processors", ["Isidro Gonzalez", "Marco Galluzzi", "Alexander V. Veidenbaum", "Marco A. Ramirez", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2008.4771775", 12, "micro", 2008]], "Kathryn S. McKinley": [0, ["Strategies for mapping dataflow blocks to distributed hardware", ["Behnam Robatmili", "Katherine E. Coons", "Doug Burger", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2008.4771776", 12, "micro", 2008]], "Mikko H. Lipasti": [0, ["Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence", ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2008.4771777", 12, "micro", 2008]], "Milo M. K. Martin": [0, ["Token tenure: PATCHing token counting using directory-based cache coherence", ["Arun Raghavan", "Colin Blundell", "Milo M. K. Martin"], "https://doi.org/10.1109/MICRO.2008.4771778", 12, "micro", 2008]], "Tor M. Aamodt": [0, ["Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs", ["Xi E. Chen", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2008.4771779", 12, "micro", 2008]], "Parthasarathy Ranganathan": [0, ["Implementing high availability memory with a duplication cache", ["Nidhi Aggarwal", "James E. Smith", "Kewal K. Saluja", "Norman P. Jouppi", "Parthasarathy Ranganathan"], "https://doi.org/10.1109/MICRO.2008.4771780", 12, "micro", 2008]], "Ruby B. Lee": [5.7683184895296336e-09, ["A novel cache architecture with enhanced performance and security", ["Zhenghong Wang", "Ruby B. Lee"], "https://doi.org/10.1109/MICRO.2008.4771781", 11, "micro", 2008]], "Timothy Sherwood": [0, ["A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags", ["Mohit Tiwari", "Banit Agrawal", "Shashidhar Mysore", "Jonathan Valamehr", "Timothy Sherwood"], "https://doi.org/10.1109/MICRO.2008.4771782", 12, "micro", 2008]], "Hsien-Hsin S. Lee": [3.710788010202748e-09, ["SHARK: Architectural support for autonomic protection against stealth by rootkit exploits", ["Vikas R. Vasisht", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2008.4771783", 11, "micro", 2008]], "Seth Pettie": [0, ["Testudo: Heavyweight security analysis via statistical sampling", ["Joseph L. Greathouse", "Ilya Wagner", "David A. Ramos", "Gautam Bhatnagar", "Todd M. Austin", "Valeria Bertacco", "Seth Pettie"], "https://doi.org/10.1109/MICRO.2008.4771784", 12, "micro", 2008]], "Josep Torrellas": [0, ["Facelift: Hiding and slowing down aging in multicores", ["Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2008.4771785", 12, "micro", 2008], ["EVAL: Utilizing processors with variation-induced timing errors", ["Smruti R. Sarangi", "Brian Greskamp", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2008.4771810", 12, "micro", 2008]], "Scott A. Mahlke": [0, ["The StageNet fabric for constructing resilient multicore systems", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason A. Blome", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2008.4771786", 11, "micro", 2008]], "Krisztian Flautner": [0, ["From SODA to scotch: The evolution of a wireless baseband processor", ["Mark Woh", "Yuan Lin", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Richard Bruce", "Danny Kershaw", "Alastair Reid", "Mladen Wilder", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2008.4771787", 12, "micro", 2008], ["Reconfigurable energy efficient near threshold cache architectures", ["Ronald G. Dreslinski", "Gregory K. Chen", "Trevor N. Mudge", "David T. Blaauw", "Dennis Sylvester", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2008.4771813", 12, "micro", 2008]], "Sanjay J. Patel": [0, ["Tradeoffs in designing accelerator architectures for visual computing", ["Aqeel Mahesri", "Daniel R. Johnson", "Neal Clayton Crago", "Sanjay J. Patel"], "https://doi.org/10.1109/MICRO.2008.4771788", 12, "micro", 2008]], "William R. Mark": [0, ["Toward a multicore architecture for real-time ray-tracing", ["Venkatraman Govindaraju", "Peter Djeu", "Karthikeyan Sankaralingam", "Mary K. Vernon", "William R. Mark"], "https://doi.org/10.1109/MICRO.2008.4771789", 12, "micro", 2008]], "Robert P. Dick": [0, ["Power to the people: Leveraging human physiological traits to control microprocessor frequency", ["Alex Shye", "Yan Pan", "Benjamin Scholbrock", "J. Scott Miller", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick"], "https://doi.org/10.1109/MICRO.2008.4771790", 12, "micro", 2008]], "Yale N. Patt": [0, ["Prefetch-Aware DRAM Controllers", ["Chang Joo Lee", "Onur Mutlu", "Veynu Narasiman", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2008.4771791", 10, "micro", 2008]], "Zhichun Zhu": [0, ["Mini-rank: Adaptive DRAM architecture for improving memory power efficiency", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Eugene Gorbatov", "Howard David", "Zhichun Zhu"], "https://doi.org/10.1109/MICRO.2008.4771792", 12, "micro", 2008]], "Doug Burger": [0, ["Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency", ["Haiming Liu", "Michael Ferdman", "Jaehyuk Huh", "Doug Burger"], "https://doi.org/10.1109/MICRO.2008.4771793", 12, "micro", 2008], ["Low-power, high-performance analog neural branch prediction", ["Renee St. Amant", "Daniel A. Jimenez", "Doug Burger"], "https://doi.org/10.1109/MICRO.2008.4771812", 12, "micro", 2008]], "Mark D. Hill": [0, ["Notary: Hardware techniques to enhance signatures", ["Luke Yen", "Stark C. Draper", "Mark D. Hill"], "https://doi.org/10.1109/MICRO.2008.4771794", 12, "micro", 2008]], "Emmett Witchel": [0, ["Dependence-aware transactional memory for increased concurrency", ["Hany E. Ramadan", "Christopher J. Rossbach", "Emmett Witchel"], "https://doi.org/10.1109/MICRO.2008.4771795", 12, "micro", 2008]], "Michael Stumm": [0, ["Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer", ["Livio Soares", "David K. Tam", "Michael Stumm"], "https://doi.org/10.1109/MICRO.2008.4771796", 12, "micro", 2008]], "David M. Brooks": [0, ["CPR: Composable performance regression for scalable multiprocessor models", ["Benjamin C. Lee", "Jamison D. Collins", "Hong Wang", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2008.4771797", 12, "micro", 2008]], "Todd M. Austin": [0, ["Online design bug detection: RTL analysis, flexible mechanisms, and evaluation", ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2008.4771798", 12, "micro", 2008]], "Mark Horowitz": [0, ["Verification of chip multiprocessor memory systems using a relaxed scoreboard", ["Ofer Shacham", "Megan Wachs", "Alex Solomatnikov", "Amin Firoozshahian", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2008.4771799", 12, "micro", 2008]], "Michael C. Huang": [0, ["A performance-correctness explicitly-decoupled architecture", ["Alok Garg", "Michael C. Huang"], "https://doi.org/10.1109/MICRO.2008.4771800", 12, "micro", 2008]], "Jose F. Martinez": [0, ["Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach", ["Ramazan Bitirgen", "Engin Ipek", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2008.4771801", 12, "micro", 2008]], "Rajiv Gupta": [0, ["Copy or Discard execution model for speculative parallelization on multicores", ["Chen Tian", "Min Feng", "Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2008.4771802", 12, "micro", 2008]], "Niraj K. Jha": [0, ["Token flow control", ["Amit Kumar", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/MICRO.2008.4771803", 12, "micro", 2008]], "Eun Jung Kim": [0.9897301346063614, ["Adaptive data compression for high-performance low-power on-chip networks", ["Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1109/MICRO.2008.4771804", 10, "micro", 2008]], "Mark Hummel": [0, ["Efficient unicast and multicast support for CMPs", ["Samuel Rodrigo", "Jose Flich", "Jose Duato", "Mark Hummel"], "https://doi.org/10.1109/MICRO.2008.4771805", 12, "micro", 2008]], "Sai-Wang Tam": [0, ["Power reduction of CMP communication networks via RF-interconnects", ["M.-C. Frank Chang", "Jason Cong", "Adam Kaplan", "Chunyue Liu", "Mishali Naik", "Jagannath Premkumar", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/MICRO.2008.4771806", 12, "micro", 2008]], "Alok N. Choudhary": [0, ["Evaluating the effects of cache redundancy on profit", ["Abhishek Das", "Berkin Ozisikyilmaz", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "https://doi.org/10.1109/MICRO.2008.4771807", 11, "micro", 2008]], "Jose A. B. Fortes": [0, ["NBTI tolerant microarchitecture design in the presence of process variation", ["Xin Fu", "Tao Li", "Jose A. B. Fortes"], "https://doi.org/10.1109/MICRO.2008.4771808", 12, "micro", 2008]], "T. N. Vijaykumar": [0, ["Shapeshifter: Dynamically changing pipeline width and speed to address process variations", ["Eric Chun", "Zeshan Chishti", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2008.4771809", 12, "micro", 2008]], "Tao Li": [0, ["Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology", ["Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/MICRO.2008.4771811", 12, "micro", 2008]]}