# catch {
#     if {$trdb_all ne ""} {
#	foreach inst $trdb_all {
#	    add wave -group [file tail $inst] $inst/*
#	}
#     }
# } err

# if {$err ne ""} {
#     puts "\[TCL\]: Suppressed error: $err"
# }

# add fc
set rvcores [find instances -recursive -bydu riscv_core* -nodu]
set fpuprivate [find instances -recursive -bydu fpu_private]
set tb_top [find instances -recursive -bydu tb_top -nod]
set mm_ram [find instances -recursive -bydu mm_ram -nod]
set dp_ram [find instances -recursive -bydu dp_ram -nod]

#set rvcores ""
#set fpuprivate ""
#set tb_top ""
#set mm_ram ""
#set dp_ram ""


if {$tb_top ne ""} {
    foreach inst $tb_top {
	add wave -group [file tail $inst] $inst/*
    }
}

if {$mm_ram ne ""} {
    foreach inst $mm_ram {
	add wave -group [file tail $inst] $inst/*
    }
}

if {$dp_ram ne ""} {
    foreach inst $dp_ram {
	add wave -group [file tail $inst] $inst/*
    }
}

if {$rvcores ne ""} {
  set rvprefetch [find instances -recursive -bydu riscv_prefetch_L0_buffer -nodu]

  add wave -group "Core"                                     $rvcores/*
  add wave -group "IF Stage" -group "Hwlp Ctrl"              $rvcores/if_stage_i/hwloop_controller_i/*
  if {$rvprefetch ne ""} {
    add wave -group "IF Stage" -group "Prefetch" -group "L0"   $rvcores/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/*
    add wave -group "IF Stage" -group "Prefetch"               $rvcores/if_stage_i/prefetch_128_prefetch_buffer_i/*
#  } {
#    add wave -group "IF Stage" -group "Prefetch" -group "FIFO" $rvcores/if_stage_i/prefetch_32/prefetch_buffer_i/fifo_i/*
#    add wave -group "IF Stage" -group "Prefetch"               $rvcores/if_stage_i/prefetch_32/prefetch_buffer_i/*
  }
  add wave -group "IF Stage"                                 $rvcores/if_stage_i/*
  add wave -group "ID Stage"                                 $rvcores/id_stage_i/*


quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_1__31_ , mem_1__30_ , mem_1__29_ , mem_1__28_ , mem_1__27_ , mem_1__26_ , mem_1__25_ , mem_1__24_ , mem_1__23_ , mem_1__22_ , mem_1__21_ , mem_1__20_ , mem_1__19_ , mem_1__18_ , mem_1__17_ , mem_1__16_ , mem_1__15_ , mem_1__14_ , mem_1__13_ , mem_1__12_ , mem_1__11_ , mem_1__10_ , mem_1__9_ , mem_1__8_ , mem_1__7_ , mem_1__6_ , mem_1__5_ , mem_1__4_ , mem_1__3_ , mem_1__2_ , mem_1__1_ , mem_1__0_ }} gpr1
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_2__31_ , mem_2__30_ , mem_2__29_ , mem_2__28_ , mem_2__27_ , mem_2__26_ , mem_2__25_ , mem_2__24_ , mem_2__23_ , mem_2__22_ , mem_2__21_ , mem_2__20_ , mem_2__19_ , mem_2__18_ , mem_2__17_ , mem_2__16_ , mem_2__15_ , mem_2__14_ , mem_2__13_ , mem_2__12_ , mem_2__11_ , mem_2__10_ , mem_2__9_ , mem_2__8_ , mem_2__7_ , mem_2__6_ , mem_2__5_ , mem_2__4_ , mem_2__3_ , 2 {mem_2__2_ } , mem_2__0_ }} gpr2
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_3__31_ , mem_3__30_ , mem_3__29_ , mem_3__28_ , mem_3__27_ , mem_3__26_ , mem_3__25_ , mem_3__24_ , mem_3__23_ , mem_3__22_ , mem_3__21_ , mem_3__20_ , mem_3__19_ , mem_3__18_ , mem_3__17_ , mem_3__16_ , mem_3__15_ , mem_3__14_ , mem_3__13_ , mem_3__12_ , mem_3__11_ , mem_3__10_ , mem_3__9_ , mem_3__8_ , mem_3__7_ , mem_3__6_ , mem_3__5_ , mem_3__4_ , mem_3__3_ , mem_3__2_ , mem_3__3_ , mem_3__0_ }} gpr3
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_4__31_ , mem_4__30_ , mem_4__29_ , mem_4__28_ , mem_4__27_ , mem_4__26_ , mem_4__25_ , mem_4__24_ , mem_4__23_ , mem_4__22_ , mem_4__21_ , mem_4__20_ , mem_4__19_ , mem_4__18_ , mem_4__17_ , mem_4__16_ , mem_4__15_ , mem_4__14_ , mem_4__13_ , mem_4__12_ , mem_4__11_ , mem_4__10_ , mem_4__9_ , mem_4__8_ , mem_4__7_ , mem_4__6_ , mem_4__5_ , mem_4__4_ , mem_4__3_ , mem_4__2_ , mem_4__4_ , mem_4__0_ }} gpr4
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_5__31_ , mem_5__30_ , mem_5__29_ , mem_5__28_ , mem_5__27_ , mem_5__26_ , mem_5__25_ , mem_5__24_ , mem_5__23_ , mem_5__22_ , mem_5__21_ , mem_5__20_ , mem_5__19_ , mem_5__18_ , mem_5__17_ , mem_5__16_ , mem_5__15_ , mem_5__14_ , mem_5__13_ , mem_5__12_ , mem_5__11_ , mem_5__10_ , mem_5__9_ , mem_5__8_ , mem_5__7_ , mem_5__6_ , mem_5__5_ , mem_5__4_ , mem_5__3_ , mem_5__2_ , mem_5__5_ , mem_5__0_ }} gpr5
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_6__31_ , mem_6__30_ , mem_6__29_ , mem_6__28_ , mem_6__27_ , mem_6__26_ , mem_6__25_ , mem_6__24_ , mem_6__23_ , mem_6__22_ , mem_6__21_ , mem_6__20_ , mem_6__19_ , mem_6__18_ , mem_6__17_ , mem_6__16_ , mem_6__15_ , mem_6__14_ , mem_6__13_ , mem_6__12_ , mem_6__11_ , mem_6__10_ , mem_6__9_ , mem_6__8_ , mem_6__7_ , mem_6__6_ , mem_6__5_ , mem_6__4_ , mem_6__3_ , mem_6__2_ , mem_6__6_ , mem_6__0_ }} gpr6
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_7__31_ , mem_7__30_ , mem_7__29_ , mem_7__28_ , mem_7__27_ , mem_7__26_ , mem_7__25_ , mem_7__24_ , mem_7__23_ , mem_7__22_ , mem_7__21_ , mem_7__20_ , mem_7__19_ , mem_7__18_ , mem_7__17_ , mem_7__16_ , mem_7__15_ , mem_7__14_ , mem_7__13_ , mem_7__12_ , mem_7__11_ , mem_7__10_ , mem_7__9_ , mem_7__8_ , mem_7__7_ , mem_7__6_ , mem_7__5_ , mem_7__4_ , mem_7__3_ , mem_7__2_ , mem_7__7_ , mem_7__0_ }} gpr7
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_8__31_ , mem_8__30_ , mem_8__29_ , mem_8__28_ , mem_8__27_ , mem_8__26_ , mem_8__25_ , mem_8__24_ , mem_8__23_ , mem_8__22_ , mem_8__21_ , mem_8__20_ , mem_8__19_ , mem_8__18_ , mem_8__17_ , mem_8__16_ , mem_8__15_ , mem_8__14_ , mem_8__13_ , mem_8__12_ , mem_8__11_ , mem_8__10_ , mem_8__9_ , mem_8__8_ , mem_8__7_ , mem_8__6_ , mem_8__5_ , mem_8__4_ , mem_8__3_ , mem_8__2_ , mem_8__8_ , mem_8__0_ }} gpr8
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_9__31_ , mem_9__30_ , mem_9__29_ , mem_9__28_ , mem_9__27_ , mem_9__26_ , mem_9__25_ , mem_9__24_ , mem_9__23_ , mem_9__22_ , mem_9__21_ , mem_9__20_ , mem_9__19_ , mem_9__18_ , mem_9__17_ , mem_9__16_ , mem_9__15_ , mem_9__14_ , mem_9__13_ , mem_9__12_ , mem_9__11_ , mem_9__10_ , mem_9__9_ , mem_9__8_ , mem_9__7_ , mem_9__6_ , mem_9__5_ , mem_9__4_ , mem_9__3_ , mem_9__2_ , mem_9__9_ , mem_9__0_ }} gpr9
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_10__31_ , mem_10__30_ , mem_10__29_ , mem_10__28_ , mem_10__27_ , mem_10__26_ , mem_10__25_ , mem_10__24_ , mem_10__23_ , mem_10__22_ , mem_10__21_ , mem_10__20_ , mem_10__19_ , mem_10__18_ , mem_10__17_ , mem_10__16_ , mem_10__15_ , mem_10__14_ , mem_10__13_ , mem_10__12_ , mem_10__11_ , mem_10__10_ , mem_10__9_ , mem_10__8_ , mem_10__7_ , mem_10__6_ , mem_10__5_ , mem_10__4_ , mem_10__3_ , mem_10__2_ , mem_10__10_ , mem_10__0_ }} gpr10
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_11__31_ , mem_11__30_ , mem_11__29_ , mem_11__28_ , mem_11__27_ , mem_11__26_ , mem_11__25_ , mem_11__24_ , mem_11__23_ , mem_11__22_ , mem_11__21_ , mem_11__20_ , mem_11__19_ , mem_11__18_ , mem_11__17_ , mem_11__16_ , mem_11__15_ , mem_11__14_ , mem_11__13_ , mem_11__12_ , mem_11__11_ , mem_11__10_ , mem_11__9_ , mem_11__8_ , mem_11__7_ , mem_11__6_ , mem_11__5_ , mem_11__4_ , mem_11__3_ , mem_11__2_ , mem_11__11_ , mem_11__0_ }} gpr11
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_12__31_ , mem_12__30_ , mem_12__29_ , mem_12__28_ , mem_12__27_ , mem_12__26_ , mem_12__25_ , mem_12__24_ , mem_12__23_ , mem_12__22_ , mem_12__21_ , mem_12__20_ , mem_12__19_ , mem_12__18_ , mem_12__17_ , mem_12__16_ , mem_12__15_ , mem_12__14_ , mem_12__13_ , mem_12__12_ , mem_12__11_ , mem_12__10_ , mem_12__9_ , mem_12__8_ , mem_12__7_ , mem_12__6_ , mem_12__5_ , mem_12__4_ , mem_12__3_ , mem_12__2_ , mem_12__12_ , mem_12__0_ }} gpr12
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_13__31_ , mem_13__30_ , mem_13__29_ , mem_13__28_ , mem_13__27_ , mem_13__26_ , mem_13__25_ , mem_13__24_ , mem_13__23_ , mem_13__22_ , mem_13__21_ , mem_13__20_ , mem_13__19_ , mem_13__18_ , mem_13__17_ , mem_13__16_ , mem_13__15_ , mem_13__14_ , mem_13__13_ , mem_13__12_ , mem_13__11_ , mem_13__10_ , mem_13__9_ , mem_13__8_ , mem_13__7_ , mem_13__6_ , mem_13__5_ , mem_13__4_ , mem_13__3_ , mem_13__2_ , mem_13__13_ , mem_13__0_ }} gpr13
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_14__31_ , mem_14__30_ , mem_14__29_ , mem_14__28_ , mem_14__27_ , mem_14__26_ , mem_14__25_ , mem_14__24_ , mem_14__23_ , mem_14__22_ , mem_14__21_ , mem_14__20_ , mem_14__19_ , mem_14__18_ , mem_14__17_ , mem_14__16_ , mem_14__15_ , mem_14__14_ , mem_14__13_ , mem_14__12_ , mem_14__11_ , mem_14__10_ , mem_14__9_ , mem_14__8_ , mem_14__7_ , mem_14__6_ , mem_14__5_ , mem_14__4_ , mem_14__3_ , mem_14__2_ , mem_14__14_ , mem_14__0_ }} gpr14
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_15__31_ , mem_15__30_ , mem_15__29_ , mem_15__28_ , mem_15__27_ , mem_15__26_ , mem_15__25_ , mem_15__24_ , mem_15__23_ , mem_15__22_ , mem_15__21_ , mem_15__20_ , mem_15__19_ , mem_15__18_ , mem_15__17_ , mem_15__16_ , mem_15__15_ , mem_15__14_ , mem_15__13_ , mem_15__12_ , mem_15__11_ , mem_15__10_ , mem_15__9_ , mem_15__8_ , mem_15__7_ , mem_15__6_ , mem_15__5_ , mem_15__4_ , mem_15__3_ , mem_15__2_ , mem_15__15_ , mem_15__0_ }} gpr15
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_16__31_ , mem_16__30_ , mem_16__29_ , mem_16__28_ , mem_16__27_ , mem_16__26_ , mem_16__25_ , mem_16__24_ , mem_16__23_ , mem_16__22_ , mem_16__21_ , mem_16__20_ , mem_16__19_ , mem_16__18_ , mem_16__17_ , mem_16__16_ , mem_16__15_ , mem_16__14_ , mem_16__13_ , mem_16__12_ , mem_16__11_ , mem_16__10_ , mem_16__9_ , mem_16__8_ , mem_16__7_ , mem_16__6_ , mem_16__5_ , mem_16__4_ , mem_16__3_ , mem_16__2_ , mem_16__16_ , mem_16__0_ }} gpr16
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_17__31_ , mem_17__30_ , mem_17__29_ , mem_17__28_ , mem_17__27_ , mem_17__26_ , mem_17__25_ , mem_17__24_ , mem_17__23_ , mem_17__22_ , mem_17__21_ , mem_17__20_ , mem_17__19_ , mem_17__18_ , mem_17__17_ , mem_17__16_ , mem_17__15_ , mem_17__14_ , mem_17__13_ , mem_17__12_ , mem_17__11_ , mem_17__10_ , mem_17__9_ , mem_17__8_ , mem_17__7_ , mem_17__6_ , mem_17__5_ , mem_17__4_ , mem_17__3_ , mem_17__2_ , mem_17__17_ , mem_17__0_ }} gpr17
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_18__31_ , mem_18__30_ , mem_18__29_ , mem_18__28_ , mem_18__27_ , mem_18__26_ , mem_18__25_ , mem_18__24_ , mem_18__23_ , mem_18__22_ , mem_18__21_ , mem_18__20_ , mem_18__19_ , mem_18__18_ , mem_18__17_ , mem_18__16_ , mem_18__15_ , mem_18__14_ , mem_18__13_ , mem_18__12_ , mem_18__11_ , mem_18__10_ , mem_18__9_ , mem_18__8_ , mem_18__7_ , mem_18__6_ , mem_18__5_ , mem_18__4_ , mem_18__3_ , mem_18__2_ , mem_18__18_ , mem_18__0_ }} gpr18
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_19__31_ , mem_19__30_ , mem_19__29_ , mem_19__28_ , mem_19__27_ , mem_19__26_ , mem_19__25_ , mem_19__24_ , mem_19__23_ , mem_19__22_ , mem_19__21_ , mem_19__20_ , mem_19__19_ , mem_19__18_ , mem_19__17_ , mem_19__16_ , mem_19__15_ , mem_19__14_ , mem_19__13_ , mem_19__12_ , mem_19__11_ , mem_19__10_ , mem_19__9_ , mem_19__8_ , mem_19__7_ , mem_19__6_ , mem_19__5_ , mem_19__4_ , mem_19__3_ , mem_19__2_ , mem_19__19_ , mem_19__0_ }} gpr19
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_20__31_ , mem_20__30_ , mem_20__29_ , mem_20__28_ , mem_20__27_ , mem_20__26_ , mem_20__25_ , mem_20__24_ , mem_20__23_ , mem_20__22_ , mem_20__21_ , mem_20__20_ , mem_20__19_ , mem_20__18_ , mem_20__17_ , mem_20__16_ , mem_20__15_ , mem_20__14_ , mem_20__13_ , mem_20__12_ , mem_20__11_ , mem_20__10_ , mem_20__9_ , mem_20__8_ , mem_20__7_ , mem_20__6_ , mem_20__5_ , mem_20__4_ , mem_20__3_ , mem_20__2_ , mem_20__20_ , mem_20__0_ }} gpr20
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_21__31_ , mem_21__30_ , mem_21__29_ , mem_21__28_ , mem_21__27_ , mem_21__26_ , mem_21__25_ , mem_21__24_ , mem_21__23_ , mem_21__22_ , mem_21__21_ , mem_21__20_ , mem_21__19_ , mem_21__18_ , mem_21__17_ , mem_21__16_ , mem_21__15_ , mem_21__14_ , mem_21__13_ , mem_21__12_ , mem_21__11_ , mem_21__10_ , mem_21__9_ , mem_21__8_ , mem_21__7_ , mem_21__6_ , mem_21__5_ , mem_21__4_ , mem_21__3_ , mem_21__2_ , mem_21__21_ , mem_21__0_ }} gpr21
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_22__31_ , mem_22__30_ , mem_22__29_ , mem_22__28_ , mem_22__27_ , mem_22__26_ , mem_22__25_ , mem_22__24_ , mem_22__23_ , mem_22__22_ , mem_22__21_ , mem_22__20_ , mem_22__19_ , mem_22__18_ , mem_22__17_ , mem_22__16_ , mem_22__15_ , mem_22__14_ , mem_22__13_ , mem_22__12_ , mem_22__11_ , mem_22__10_ , mem_22__9_ , mem_22__8_ , mem_22__7_ , mem_22__6_ , mem_22__5_ , mem_22__4_ , mem_22__3_ , mem_22__2_ , mem_22__22_ , mem_22__0_ }} gpr22
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_23__31_ , mem_23__30_ , mem_23__29_ , mem_23__28_ , mem_23__27_ , mem_23__26_ , mem_23__25_ , mem_23__24_ , mem_23__23_ , mem_23__22_ , mem_23__21_ , mem_23__20_ , mem_23__19_ , mem_23__18_ , mem_23__17_ , mem_23__16_ , mem_23__15_ , mem_23__14_ , mem_23__13_ , mem_23__12_ , mem_23__11_ , mem_23__10_ , mem_23__9_ , mem_23__8_ , mem_23__7_ , mem_23__6_ , mem_23__5_ , mem_23__4_ , mem_23__3_ , mem_23__2_ , mem_23__23_ , mem_23__0_ }} gpr23
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_24__31_ , mem_24__30_ , mem_24__29_ , mem_24__28_ , mem_24__27_ , mem_24__26_ , mem_24__25_ , mem_24__24_ , mem_24__23_ , mem_24__22_ , mem_24__21_ , mem_24__20_ , mem_24__19_ , mem_24__18_ , mem_24__17_ , mem_24__16_ , mem_24__15_ , mem_24__14_ , mem_24__13_ , mem_24__12_ , mem_24__11_ , mem_24__10_ , mem_24__9_ , mem_24__8_ , mem_24__7_ , mem_24__6_ , mem_24__5_ , mem_24__4_ , mem_24__3_ , mem_24__2_ , mem_24__24_ , mem_24__0_ }} gpr24
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_25__31_ , mem_25__30_ , mem_25__29_ , mem_25__28_ , mem_25__27_ , mem_25__26_ , mem_25__25_ , mem_25__24_ , mem_25__23_ , mem_25__22_ , mem_25__21_ , mem_25__20_ , mem_25__19_ , mem_25__18_ , mem_25__17_ , mem_25__16_ , mem_25__15_ , mem_25__14_ , mem_25__13_ , mem_25__12_ , mem_25__11_ , mem_25__10_ , mem_25__9_ , mem_25__8_ , mem_25__7_ , mem_25__6_ , mem_25__5_ , mem_25__4_ , mem_25__3_ , mem_25__2_ , mem_25__25_ , mem_25__0_ }} gpr25
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_26__31_ , mem_26__30_ , mem_26__29_ , mem_26__28_ , mem_26__27_ , mem_26__26_ , mem_26__25_ , mem_26__24_ , mem_26__23_ , mem_26__22_ , mem_26__21_ , mem_26__20_ , mem_26__19_ , mem_26__18_ , mem_26__17_ , mem_26__16_ , mem_26__15_ , mem_26__14_ , mem_26__13_ , mem_26__12_ , mem_26__11_ , mem_26__10_ , mem_26__9_ , mem_26__8_ , mem_26__7_ , mem_26__6_ , mem_26__5_ , mem_26__4_ , mem_26__3_ , mem_26__2_ , mem_26__26_ , mem_26__0_ }} gpr26
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_27__31_ , mem_27__30_ , mem_27__29_ , mem_27__28_ , mem_27__27_ , mem_27__26_ , mem_27__25_ , mem_27__24_ , mem_27__23_ , mem_27__22_ , mem_27__21_ , mem_27__20_ , mem_27__19_ , mem_27__18_ , mem_27__17_ , mem_27__16_ , mem_27__15_ , mem_27__14_ , mem_27__13_ , mem_27__12_ , mem_27__11_ , mem_27__10_ , mem_27__9_ , mem_27__8_ , mem_27__7_ , mem_27__6_ , mem_27__5_ , mem_27__4_ , mem_27__3_ , mem_27__2_ , mem_27__27_ , mem_27__0_ }} gpr27
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_28__31_ , mem_28__30_ , mem_28__29_ , mem_28__28_ , mem_28__27_ , mem_28__26_ , mem_28__25_ , mem_28__24_ , mem_28__23_ , mem_28__22_ , mem_28__21_ , mem_28__20_ , mem_28__19_ , mem_28__18_ , mem_28__17_ , mem_28__16_ , mem_28__15_ , mem_28__14_ , mem_28__13_ , mem_28__12_ , mem_28__11_ , mem_28__10_ , mem_28__9_ , mem_28__8_ , mem_28__7_ , mem_28__6_ , mem_28__5_ , mem_28__4_ , mem_28__3_ , mem_28__2_ , mem_28__28_ , mem_28__0_ }} gpr28
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_29__31_ , mem_29__30_ , mem_29__29_ , mem_29__28_ , mem_29__27_ , mem_29__26_ , mem_29__25_ , mem_29__24_ , mem_29__23_ , mem_29__22_ , mem_29__21_ , mem_29__20_ , mem_29__19_ , mem_29__18_ , mem_29__17_ , mem_29__16_ , mem_29__15_ , mem_29__14_ , mem_29__13_ , mem_29__12_ , mem_29__11_ , mem_29__10_ , mem_29__9_ , mem_29__8_ , mem_29__7_ , mem_29__6_ , mem_29__5_ , mem_29__4_ , mem_29__3_ , mem_29__2_ , mem_29__29_ , mem_29__0_ }} gpr29
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_30__31_ , mem_30__30_ , mem_30__29_ , mem_30__28_ , mem_30__27_ , mem_30__26_ , mem_30__25_ , mem_30__24_ , mem_30__23_ , mem_30__22_ , mem_30__21_ , mem_30__20_ , mem_30__19_ , mem_30__18_ , mem_30__17_ , mem_30__16_ , mem_30__15_ , mem_30__14_ , mem_30__13_ , mem_30__12_ , mem_30__11_ , mem_30__10_ , mem_30__9_ , mem_30__8_ , mem_30__7_ , mem_30__6_ , mem_30__5_ , mem_30__4_ , mem_30__3_ , mem_30__2_ , mem_30__30_ , mem_30__0_ }} gpr30
quietly virtual signal -install /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i { (context /tb_top/riscv_wrapper_i/riscv_core_i/id_stage_i/registers_i/riscv_register_file_i )&{mem_31__31_ , mem_31__30_ , mem_31__29_ , mem_31__28_ , mem_31__27_ , mem_31__26_ , mem_31__25_ , mem_31__24_ , mem_31__23_ , mem_31__22_ , mem_31__21_ , mem_31__20_ , mem_31__19_ , mem_31__18_ , mem_31__17_ , mem_31__16_ , mem_31__15_ , mem_31__14_ , mem_31__13_ , mem_31__12_ , mem_31__11_ , mem_31__10_ , mem_31__9_ , mem_31__8_ , mem_31__7_ , mem_31__6_ , mem_31__5_ , mem_31__4_ , mem_31__3_ , mem_31__2_ , mem_31__31_ , mem_31__0_ }} gpr31

  add wave -noupdate -group RF $rvcores/id_stage_i/registers_i/riscv_register_file_i/gpr*
#  add wave -group "RF"                                       $rvcores/id_stage_i/registers_i/riscv_register_file_i/mem
#  add wave -group "RF_FP"                                    $rvcores/id_stage_i/registers_i/riscv_register_file_i/mem_fp
  add wave -group "Decoder"                                  $rvcores/id_stage_i/decoder_i/*
  add wave -group "Controller"                               $rvcores/id_stage_i/controller_i/*
  add wave -group "Int Ctrl"                                 $rvcores/id_stage_i/int_controller_i/*
  add wave -group "Hwloop Regs"                              $rvcores/id_stage_i/hwloop_regs_i/*
  add wave -group "EX Stage" -group "ALU"                    $rvcores/ex_stage_i/alu_i/*
  add wave -group "EX Stage" -group "ALU_DIV"                $rvcores/ex_stage_i/alu_i/int_div_div_i/*
  add wave -group "EX Stage" -group "MUL"                    $rvcores/ex_stage_i/mult_i/*
  if {$fpuprivate ne ""} {
    add wave -group "EX Stage" -group "APU_DISP"             $rvcores/ex_stage_i/genblk1/apu_disp_i/*
    add wave -group "EX Stage" -group "FPU"                  $rvcores/ex_stage_i/genblk1/genblk1/fpu_i/*
  }
  add wave -group "EX Stage"                                 $rvcores/ex_stage_i/*
  add wave -group "LSU"                                      $rvcores/load_store_unit_i/*
  add wave -group "CSR"                                      $rvcores/cs_registers_i/*
}

configure wave -namecolwidth  250
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -timelineunits ns
