// Seed: 4146401771
module module_0 (
    output uwire id_0,
    input wire id_1,
    output tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    output wire id_5,
    output tri0 id_6,
    input wor id_7,
    output wand id_8,
    input tri0 id_9,
    output tri id_10,
    input uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14,
    input wand id_15,
    output supply0 id_16,
    input wor id_17,
    output wand id_18,
    input tri0 id_19,
    input supply1 id_20
);
  assign id_18 = 1;
  assign id_13 = {1'b0, 1'b0};
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1
);
  supply1 id_3 = 1'd0;
  module_0(
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign id_0 = id_1;
  assign id_0 = 1'b0;
  wire id_4;
endmodule
