Time resolution is 1 ps
Reset=x, State=    , det_add=x, write_enb_reg=x, full_state=z, lfd_state=x, busy=x, ld_state=x, laf_state=x, rst_int_reg=x, low_packet_valid=x
Reset=0, State=    , det_add=x, write_enb_reg=x, full_state=z, lfd_state=x, busy=x, ld_state=x, laf_state=x, rst_int_reg=x, low_packet_valid=x
Reset=0, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=x
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= LFD, det_add=0, write_enb_reg=0, full_state=z, lfd_state=1, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= WTE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=0, ld_state=1, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= CPE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= LAF, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=1, low_packet_valid=0
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=0, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= LFD, det_add=0, write_enb_reg=0, full_state=z, lfd_state=1, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= WTE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=0, ld_state=1, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State=  LP, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= FFS, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=1, rst_int_reg=0, low_packet_valid=0
Reset=1, State= FFS, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=1, rst_int_reg=0, low_packet_valid=1
Reset=1, State= CPE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=1, State= LAF, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=1, low_packet_valid=1
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=0, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=1, State= LFD, det_add=0, write_enb_reg=0, full_state=z, lfd_state=1, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=1, State= WTE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=0, ld_state=1, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=1, State=  LP, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=1
Reset=1, State= FFS, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=1, rst_int_reg=0, low_packet_valid=1
Reset=1, State= FFS, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=1, rst_int_reg=0, low_packet_valid=0
Reset=1, State= WTE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=0, ld_state=1, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= CPE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= LAF, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=1, low_packet_valid=0
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=0, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= LFD, det_add=0, write_enb_reg=0, full_state=z, lfd_state=1, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= WTE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=0, ld_state=1, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= CPE, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= LAF, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=1, low_packet_valid=0
Reset=1, State=  LP, det_add=0, write_enb_reg=0, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State= FFS, det_add=0, write_enb_reg=1, full_state=z, lfd_state=0, busy=1, ld_state=0, laf_state=1, rst_int_reg=0, low_packet_valid=0
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=0, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
Reset=1, State=  DA, det_add=1, write_enb_reg=0, full_state=z, lfd_state=0, busy=0, ld_state=0, laf_state=0, rst_int_reg=0, low_packet_valid=0
