// Seed: 246551147
program module_0 (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input supply1 id_7
);
  id_9(
      1'b0, id_1
  );
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    input  wand  id_2,
    output logic id_3,
    input  wand  id_4,
    output tri   id_5,
    input  wand  id_6,
    input  wor   id_7,
    inout  wand  id_8,
    output logic id_9,
    input  logic id_10,
    input  tri   id_11,
    output uwire id_12,
    input  logic id_13,
    input  wor   id_14,
    input  wand  id_15,
    output uwire id_16
);
  wire id_18, id_19;
  initial id_3 <= id_13;
  always id_9 <= id_10;
  wand id_20 = 1, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
  assign id_30 = 1;
  wire id_32, id_33, id_34;
  assign id_28 = -1;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_0,
      id_14,
      id_14,
      id_8,
      id_15,
      id_14
  );
endmodule
