{"sha": "66248623022d259e2f9f15c1a26e78c591286b1c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjYyNDg2MjMwMjJkMjU5ZTJmOWYxNWMxYTI2ZTc4YzU5MTI4NmIxYw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:21:39Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:21:39Z"}, "message": "i386: Emulate MMX umulv1siv1di3 with SSE2\n\nEmulate MMX umulv1siv1di3 with SSE2.  Only SSE register source operand\nis allowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (sse2_umulv1siv1di3): Add SSE emulation\n\tsupport.\n\t(*sse2_umulv1siv1di3): Add SSE2 emulation.\n\nFrom-SVN: r271239", "tree": {"sha": "fd0ac55a2ffe70a44966059ce41d092938d9f595", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fd0ac55a2ffe70a44966059ce41d092938d9f595"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/66248623022d259e2f9f15c1a26e78c591286b1c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66248623022d259e2f9f15c1a26e78c591286b1c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66248623022d259e2f9f15c1a26e78c591286b1c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66248623022d259e2f9f15c1a26e78c591286b1c/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2ed7ae1641c2e3c96f7ca4f7c940399793408921", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ed7ae1641c2e3c96f7ca4f7c940399793408921", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ed7ae1641c2e3c96f7ca4f7c940399793408921"}], "stats": {"total": 33, "additions": 23, "deletions": 10}, "files": [{"sha": "2170b2f218840c1fb6137bba3e7c327658bec73f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66248623022d259e2f9f15c1a26e78c591286b1c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66248623022d259e2f9f15c1a26e78c591286b1c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=66248623022d259e2f9f15c1a26e78c591286b1c", "patch": "@@ -1,3 +1,10 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (sse2_umulv1siv1di3): Add SSE emulation\n+\tsupport.\n+\t(*sse2_umulv1siv1di3): Add SSE2 emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "6504ebb17ef15ede367f83eb5078308f4b776231", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 16, "deletions": 10, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66248623022d259e2f9f15c1a26e78c591286b1c/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66248623022d259e2f9f15c1a26e78c591286b1c/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=66248623022d259e2f9f15c1a26e78c591286b1c", "patch": "@@ -930,30 +930,36 @@\n         (mult:V1DI\n \t  (zero_extend:V1DI\n \t    (vec_select:V1SI\n-\t      (match_operand:V2SI 1 \"nonimmediate_operand\")\n+\t      (match_operand:V2SI 1 \"register_mmxmem_operand\")\n \t      (parallel [(const_int 0)])))\n \t  (zero_extend:V1DI\n \t    (vec_select:V1SI\n-\t      (match_operand:V2SI 2 \"nonimmediate_operand\")\n+\t      (match_operand:V2SI 2 \"register_mmxmem_operand\")\n \t      (parallel [(const_int 0)])))))]\n-  \"TARGET_SSE2\"\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSE2\"\n   \"ix86_fixup_binary_operands_no_copy (MULT, V2SImode, operands);\")\n \n (define_insn \"*sse2_umulv1siv1di3\"\n-  [(set (match_operand:V1DI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V1DI 0 \"register_operand\" \"=y,x,Yv\")\n         (mult:V1DI\n \t  (zero_extend:V1DI\n \t    (vec_select:V1SI\n-\t      (match_operand:V2SI 1 \"nonimmediate_operand\" \"%0\")\n+\t      (match_operand:V2SI 1 \"register_mmxmem_operand\" \"%0,0,Yv\")\n \t      (parallel [(const_int 0)])))\n \t  (zero_extend:V1DI\n \t    (vec_select:V1SI\n-\t      (match_operand:V2SI 2 \"nonimmediate_operand\" \"ym\")\n+\t      (match_operand:V2SI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")\n \t      (parallel [(const_int 0)])))))]\n-  \"TARGET_SSE2 && ix86_binary_operator_ok (MULT, V2SImode, operands)\"\n-  \"pmuludq\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"mmxmul\")\n-   (set_attr \"mode\" \"DI\")])\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && TARGET_SSE2\n+   && ix86_binary_operator_ok (MULT, V2SImode, operands)\"\n+  \"@\n+   pmuludq\\t{%2, %0|%0, %2}\n+   pmuludq\\t{%2, %0|%0, %2}\n+   vpmuludq\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"mmxmul,ssemul,ssemul\")\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_expand \"mmx_<code>v4hi3\"\n   [(set (match_operand:V4HI 0 \"register_operand\")"}]}