

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17'
================================================================
* Date:           Mon May 20 14:16:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_17  |        8|        8|         6|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    135|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|     691|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     691|    419|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U64  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_1_fu_392_p2  |         +|   0|  0|  55|          48|          48|
    |add_ln1347_fu_370_p2    |         +|   0|  0|  55|          48|          48|
    |add_ln82_fu_285_p2      |         +|   0|  0|  11|           3|           1|
    |icmp_ln82_fu_279_p2     |      icmp|   0|  0|   9|           3|           4|
    |or_ln1271_fu_307_p2     |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 135|         106|         104|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_x_init_V_0_load_256_phi_fu_229_p8  |  14|          3|   32|         96|
    |ap_phi_mux_x_init_V_1_load_258_phi_fu_216_p8  |  14|          3|   32|         96|
    |ap_phi_mux_x_init_V_2_load_260_phi_fu_203_p8  |  14|          3|   32|         96|
    |ap_phi_mux_x_init_V_3_load_262_phi_fu_190_p8  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_2                          |   9|          2|    3|          6|
    |ap_sig_allocacmp_x_init_V_0_load_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_init_V_1_load_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_init_V_2_load_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_init_V_3_load_1            |   9|          2|   32|         64|
    |i_fu_78                                       |   9|          2|    3|          6|
    |x_init_V_0_load_2_fu_82                       |   9|          2|   32|         64|
    |x_init_V_0_o                                  |   9|          2|   32|         64|
    |x_init_V_1_load_2_fu_86                       |   9|          2|   32|         64|
    |x_init_V_1_o                                  |   9|          2|   32|         64|
    |x_init_V_2_load_2_fu_90                       |   9|          2|   32|         64|
    |x_init_V_2_o                                  |   9|          2|   32|         64|
    |x_init_V_3_load_2_fu_94                       |   9|          2|   32|         64|
    |x_init_V_3_o                                  |   9|          2|   32|         64|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 200|         44|  520|       1168|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |K_V_load_1_reg_550                |  32|   0|   32|          0|
    |K_V_load_reg_540                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |empty_reg_516                     |   2|   0|    2|          0|
    |i_fu_78                           |   3|   0|    3|          0|
    |icmp_ln82_reg_521                 |   1|   0|    1|          0|
    |mul_ln1273_1_reg_593              |  48|   0|   48|          0|
    |mul_ln1273_reg_555                |  48|   0|   48|          0|
    |sext_ln1273_9_cast_reg_511        |  48|   0|   48|          0|
    |shl_ln1271_reg_525                |   2|   0|    3|          1|
    |tmp_s_reg_598                     |  32|   0|   32|          0|
    |x_init_V_0_load_1_reg_565         |  32|   0|   32|          0|
    |x_init_V_0_load_2_fu_82           |  32|   0|   32|          0|
    |x_init_V_1_load_1_reg_572         |  32|   0|   32|          0|
    |x_init_V_1_load_2_fu_86           |  32|   0|   32|          0|
    |x_init_V_2_load_1_reg_579         |  32|   0|   32|          0|
    |x_init_V_2_load_2_fu_90           |  32|   0|   32|          0|
    |x_init_V_3_load_1_reg_586         |  32|   0|   32|          0|
    |x_init_V_3_load_2_fu_94           |  32|   0|   32|          0|
    |y_V_1_0257_cast_cast_reg_506      |  48|   0|   48|          0|
    |empty_reg_516                     |  64|  32|    2|          0|
    |icmp_ln82_reg_521                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 691|  64|  567|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_din0             |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_din1             |  out|   33|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_dout0            |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_ce               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_din0             |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_din1             |  out|   33|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_dout0            |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_ce               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|x_init_V_3_load               |   in|   32|     ap_none|                              x_init_V_3_load|        scalar|
|x_init_V_2_load               |   in|   32|     ap_none|                              x_init_V_2_load|        scalar|
|x_init_V_1_load               |   in|   32|     ap_none|                              x_init_V_1_load|        scalar|
|x_init_V_0_load               |   in|   32|     ap_none|                              x_init_V_0_load|        scalar|
|K_V_address0                  |  out|    3|   ap_memory|                                          K_V|         array|
|K_V_ce0                       |  out|    1|   ap_memory|                                          K_V|         array|
|K_V_q0                        |   in|   32|   ap_memory|                                          K_V|         array|
|K_V_address1                  |  out|    3|   ap_memory|                                          K_V|         array|
|K_V_ce1                       |  out|    1|   ap_memory|                                          K_V|         array|
|K_V_q1                        |   in|   32|   ap_memory|                                          K_V|         array|
|sext_ln1273_9                 |   in|   32|     ap_none|                                sext_ln1273_9|        scalar|
|y_V_1_0257_cast               |   in|   32|     ap_none|                              y_V_1_0257_cast|        scalar|
|x_init_V_3_load_2_out         |  out|   32|      ap_vld|                        x_init_V_3_load_2_out|       pointer|
|x_init_V_3_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_3_load_2_out|       pointer|
|x_init_V_2_load_2_out         |  out|   32|      ap_vld|                        x_init_V_2_load_2_out|       pointer|
|x_init_V_2_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_2_load_2_out|       pointer|
|x_init_V_1_load_2_out         |  out|   32|      ap_vld|                        x_init_V_1_load_2_out|       pointer|
|x_init_V_1_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_1_load_2_out|       pointer|
|x_init_V_0_load_2_out         |  out|   32|      ap_vld|                        x_init_V_0_load_2_out|       pointer|
|x_init_V_0_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_0_load_2_out|       pointer|
|x_init_V_0_i                  |   in|   32|     ap_ovld|                                   x_init_V_0|       pointer|
|x_init_V_0_o                  |  out|   32|     ap_ovld|                                   x_init_V_0|       pointer|
|x_init_V_0_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_0|       pointer|
|x_init_V_1_i                  |   in|   32|     ap_ovld|                                   x_init_V_1|       pointer|
|x_init_V_1_o                  |  out|   32|     ap_ovld|                                   x_init_V_1|       pointer|
|x_init_V_1_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_1|       pointer|
|x_init_V_2_i                  |   in|   32|     ap_ovld|                                   x_init_V_2|       pointer|
|x_init_V_2_o                  |  out|   32|     ap_ovld|                                   x_init_V_2|       pointer|
|x_init_V_2_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_2|       pointer|
|x_init_V_3_i                  |   in|   32|     ap_ovld|                                   x_init_V_3|       pointer|
|x_init_V_3_o                  |  out|   32|     ap_ovld|                                   x_init_V_3|       pointer|
|x_init_V_3_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_3|       pointer|
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_init_V_0_load_2 = alloca i32 1"   --->   Operation 10 'alloca' 'x_init_V_0_load_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_init_V_1_load_2 = alloca i32 1"   --->   Operation 11 'alloca' 'x_init_V_1_load_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_init_V_2_load_2 = alloca i32 1"   --->   Operation 12 'alloca' 'x_init_V_2_load_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_init_V_3_load_2 = alloca i32 1"   --->   Operation 13 'alloca' 'x_init_V_3_load_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y_V_1_0257_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_V_1_0257_cast"   --->   Operation 14 'read' 'y_V_1_0257_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1273_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1273_9"   --->   Operation 15 'read' 'sext_ln1273_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_init_V_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_0_load"   --->   Operation 16 'read' 'x_init_V_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_init_V_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_1_load"   --->   Operation 17 'read' 'x_init_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_init_V_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_2_load"   --->   Operation 18 'read' 'x_init_V_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_init_V_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_3_load"   --->   Operation 19 'read' 'x_init_V_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_V_1_0257_cast_cast = sext i32 %y_V_1_0257_cast_read"   --->   Operation 20 'sext' 'y_V_1_0257_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1273_9_cast = sext i32 %sext_ln1273_9_read"   --->   Operation 21 'sext' 'sext_ln1273_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_init_V_3_load_read, i32 %x_init_V_3_load_2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_init_V_2_load_read, i32 %x_init_V_2_load_2"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_init_V_1_load_read, i32 %x_init_V_1_load_2"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_init_V_0_load_read, i32 %x_init_V_0_load_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body322.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i"   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i3 %i_2"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln82 = icmp_eq  i3 %i_2, i3 4" [kalman_hls/kalman.cpp:82]   --->   Operation 31 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %i_2, i3 1" [kalman_hls/kalman.cpp:82]   --->   Operation 33 'add' 'add_ln82' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.body322.i.split, void %for.body366.i.preheader.exitStub" [kalman_hls/kalman.cpp:82]   --->   Operation 34 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1271 = shl i3 %i_2, i3 1"   --->   Operation 35 'shl' 'shl_ln1271' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i3 %shl_ln1271"   --->   Operation 36 'zext' 'zext_ln1271' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%K_V_addr_1 = getelementptr i32 %K_V, i64 0, i64 %zext_ln1271"   --->   Operation 37 'getelementptr' 'K_V_addr_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%K_V_load = load i3 %K_V_addr_1"   --->   Operation 38 'load' 'K_V_load' <Predicate = (!icmp_ln82)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 39 [1/1] (0.95ns)   --->   "%switch_ln837 = switch i2 %empty, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2"   --->   Operation 39 'switch' 'switch_ln837' <Predicate = (!icmp_ln82)> <Delay = 0.95>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln82 = store i3 %add_ln82, i3 %i" [kalman_hls/kalman.cpp:82]   --->   Operation 40 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln1271 = or i3 %shl_ln1271, i3 1"   --->   Operation 41 'or' 'or_ln1271' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i3 %or_ln1271"   --->   Operation 42 'zext' 'zext_ln1271_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%K_V_addr = getelementptr i32 %K_V, i64 0, i64 %zext_ln1271_1"   --->   Operation 43 'getelementptr' 'K_V_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%K_V_load = load i3 %K_V_addr_1"   --->   Operation 44 'load' 'K_V_load' <Predicate = (!icmp_ln82)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%K_V_load_1 = load i3 %K_V_addr"   --->   Operation 45 'load' 'K_V_load_1' <Predicate = (!icmp_ln82)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %K_V_load"   --->   Operation 46 'sext' 'sext_ln1273' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (6.91ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273_9_cast, i48 %sext_ln1273"   --->   Operation 47 'mul' 'mul_ln1273' <Predicate = (!icmp_ln82)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%K_V_load_1 = load i3 %K_V_addr"   --->   Operation 48 'load' 'K_V_load_1' <Predicate = (!icmp_ln82)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [1/2] (6.91ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273_9_cast, i48 %sext_ln1273"   --->   Operation 49 'mul' 'mul_ln1273' <Predicate = (!icmp_ln82)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i32 %K_V_load_1"   --->   Operation 50 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (6.91ns)   --->   "%mul_ln1273_1 = mul i48 %y_V_1_0257_cast_cast, i48 %sext_ln1273_1"   --->   Operation 51 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln82)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%x_init_V_0_load_1 = load i32 %x_init_V_0"   --->   Operation 52 'load' 'x_init_V_0_load_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%x_init_V_1_load_1 = load i32 %x_init_V_1"   --->   Operation 53 'load' 'x_init_V_1_load_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%x_init_V_2_load_1 = load i32 %x_init_V_2"   --->   Operation 54 'load' 'x_init_V_2_load_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%x_init_V_3_load_1 = load i32 %x_init_V_3"   --->   Operation 55 'load' 'x_init_V_3_load_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.82ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %x_init_V_0_load_1, i32 %x_init_V_1_load_1, i32 %x_init_V_2_load_1, i32 %x_init_V_3_load_1, i2 %empty"   --->   Operation 56 'mux' 'tmp_8' <Predicate = (!icmp_ln82)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_8, i16 0"   --->   Operation 57 'bitconcatenate' 'shl_ln838_s' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.10ns)   --->   "%add_ln1347 = add i48 %shl_ln838_s, i48 %mul_ln1273"   --->   Operation 58 'add' 'add_ln1347' <Predicate = (!icmp_ln82)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/2] (6.91ns)   --->   "%mul_ln1273_1 = mul i48 %y_V_1_0257_cast_cast, i48 %sext_ln1273_1"   --->   Operation 59 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln82)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47"   --->   Operation 60 'partselect' 'tmp_s' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%x_init_V_0_load_3 = load i32 %x_init_V_0_load_2"   --->   Operation 82 'load' 'x_init_V_0_load_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%x_init_V_1_load_3 = load i32 %x_init_V_1_load_2"   --->   Operation 83 'load' 'x_init_V_1_load_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%x_init_V_2_load_3 = load i32 %x_init_V_2_load_2"   --->   Operation 84 'load' 'x_init_V_2_load_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%x_init_V_3_load_3 = load i32 %x_init_V_3_load_2"   --->   Operation 85 'load' 'x_init_V_3_load_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_init_V_3_load_2_out, i32 %x_init_V_3_load_3"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_init_V_2_load_2_out, i32 %x_init_V_2_load_3"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_init_V_1_load_2_out, i32 %x_init_V_1_load_3"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_init_V_0_load_2_out, i32 %x_init_V_0_load_3"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kalman_hls/kalman.cpp:83]   --->   Operation 61 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0"   --->   Operation 62 'bitconcatenate' 'shl_ln838_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (3.10ns)   --->   "%add_ln1347_1 = add i48 %shl_ln838_1, i48 %mul_ln1273_1"   --->   Operation 63 'add' 'add_ln1347_1' <Predicate = (!icmp_ln82)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_1, i32 16, i32 47"   --->   Operation 64 'partselect' 'trunc_ln818_3' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln837 = store i32 %trunc_ln818_3, i32 %x_init_V_2"   --->   Operation 65 'store' 'store_ln837' <Predicate = (!icmp_ln82 & empty == 2)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln837 = br void %for.body322.i.split95"   --->   Operation 66 'br' 'br_ln837' <Predicate = (!icmp_ln82 & empty == 2)> <Delay = 1.58>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln837 = store i32 %trunc_ln818_3, i32 %x_init_V_1"   --->   Operation 67 'store' 'store_ln837' <Predicate = (!icmp_ln82 & empty == 1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln837 = br void %for.body322.i.split95"   --->   Operation 68 'br' 'br_ln837' <Predicate = (!icmp_ln82 & empty == 1)> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln837 = store i32 %trunc_ln818_3, i32 %x_init_V_0"   --->   Operation 69 'store' 'store_ln837' <Predicate = (!icmp_ln82 & empty == 0)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln837 = br void %for.body322.i.split95"   --->   Operation 70 'br' 'br_ln837' <Predicate = (!icmp_ln82 & empty == 0)> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln837 = store i32 %trunc_ln818_3, i32 %x_init_V_3"   --->   Operation 71 'store' 'store_ln837' <Predicate = (!icmp_ln82 & empty == 3)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln837 = br void %for.body322.i.split95"   --->   Operation 72 'br' 'br_ln837' <Predicate = (!icmp_ln82 & empty == 3)> <Delay = 1.58>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%x_init_V_3_load_262 = phi i32 %trunc_ln818_3, void %branch3, i32 %x_init_V_3_load_1, void %branch2, i32 %x_init_V_3_load_1, void %branch1, i32 %x_init_V_3_load_1, void %branch0"   --->   Operation 73 'phi' 'x_init_V_3_load_262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%x_init_V_2_load_260 = phi i32 %x_init_V_2_load_1, void %branch3, i32 %trunc_ln818_3, void %branch2, i32 %x_init_V_2_load_1, void %branch1, i32 %x_init_V_2_load_1, void %branch0"   --->   Operation 74 'phi' 'x_init_V_2_load_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%x_init_V_1_load_258 = phi i32 %x_init_V_1_load_1, void %branch3, i32 %x_init_V_1_load_1, void %branch2, i32 %trunc_ln818_3, void %branch1, i32 %x_init_V_1_load_1, void %branch0"   --->   Operation 75 'phi' 'x_init_V_1_load_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%x_init_V_0_load_256 = phi i32 %x_init_V_0_load_1, void %branch3, i32 %x_init_V_0_load_1, void %branch2, i32 %x_init_V_0_load_1, void %branch1, i32 %trunc_ln818_3, void %branch0"   --->   Operation 76 'phi' 'x_init_V_0_load_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %x_init_V_3_load_262, i32 %x_init_V_3_load_2" [kalman_hls/kalman.cpp:82]   --->   Operation 77 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %x_init_V_2_load_260, i32 %x_init_V_2_load_2" [kalman_hls/kalman.cpp:82]   --->   Operation 78 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %x_init_V_1_load_258, i32 %x_init_V_1_load_2" [kalman_hls/kalman.cpp:82]   --->   Operation 79 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %x_init_V_0_load_256, i32 %x_init_V_0_load_2" [kalman_hls/kalman.cpp:82]   --->   Operation 80 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body322.i" [kalman_hls/kalman.cpp:82]   --->   Operation 81 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_init_V_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_init_V_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_init_V_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_init_V_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sext_ln1273_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_1_0257_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_init_V_3_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_init_V_2_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_init_V_1_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_init_V_0_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_init_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ x_init_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ x_init_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ x_init_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 0100000]
x_init_V_0_load_2    (alloca           ) [ 0111111]
x_init_V_1_load_2    (alloca           ) [ 0111111]
x_init_V_2_load_2    (alloca           ) [ 0111111]
x_init_V_3_load_2    (alloca           ) [ 0111111]
y_V_1_0257_cast_read (read             ) [ 0000000]
sext_ln1273_9_read   (read             ) [ 0000000]
x_init_V_0_load_read (read             ) [ 0000000]
x_init_V_1_load_read (read             ) [ 0000000]
x_init_V_2_load_read (read             ) [ 0000000]
x_init_V_3_load_read (read             ) [ 0000000]
y_V_1_0257_cast_cast (sext             ) [ 0111110]
sext_ln1273_9_cast   (sext             ) [ 0111100]
store_ln0            (store            ) [ 0000000]
store_ln0            (store            ) [ 0000000]
store_ln0            (store            ) [ 0000000]
store_ln0            (store            ) [ 0000000]
store_ln0            (store            ) [ 0000000]
br_ln0               (br               ) [ 0000000]
i_2                  (load             ) [ 0000000]
empty                (trunc            ) [ 0111111]
specpipeline_ln0     (specpipeline     ) [ 0000000]
icmp_ln82            (icmp             ) [ 0111111]
empty_29             (speclooptripcount) [ 0000000]
add_ln82             (add              ) [ 0000000]
br_ln82              (br               ) [ 0000000]
shl_ln1271           (shl              ) [ 0110000]
zext_ln1271          (zext             ) [ 0000000]
K_V_addr_1           (getelementptr    ) [ 0110000]
switch_ln837         (switch           ) [ 0000000]
store_ln82           (store            ) [ 0000000]
or_ln1271            (or               ) [ 0000000]
zext_ln1271_1        (zext             ) [ 0000000]
K_V_addr             (getelementptr    ) [ 0101000]
K_V_load             (load             ) [ 0101000]
sext_ln1273          (sext             ) [ 0100100]
K_V_load_1           (load             ) [ 0100100]
mul_ln1273           (mul              ) [ 0100010]
sext_ln1273_1        (sext             ) [ 0100010]
x_init_V_0_load_1    (load             ) [ 0100001]
x_init_V_1_load_1    (load             ) [ 0100001]
x_init_V_2_load_1    (load             ) [ 0100001]
x_init_V_3_load_1    (load             ) [ 0100001]
tmp_8                (mux              ) [ 0000000]
shl_ln838_s          (bitconcatenate   ) [ 0000000]
add_ln1347           (add              ) [ 0000000]
mul_ln1273_1         (mul              ) [ 0100001]
tmp_s                (partselect       ) [ 0100001]
specloopname_ln83    (specloopname     ) [ 0000000]
shl_ln838_1          (bitconcatenate   ) [ 0000000]
add_ln1347_1         (add              ) [ 0000000]
trunc_ln818_3        (partselect       ) [ 0000000]
store_ln837          (store            ) [ 0000000]
br_ln837             (br               ) [ 0000000]
store_ln837          (store            ) [ 0000000]
br_ln837             (br               ) [ 0000000]
store_ln837          (store            ) [ 0000000]
br_ln837             (br               ) [ 0000000]
store_ln837          (store            ) [ 0000000]
br_ln837             (br               ) [ 0000000]
x_init_V_3_load_262  (phi              ) [ 0100001]
x_init_V_2_load_260  (phi              ) [ 0100001]
x_init_V_1_load_258  (phi              ) [ 0100001]
x_init_V_0_load_256  (phi              ) [ 0100001]
store_ln82           (store            ) [ 0000000]
store_ln82           (store            ) [ 0000000]
store_ln82           (store            ) [ 0000000]
store_ln82           (store            ) [ 0000000]
br_ln82              (br               ) [ 0000000]
x_init_V_0_load_3    (load             ) [ 0000000]
x_init_V_1_load_3    (load             ) [ 0000000]
x_init_V_2_load_3    (load             ) [ 0000000]
x_init_V_3_load_3    (load             ) [ 0000000]
write_ln0            (write            ) [ 0000000]
write_ln0            (write            ) [ 0000000]
write_ln0            (write            ) [ 0000000]
write_ln0            (write            ) [ 0000000]
ret_ln0              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_init_V_3_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_3_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_init_V_2_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_2_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_init_V_1_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_1_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_init_V_0_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_0_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="K_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln1273_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V_1_0257_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_1_0257_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_init_V_3_load_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_3_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_init_V_2_load_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_2_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_init_V_1_load_2_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_1_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_init_V_0_load_2_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_0_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_init_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_init_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_init_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_init_V_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_init_V_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_init_V_0_load_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_init_V_0_load_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_init_V_1_load_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_init_V_1_load_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_init_V_2_load_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_init_V_2_load_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_init_V_3_load_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_init_V_3_load_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="y_V_1_0257_cast_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_1_0257_cast_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln1273_9_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1273_9_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_init_V_0_load_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_init_V_0_load_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_init_V_1_load_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_init_V_1_load_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_init_V_2_load_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_init_V_2_load_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x_init_V_3_load_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_init_V_3_load_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="K_V_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_V_addr_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="1"/>
<pin id="177" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K_V_load/1 K_V_load_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="K_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_V_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="x_init_V_3_load_262_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_init_V_3_load_262 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_init_V_3_load_262_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="32" slack="1"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="32" slack="1"/>
<pin id="198" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_init_V_3_load_262/6 "/>
</bind>
</comp>

<comp id="200" class="1005" name="x_init_V_2_load_260_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_init_V_2_load_260 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="x_init_V_2_load_260_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="32" slack="1"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="32" slack="1"/>
<pin id="211" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_init_V_2_load_260/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="x_init_V_1_load_258_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_init_V_1_load_258 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="x_init_V_1_load_258_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="32" slack="0"/>
<pin id="222" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="32" slack="1"/>
<pin id="224" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_init_V_1_load_258/6 "/>
</bind>
</comp>

<comp id="226" class="1005" name="x_init_V_0_load_256_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_init_V_0_load_256 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="x_init_V_0_load_256_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="32" slack="1"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="32" slack="0"/>
<pin id="237" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_init_V_0_load_256/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="y_V_1_0257_cast_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="y_V_1_0257_cast_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1273_9_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_2_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln82_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln82_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln1271_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1271/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln1271_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln82_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln1271_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1271/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln1271_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln1273_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln1273_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="3"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273_1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="x_init_V_0_load_1_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_0_load_1/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="x_init_V_1_load_1_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_1_load_1/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="x_init_V_2_load_1_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_2_load_1/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="x_init_V_3_load_1_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_3_load_1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="32" slack="0"/>
<pin id="353" dir="0" index="3" bw="32" slack="0"/>
<pin id="354" dir="0" index="4" bw="32" slack="0"/>
<pin id="355" dir="0" index="5" bw="2" slack="4"/>
<pin id="356" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="shl_ln838_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="48" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_s/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln1347_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="48" slack="0"/>
<pin id="372" dir="0" index="1" bw="48" slack="1"/>
<pin id="373" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="48" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln838_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="48" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_1/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln1347_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="48" slack="0"/>
<pin id="394" dir="0" index="1" bw="48" slack="1"/>
<pin id="395" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln818_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="48" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_3/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln837_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln837/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln837_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln837/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln837_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln837/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln837_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln837/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln82_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="5"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln82_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="5"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln82_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="5"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln82_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="5"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="x_init_V_0_load_3_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="4"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_0_load_3/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="x_init_V_1_load_3_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="4"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_1_load_3/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="x_init_V_2_load_3_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="4"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_2_load_3/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="x_init_V_3_load_3_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="4"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_init_V_3_load_3/5 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="478" class="1005" name="x_init_V_0_load_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_init_V_0_load_2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="x_init_V_1_load_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_init_V_1_load_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="x_init_V_2_load_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_init_V_2_load_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="x_init_V_3_load_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_init_V_3_load_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="y_V_1_0257_cast_cast_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="48" slack="3"/>
<pin id="508" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opset="y_V_1_0257_cast_cast "/>
</bind>
</comp>

<comp id="511" class="1005" name="sext_ln1273_9_cast_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="48" slack="2"/>
<pin id="513" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1273_9_cast "/>
</bind>
</comp>

<comp id="516" class="1005" name="empty_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="4"/>
<pin id="518" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln82_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="525" class="1005" name="shl_ln1271_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1271 "/>
</bind>
</comp>

<comp id="530" class="1005" name="K_V_addr_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="K_V_addr_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="K_V_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="K_V_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="K_V_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_V_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="sext_ln1273_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="48" slack="1"/>
<pin id="547" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="550" class="1005" name="K_V_load_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_V_load_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="mul_ln1273_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="48" slack="1"/>
<pin id="557" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1273 "/>
</bind>
</comp>

<comp id="560" class="1005" name="sext_ln1273_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="48" slack="1"/>
<pin id="562" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="x_init_V_0_load_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_init_V_0_load_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="x_init_V_1_load_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_init_V_1_load_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="x_init_V_2_load_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_init_V_2_load_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="x_init_V_3_load_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_init_V_3_load_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="mul_ln1273_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="48" slack="1"/>
<pin id="595" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1273_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_s_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="242"><net_src comp="98" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="104" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="128" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="122" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="116" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="110" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="272" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="272" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="306"><net_src comp="285" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="22" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="28" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="333" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="337" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="349" pin=3"/></net>

<net id="361"><net_src comp="345" pin="1"/><net_sink comp="349" pin=4"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="349" pin="6"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="407"><net_src comp="397" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="408"><net_src comp="397" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="409"><net_src comp="397" pin="4"/><net_sink comp="216" pin=4"/></net>

<net id="410"><net_src comp="397" pin="4"/><net_sink comp="229" pin=6"/></net>

<net id="415"><net_src comp="397" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="397" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="24" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="397" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="397" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="190" pin="8"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="203" pin="8"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="216" pin="8"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="229" pin="8"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="474"><net_src comp="78" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="481"><net_src comp="82" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="488"><net_src comp="86" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="495"><net_src comp="90" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="502"><net_src comp="94" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="509"><net_src comp="239" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="514"><net_src comp="243" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="519"><net_src comp="275" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="349" pin=5"/></net>

<net id="524"><net_src comp="279" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="291" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="533"><net_src comp="162" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="538"><net_src comp="179" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="543"><net_src comp="169" pin="7"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="548"><net_src comp="317" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="553"><net_src comp="169" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="558"><net_src comp="320" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="563"><net_src comp="325" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="568"><net_src comp="333" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="575"><net_src comp="337" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="582"><net_src comp="341" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="589"><net_src comp="345" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="596"><net_src comp="328" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="601"><net_src comp="375" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="385" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_init_V_3_load_2_out | {5 }
	Port: x_init_V_2_load_2_out | {5 }
	Port: x_init_V_1_load_2_out | {5 }
	Port: x_init_V_0_load_2_out | {5 }
	Port: x_init_V_0 | {6 }
	Port: x_init_V_1 | {6 }
	Port: x_init_V_2 | {6 }
	Port: x_init_V_3 | {6 }
 - Input state : 
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_3_load | {1 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_2_load | {1 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_1_load | {1 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_0_load | {1 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : K_V | {1 2 3 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : sext_ln1273_9 | {1 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : y_V_1_0257_cast | {1 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_0 | {5 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_1 | {5 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_2 | {5 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 : x_init_V_3 | {5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		empty : 2
		icmp_ln82 : 2
		add_ln82 : 2
		br_ln82 : 3
		shl_ln1271 : 2
		zext_ln1271 : 2
		K_V_addr_1 : 3
		K_V_load : 4
		switch_ln837 : 3
		store_ln82 : 3
	State 2
		K_V_addr : 1
		K_V_load_1 : 2
	State 3
		mul_ln1273 : 1
	State 4
		mul_ln1273_1 : 1
	State 5
		tmp_8 : 1
		shl_ln838_s : 2
		add_ln1347 : 3
		tmp_s : 4
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		add_ln1347_1 : 1
		trunc_ln818_3 : 2
		store_ln837 : 3
		store_ln837 : 3
		store_ln837 : 3
		store_ln837 : 3
		x_init_V_3_load_262 : 3
		x_init_V_2_load_260 : 3
		x_init_V_1_load_258 : 3
		x_init_V_0_load_256 : 3
		store_ln82 : 4
		store_ln82 : 4
		store_ln82 : 4
		store_ln82 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_320            |    3    |   165   |    50   |
|          |            grp_fu_328            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln82_fu_285         |    0    |    0    |    11   |
|    add   |         add_ln1347_fu_370        |    0    |    0    |    55   |
|          |        add_ln1347_1_fu_392       |    0    |    0    |    55   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_8_fu_349           |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln82_fu_279         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |  y_V_1_0257_cast_read_read_fu_98 |    0    |    0    |    0    |
|          |  sext_ln1273_9_read_read_fu_104  |    0    |    0    |    0    |
|   read   | x_init_V_0_load_read_read_fu_110 |    0    |    0    |    0    |
|          | x_init_V_1_load_read_read_fu_116 |    0    |    0    |    0    |
|          | x_init_V_2_load_read_read_fu_122 |    0    |    0    |    0    |
|          | x_init_V_3_load_read_read_fu_128 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_134      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_141      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_148      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_155      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    y_V_1_0257_cast_cast_fu_239   |    0    |    0    |    0    |
|   sext   |     sext_ln1273_9_cast_fu_243    |    0    |    0    |    0    |
|          |        sext_ln1273_fu_317        |    0    |    0    |    0    |
|          |       sext_ln1273_1_fu_325       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           empty_fu_275           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |         shl_ln1271_fu_291        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |        zext_ln1271_fu_297        |    0    |    0    |    0    |
|          |       zext_ln1271_1_fu_312       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |         or_ln1271_fu_307         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln838_s_fu_362        |    0    |    0    |    0    |
|          |        shl_ln838_1_fu_385        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|           tmp_s_fu_375           |    0    |    0    |    0    |
|          |       trunc_ln818_3_fu_397       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    6    |   330   |   249   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     K_V_addr_1_reg_530     |    3   |
|      K_V_addr_reg_535      |    3   |
|     K_V_load_1_reg_550     |   32   |
|      K_V_load_reg_540      |   32   |
|        empty_reg_516       |    2   |
|          i_reg_471         |    3   |
|      icmp_ln82_reg_521     |    1   |
|    mul_ln1273_1_reg_593    |   48   |
|     mul_ln1273_reg_555     |   48   |
|    sext_ln1273_1_reg_560   |   48   |
| sext_ln1273_9_cast_reg_511 |   48   |
|     sext_ln1273_reg_545    |   48   |
|     shl_ln1271_reg_525     |    3   |
|        tmp_s_reg_598       |   32   |
|  x_init_V_0_load_1_reg_565 |   32   |
| x_init_V_0_load_256_reg_226|   32   |
|  x_init_V_0_load_2_reg_478 |   32   |
|  x_init_V_1_load_1_reg_572 |   32   |
| x_init_V_1_load_258_reg_213|   32   |
|  x_init_V_1_load_2_reg_485 |   32   |
|  x_init_V_2_load_1_reg_579 |   32   |
| x_init_V_2_load_260_reg_200|   32   |
|  x_init_V_2_load_2_reg_492 |   32   |
|  x_init_V_3_load_1_reg_586 |   32   |
| x_init_V_3_load_262_reg_187|   32   |
|  x_init_V_3_load_2_reg_499 |   32   |
|y_V_1_0257_cast_cast_reg_506|   48   |
+----------------------------+--------+
|            Total           |   783  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_320    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_328    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   330  |   249  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   783  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |  1113  |   285  |
+-----------+--------+--------+--------+--------+
