-- VHDL for IBM SMS ALD page 13.72.07.1
-- Title: F CH FAST FILE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/16/2020 7:54:50 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_72_07_1_F_CH_FAST_FILE_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MC_ADDR_COMP_TRUE_F_CH:	 in STD_LOGIC;
		MC_FAST_FILE_ON_LINE_F_CH:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_OR_V:	 in STD_LOGIC;
		PS_F_CH_SEL_UNIT_F_LATCHED:	 in STD_LOGIC;
		PS_F_CH_DISCON_LATCH:	 in STD_LOGIC;
		MS_PROGRAM_RESET:	 in STD_LOGIC;
		MS_BLOCK_F_CH_FILE_START_GT:	 out STD_LOGIC;
		MS_COMP_DSBLE_F_CH:	 out STD_LOGIC);
end ALD_13_72_07_1_F_CH_FAST_FILE_CONTROLS;

architecture behavioral of ALD_13_72_07_1_F_CH_FAST_FILE_CONTROLS is 

	signal OUT_4C_K: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_5D_B: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_2F_K: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_2G_E_Latch: STD_LOGIC;
	signal OUT_1G_P: STD_LOGIC;
	signal OUT_1G_P_Latch: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_4C_K <= NOT(OUT_5D_B );
	OUT_3C_C <= NOT(OUT_4C_K OR MC_ADDR_COMP_TRUE_F_CH );
	OUT_5D_B <= NOT(MC_FAST_FILE_ON_LINE_F_CH );
	OUT_4D_G <= NOT(OUT_5D_B AND PS_PERCENT_OR_COML_AT );
	OUT_3D_P <= NOT(OUT_4D_G );
	OUT_4E_C <= NOT(OUT_5D_B AND PS_E_CH_IN_PROCESS );
	OUT_2F_K <= NOT(OUT_DOT_3D AND PS_LOGIC_GATE_E_OR_V );
	OUT_5G_G <= NOT(PS_F_CH_DISCON_LATCH );
	OUT_2G_E_Latch <= NOT(OUT_5G_G AND PS_F_CH_SEL_UNIT_F_LATCHED AND OUT_1G_P );
	OUT_1G_P_Latch <= NOT(OUT_2F_K AND OUT_DOT_1H );
	OUT_1H_C <= NOT(MS_PROGRAM_RESET );
	OUT_DOT_3D <= OUT_3C_C OR OUT_3D_P;
	OUT_DOT_1H <= OUT_2G_E OR OUT_1H_C;

	MS_BLOCK_F_CH_FILE_START_GT <= OUT_4E_C;
	MS_COMP_DSBLE_F_CH <= OUT_DOT_1H;

	Latch_2G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2G_E_Latch,
		Q => OUT_2G_E,
		QBar => OPEN );

	Latch_1G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1G_P_Latch,
		Q => OUT_1G_P,
		QBar => OPEN );


end;
