# VerilogCalculator

Contributers:
    PINNI-lU, U1402108, u1402108@utah.edu<br/> 
    Beverly Yee, u0770041, bevyujw@gmail.com<br/> 
    Ekata Mitra U1303742 ekata.mitra@utah.edu<br/> 
    Haoze Zhang, u0904009, u0904009@umail.utah.edu<br/> 
<br/>
A recreation of a simple calculator using Verilog. It serves as a means to both ease back into Verilog and show off the combination of everything learned over the years. And high-level approach to this project is discussed in the Project Proposal file.
<br/> <br/>
<b>Milestone 1:</b>
<ul>
    <li>Began the implementation of the ALU</li>

</ul>
<br/>
<b>Milestone 2:</b>
<ul>
    <li></li>
    
</ul>
<br/>
<b>Milestone 3:</b>
<ul>
    <li></li>
    
</ul>
<br/>
<b>Milestone 4:</b>
<ul>
    <li></li>
    
</ul>
<br/>