#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar  9 22:15:23 2025
# Process ID: 5484
# Current directory: D:/FPGA_Harman/stopwatch_base/stopwatch_base.runs/synth_1
# Command line: vivado.exe -log counter_100.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_100.tcl
# Log file: D:/FPGA_Harman/stopwatch_base/stopwatch_base.runs/synth_1/counter_100.vds
# Journal file: D:/FPGA_Harman/stopwatch_base/stopwatch_base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter_100.tcl -notrace
Command: synth_design -top counter_100 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_100' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_100hz' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:81]
INFO: [Synth 8-6155] done synthesizing module 'tick_100hz' (1#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:81]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:110]
	Parameter TICK_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (2#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'counter' does not match port width (14) of module 'counter_tick' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:41]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/btn_debounce.v:4]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/btn_debounce.v:55]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/btn_debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:126]
	Parameter FCOUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (4#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:126]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:153]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (5#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:153]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:171]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:171]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:92]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (7#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:92]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:105]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:115]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:105]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (9#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:63]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (10#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/fnd_controller.v:3]
WARNING: [Synth 8-7071] port 'sw' of module 'fnd_controller' is unconnected for instance 'U_fnd_cntl' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:61]
WARNING: [Synth 8-7023] instance 'U_fnd_cntl' of module 'fnd_controller' has 7 connections declared, but only 6 given [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:61]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/control_unit.v:3]
	Parameter STOP bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter CLEAR bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (11#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_100' (12#1) [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/sources_1/new/counter_100.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.059 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1015.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Harman/stopwatch_base/stopwatch_base.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_100_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_100_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1049.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.184 ; gain = 34.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.184 ; gain = 34.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.184 ; gain = 34.125
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                              000
                     RUN |                              010 |                              001
                   CLEAR |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.184 ; gain = 34.125
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U_Counter_Tick_msec' (counter_tick) to 'U_Counter_Tick_sec'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.184 ; gain = 34.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1049.184 ; gain = 34.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1060.934 ; gain = 45.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1072.020 ; gain = 56.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     9|
|4     |LUT2   |    90|
|5     |LUT3   |     6|
|6     |LUT4   |    20|
|7     |LUT5   |    14|
|8     |LUT6   |    37|
|9     |FDCE   |   113|
|10    |FDPE   |     1|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1087.824 ; gain = 38.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1087.824 ; gain = 72.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1099.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.895 ; gain = 84.836
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Harman/stopwatch_base/stopwatch_base.runs/synth_1/counter_100.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_100_utilization_synth.rpt -pb counter_100_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  9 22:16:00 2025...
