
---------- Begin Simulation Statistics ----------
final_tick                                63609121500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695592                       # Number of bytes of host memory used
host_op_rate                                   327527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   309.50                       # Real time elapsed on the host
host_tick_rate                              205520335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101370573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063609                       # Number of seconds simulated
sim_ticks                                 63609121500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.457547                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4532470                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5366566                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 90                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            381646                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5696563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141348                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          764283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           622935                       # Number of indirect misses.
system.cpu.branchPred.lookups                 7213919                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  373295                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39738                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101370573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.272182                       # CPI: cycles per instruction
system.cpu.discardedOps                       1025129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47525405                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          45560834                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6771305                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3913477                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.786051                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        127218243                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49905942     49.23%     49.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                 177470      0.18%     49.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            290681      0.29%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            282654      0.28%     49.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            175620      0.17%     50.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             58978      0.06%     50.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           523798      0.52%     50.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            35955      0.04%     50.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::MemRead               42927776     42.35%     93.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6980584      6.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101370573                       # Class of committed instruction
system.cpu.tickCycles                       123304766                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        66236                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2257                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3664                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       378944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  378944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5921                       # Request fanout histogram
system.membus.respLayer1.occupancy           31432000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6748500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3871                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4853                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8795                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        13577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        87292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                100869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       558336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3578560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4136896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34633                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33871     97.80%     97.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    762      2.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34633                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           63124000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44676986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7280997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 3195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25500                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3195                       # number of overall hits
system.l2.overall_hits::.cpu.data               25500                       # number of overall hits
system.l2.overall_hits::total                   28695                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4280                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5938                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1658                       # number of overall misses
system.l2.overall_misses::.cpu.data              4280                       # number of overall misses
system.l2.overall_misses::total                  5938                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    124560000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    330727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        455287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    124560000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    330727500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       455287500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            29780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34633                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           29780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34633                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.341644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.143721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171455                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.341644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.143721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171455                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75126.658625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77272.780374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76673.543281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75126.658625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77272.780374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76673.543281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    107796500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    287104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    394900500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    107796500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    287104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    394900500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.341026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.143251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.341026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.143251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65133.836858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67300.515706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66694.899510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65133.836858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67300.515706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66694.899510                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26135                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26135                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3791                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3791                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             17321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17321                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3664                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    282778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     282778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         20985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.174601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.174601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77177.538210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77177.538210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    246138500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    246138500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.174601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.174601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67177.538210                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67177.538210                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    124560000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124560000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.341644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.341644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75126.658625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75126.658625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1655                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1655                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    107796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    107796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.341026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.341026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65133.836858                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65133.836858                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     47949000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47949000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.070040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77839.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77839.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     40965500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40965500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68049.003322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68049.003322                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5726.735147                       # Cycle average of tags in use
system.l2.tags.total_refs                       65475                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.058098                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1646.099505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4080.635641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.124531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.174766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.180695                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    529857                       # Number of tag accesses
system.l2.tags.data_accesses                   529857                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         105920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         273024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             378944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       105920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105920                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5921                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1665170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4292215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5957385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1665170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1665170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1665170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4292215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5957385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28176                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41362750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               152381500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6985.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25735.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.944530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.612709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.519119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          311     23.96%     23.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          577     44.45%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          133     10.25%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      3.70%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      2.70%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      2.23%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.31%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.00%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          135     10.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1298                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 378944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  378944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15899459000                       # Total gap between requests
system.mem_ctrls.avgGap                    2685265.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       105920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       273024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1665169.986666141776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4292214.600071154535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40057250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    112324250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24203.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26330.11                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4969440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2641320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21948360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5020994160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1689253140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23003374080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29743180500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.593009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59788087000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2123940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1697094500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4298280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2284590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20327580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5020994160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1552510140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23118526080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29718940830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.211936                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60088447000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2123940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1396734500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     20696174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20696174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20696174                       # number of overall hits
system.cpu.icache.overall_hits::total        20696174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4853                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4853                       # number of overall misses
system.cpu.icache.overall_misses::total          4853                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    170378000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    170378000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    170378000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    170378000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20701027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20701027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20701027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20701027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35107.768391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35107.768391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35107.768391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35107.768391                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3871                       # number of writebacks
system.cpu.icache.writebacks::total              3871                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4853                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4853                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4853                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4853                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165525000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165525000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34107.768391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34107.768391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34107.768391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34107.768391                       # average overall mshr miss latency
system.cpu.icache.replacements                   3871                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20696174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20696174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4853                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4853                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    170378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    170378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20701027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20701027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35107.768391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35107.768391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34107.768391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34107.768391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           980.450731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20701027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4853                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4265.614465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   980.450731                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          982                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41406907                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41406907                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     49189829                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49189829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49205309                       # number of overall hits
system.cpu.dcache.overall_hits::total        49205309                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        32716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34944                       # number of overall misses
system.cpu.dcache.overall_misses::total         34944                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    870005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    870005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    870005000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    870005000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49222545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49222545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49240253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49240253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000710                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26592.645800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26592.645800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24897.121108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24897.121108                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26135                       # number of writebacks
system.cpu.dcache.writebacks::total             26135                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        28464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        28464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29779                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    619893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    619893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    643815500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    643815500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21778.140809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21778.140809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21619.782397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21619.782397                       # average overall mshr miss latency
system.cpu.dcache.replacements                  27732                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42294386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42294386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    139663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    139663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42302135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42302135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18023.422377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18023.422377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16544.858938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16544.858938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6895443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6895443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        24967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        24967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    730341500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    730341500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29252.273000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29252.273000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3982                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3982                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        20985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    496154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    496154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23643.269002                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23643.269002                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        15480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         15480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2228                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2228                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17708                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17708                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.125819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.125819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1315                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1315                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     23922500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     23922500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.074260                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074260                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 18192.015209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18192.015209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2013.004681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49235420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1653.304903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2013.004681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98510950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98510950                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63609121500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
