Analysis & Synthesis report for ALU
Tue Jul 13 22:55:26 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for CNT4:inst1|lpm_counter:lpm_counter_component
 11. Parameter Settings for User Entity Instance: CNT4:inst1|lpm_counter:lpm_counter_component
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 13 22:55:26 2010    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; ALU                                      ;
; Top-level Entity Name              ; ALU                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 125                                      ;
;     Total combinational functions  ; 125                                      ;
;     Dedicated logic registers      ; 5                                        ;
; Total registers                    ; 5                                        ;
; Total pins                         ; 42                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F484C8       ;                    ;
; Top-level entity name                                                          ; ALU                ; ALU                ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+
; ALU181.v                         ; yes             ; User Verilog HDL File              ; D:/编程/verilog HDL/cpu/ALU/ALU181.v                                             ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/编程/verilog HDL/cpu/ALU/ALU.bdf                                              ;
; 74373b.bdf                       ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf            ;
; CNT4.v                           ; yes             ; Other                              ; D:/编程/verilog HDL/cpu/ALU/CNT4.v                                               ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal72.inc                    ; yes             ; Megafunction                       ; d:/program files/quartus/quartus/libraries/megafunctions/aglobal72.inc           ;
; db/cntr_okh.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf                                      ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 125                                                                            ;
;                                             ;                                                                                ;
; Total combinational functions               ; 125                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 73                                                                             ;
;     -- 3 input functions                    ; 46                                                                             ;
;     -- <=2 input functions                  ; 6                                                                              ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 113                                                                            ;
;     -- arithmetic mode                      ; 12                                                                             ;
;                                             ;                                                                                ;
; Total registers                             ; 5                                                                              ;
;     -- Dedicated logic registers            ; 5                                                                              ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 42                                                                             ;
; Maximum fan-out node                        ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ;
; Maximum fan-out                             ; 51                                                                             ;
; Total fan-out                               ; 480                                                                            ;
; Average fan-out                             ; 2.79                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; |ALU                                      ; 125 (1)           ; 5 (1)        ; 0           ; 0            ; 0       ; 0         ; 42   ; 0            ; |ALU                                                                      ; work         ;
;    |74373b:inst2|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|74373b:inst2                                                         ; work         ;
;    |74373b:inst3|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|74373b:inst3                                                         ; work         ;
;    |ALU181:inst|                          ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|ALU181:inst                                                          ; work         ;
;    |CNT4:inst1|                           ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|CNT4:inst1                                                           ; work         ;
;       |lpm_counter:lpm_counter_component| ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|CNT4:inst1|lpm_counter:lpm_counter_component                         ; work         ;
;          |cntr_okh:auto_generated|        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; 74373b:inst2|19                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|18                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|17                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|16                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|15                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|14                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|13                                     ; A0_B1               ; yes                    ;
; 74373b:inst2|12                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|19                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|18                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|17                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|16                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|15                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|14                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|13                                     ; A0_B1               ; yes                    ;
; 74373b:inst3|12                                     ; A0_B1               ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |ALU|ALU181:inst|Mux7      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; No         ; |ALU|ALU181:inst|Add0      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |ALU|ALU181:inst|Add0      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------+
; Source assignments for CNT4:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CNT4:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+----------------------------------------------------+
; Parameter Name         ; Value       ; Type                                               ;
+------------------------+-------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 4           ; Signed Integer                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                            ;
; LPM_MODULUS            ; 0           ; Untyped                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                            ;
; CBXI_PARAMETER         ; cntr_okh    ; Untyped                                            ;
+------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Jul 13 22:55:23 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Info: Found 1 design units, including 1 entities, in source file ALU181.v
    Info: Found entity 1: ALU181
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Elaborating entity "ALU" for the top level hierarchy
Warning: Pin "M" not connected
Info: Elaborating entity "ALU181" for hierarchy "ALU181:inst"
Warning (10235): Verilog HDL Always Construct warning at ALU181.v(12): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU181.v(13): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU181.v(14): variable "S" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU181.v(33): variable "F9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU181.v(34): variable "F9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf
    Info: Found entity 1: 74373b
Info: Elaborating entity "74373b" for hierarchy "74373b:inst2"
Warning: Processing legacy GDF or BDF entity "74373b" with Max+Plus II bus and instance naming rules
Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s).
Info: Elaborated megafunction instantiation "74373b:inst2"
Warning: Using design file CNT4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CNT4
Info: Elaborating entity "CNT4" for hierarchy "CNT4:inst1"
Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "CNT4:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "CNT4:inst1|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf
    Info: Found entity 1: cntr_okh
Info: Elaborating entity "cntr_okh" for hierarchy "CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated"
Warning: Removed always-enabled tri-state buffer 74373b:inst2|74~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|73~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|72~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|71~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|70~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|69~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|68~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst2|67~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|74~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|73~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|72~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|71~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|70~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|69~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|68~0 feeding logic, open-drain buffer, or output pin
Warning: Removed always-enabled tri-state buffer 74373b:inst3|67~0 feeding logic, open-drain buffer, or output pin
Warning: Converting TRI node "74373b:inst2|74" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|73" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|72" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|71" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|70" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|69" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|68" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst2|67" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|74" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|73" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|72" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|71" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|70" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|69" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|68" that feeds logic to an OR gate
Warning: Converting TRI node "74373b:inst3|67" that feeds logic to an OR gate
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "M"
Info: Implemented 167 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 29 output pins
    Info: Implemented 125 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Allocated 179 megabytes of memory during processing
    Info: Processing ended: Tue Jul 13 22:55:26 2010
    Info: Elapsed time: 00:00:03


