<stg><name>Block_codeRepl8_proc</name>


<trans_list>

<trans id="18" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="19" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1  %scale_addr = getelementptr [3 x i32]* %scale, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="scale_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="2">
<![CDATA[
entry:2  %tmp1 = load i32* %scale_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="2">
<![CDATA[
entry:2  %tmp1 = load i32* %scale_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3  %scale_addr_1 = getelementptr [3 x i32]* %scale, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="scale_addr_1"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="2">
<![CDATA[
entry:4  %tmp2 = load i32* %scale_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5  %scale_addr_2 = getelementptr [3 x i32]* %scale, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="scale_addr_2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="2">
<![CDATA[
entry:6  %tmp3 = load i32* %scale_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %tmp3_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str9, [1 x i8]* @p_str10, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str11, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="2">
<![CDATA[
entry:4  %tmp2 = load i32* %scale_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="2">
<![CDATA[
entry:6  %tmp3 = load i32* %scale_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %tmp3_out_out, i32 %tmp3)

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:8  %mrv = insertvalue { i32, i32 } undef, i32 %tmp1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:9  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %tmp2, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64">
<![CDATA[
entry:10  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
