// Seed: 3933853623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  assign module_1.id_4 = 0;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  ;
  logic id_10;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wire id_2,
    input wor id_3
    , id_12,
    output wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8
    , id_13,
    output tri0 id_9,
    input supply1 id_10
);
  assign id_13 = -1 ? -1 : -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
