// Seed: 1792284000
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_4, id_5;
  always if (id_4) id_3 <= id_4;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  wand id_5 = 1;
  assign id_1 = -1'd0;
  assign id_4 = id_2;
endmodule
