quartus_sh --flow compile top
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 11 22:00:19 2020
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/legup/legup_repo/examples/extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main/lab/part_a/top
Info: Revision Name = top
Info (125068): Revision "top" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File /home/legup/legup_repo/examples/extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main/lab/part_a/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /home/legup/altera/11.1/quartus/linux/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:00:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 10 design units, including 10 entities, in source file extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: memory_controller
    Info (12023): Found entity 3: handle_small_bpp
    Info (12023): Found entity 4: main
    Info (12023): Found entity 5: ram_dual_port
    Info (12023): Found entity 6: rom_dual_port
    Info (12023): Found entity 7: de2
    Info (12023): Found entity 8: de4
    Info (12023): Found entity 9: hex_digits
    Info (12023): Found entity 10: main_tb
Warning (10236): Verilog HDL Implicit Net warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(69): created implicit net for "clk2x"
Warning (10236): Verilog HDL Implicit Net warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(70): created implicit net for "clk1x_follower"
Info (12127): Elaborating entity "de2" for the top level hierarchy
Warning (10034): Output port "LEDG[7..4]" at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(15068) has no driver
Info (12128): Elaborating entity "hex_digits" for hierarchy "hex_digits:h7"
Info (12128): Elaborating entity "top" for hierarchy "top:top_inst"
Info (12128): Elaborating entity "memory_controller" for hierarchy "top:top_inst|memory_controller:memory_controller_inst"
Warning (10034): Output port "memory_controller_out_reg_a" at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(118) has no driver
Warning (10034): Output port "memory_controller_out_reg_b" at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(128) has no driver
Warning (12158): Entity "memory_controller" contains only dangling pins
Info (12128): Elaborating entity "main" for hierarchy "top:top_inst|main:main_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(14535): object "handle_small_bpp_memory_controller_out_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(14541): object "handle_small_bpp_memory_controller_out_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(14543): object "handle_small_bpp_memory_controller_waitrequest" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(14546): object "legup_function_call" assigned a value but never read
Info (12128): Elaborating entity "handle_small_bpp" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(536): object "handle_small_bpp_0_1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(538): object "handle_small_bpp_0_2_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(540): object "handle_small_bpp_3_4_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(542): object "handle_small_bpp_3_5_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(544): object "handle_small_bpp_3_6_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(548): object "handle_small_bpp_7_9_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(550): object "handle_small_bpp_7_10_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(552): object "handle_small_bpp__lr_ph45_11_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(554): object "handle_small_bpp__lr_ph45_12_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(556): object "handle_small_bpp__lr_ph45_13_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(576): object "handle_small_bpp_16_20_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(582): object "handle_small_bpp_22_23_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(584): object "handle_small_bpp_22_24_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(586): object "handle_small_bpp_22_25_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(588): object "handle_small_bpp_22__pre_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(592): object "handle_small_bpp_26_28_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(594): object "handle_small_bpp_26_29_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(598): object "handle_small_bpp__lr_ph40_tmp147_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(600): object "handle_small_bpp__lr_ph40_tmp148_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(626): object "handle_small_bpp_30_tmp152_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(664): object "handle_small_bpp_30_31_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(666): object "handle_small_bpp_30_32_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(668): object "handle_small_bpp_30_33_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(670): object "handle_small_bpp_30_34_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(672): object "handle_small_bpp_30_35_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(674): object "handle_small_bpp_30_36_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(676): object "handle_small_bpp_30_37_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(678): object "handle_small_bpp_30_38_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(680): object "handle_small_bpp_30_39_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(682): object "handle_small_bpp_30_40_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(684): object "handle_small_bpp_30_41_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(686): object "handle_small_bpp_30_42_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(688): object "handle_small_bpp_30_43_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(690): object "handle_small_bpp_30_44_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(692): object "handle_small_bpp_30_45_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(694): object "handle_small_bpp_30_46_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(696): object "handle_small_bpp_30_47_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(698): object "handle_small_bpp_30_48_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(700): object "handle_small_bpp_30_49_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(702): object "handle_small_bpp_30_50_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(704): object "handle_small_bpp_30_51_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(706): object "handle_small_bpp_30_52_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(712): object "handle_small_bpp___crit_edge_53_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(714): object "handle_small_bpp___crit_edge_54_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(716): object "handle_small_bpp___crit_edge195_55_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(718): object "handle_small_bpp___crit_edge195_56_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(724): object "handle_small_bpp_57_59_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(726): object "handle_small_bpp_57_60_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(728): object "handle_small_bpp__lr_ph35_61_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(730): object "handle_small_bpp__lr_ph35_62_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(732): object "handle_small_bpp__lr_ph35_63_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(748): object "handle_small_bpp_67_70_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(752): object "handle_small_bpp_67_72_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(756): object "handle_small_bpp_75_76_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(758): object "handle_small_bpp_75_77_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(760): object "handle_small_bpp_75_78_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(762): object "handle_small_bpp_75_79_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(764): object "handle_small_bpp_75_80_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(766): object "handle_small_bpp_75_81_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(770): object "handle_small_bpp_75__pre189_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(774): object "handle_small_bpp_83_85_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(776): object "handle_small_bpp_83_86_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(778): object "handle_small_bpp_87_88_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(780): object "handle_small_bpp_87_89_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(782): object "handle_small_bpp_87_90_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(784): object "handle_small_bpp_87_91_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(786): object "handle_small_bpp_87_92_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(788): object "handle_small_bpp_87_93_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(792): object "handle_small_bpp_87__pre190_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(796): object "handle_small_bpp_95_97_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(798): object "handle_small_bpp_95_98_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(800): object "handle_small_bpp_99_100_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(802): object "handle_small_bpp_99_101_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(804): object "handle_small_bpp_99_102_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(806): object "handle_small_bpp_99_103_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(810): object "handle_small_bpp__preheader25_105_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(814): object "handle_small_bpp__lr_ph29_tmp110_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(816): object "handle_small_bpp__lr_ph29_tmp111_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(822): object "handle_small_bpp__lr_ph29_tmp116_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(836): object "handle_small_bpp_106_tmp115_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(858): object "handle_small_bpp_106_107_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(860): object "handle_small_bpp_106_108_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(862): object "handle_small_bpp_106_109_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(864): object "handle_small_bpp_106_110_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(866): object "handle_small_bpp_106_111_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(868): object "handle_small_bpp_106_112_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(870): object "handle_small_bpp_106_113_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(872): object "handle_small_bpp_106_114_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(874): object "handle_small_bpp_106_115_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(876): object "handle_small_bpp_106_116_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(882): object "handle_small_bpp_118_119_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(884): object "handle_small_bpp_118_120_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(886): object "handle_small_bpp_118_121_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(888): object "handle_small_bpp_118_122_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(890): object "handle_small_bpp_118_123_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(892): object "handle_small_bpp_118_124_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(894): object "handle_small_bpp_118_125_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(898): object "handle_small_bpp_118__pre191_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(902): object "handle_small_bpp_127_129_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(904): object "handle_small_bpp_127_130_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(906): object "handle_small_bpp_131_132_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(908): object "handle_small_bpp_131_133_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(910): object "handle_small_bpp_131_134_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(912): object "handle_small_bpp_131_135_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(914): object "handle_small_bpp_131_136_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(916): object "handle_small_bpp_131_137_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(918): object "handle_small_bpp_131_138_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(922): object "handle_small_bpp_131__pre192_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(926): object "handle_small_bpp_140_142_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(928): object "handle_small_bpp_140_143_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(930): object "handle_small_bpp_144_145_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(932): object "handle_small_bpp_144_146_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(934): object "handle_small_bpp_144_147_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(936): object "handle_small_bpp_144_148_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(938): object "handle_small_bpp_144_149_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(942): object "handle_small_bpp__preheader20_151_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(946): object "handle_small_bpp__lr_ph24_tmp84_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(948): object "handle_small_bpp__lr_ph24_tmp85_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(954): object "handle_small_bpp__lr_ph24_tmp90_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(968): object "handle_small_bpp_152_tmp89_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(990): object "handle_small_bpp_152_153_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(992): object "handle_small_bpp_152_154_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(994): object "handle_small_bpp_152_155_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(996): object "handle_small_bpp_152_156_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(998): object "handle_small_bpp_152_157_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1000): object "handle_small_bpp_152_158_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1002): object "handle_small_bpp_152_159_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1004): object "handle_small_bpp_152_160_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1006): object "handle_small_bpp_152_161_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1008): object "handle_small_bpp_152_162_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1010): object "handle_small_bpp_152_163_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1012): object "handle_small_bpp_152_164_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1014): object "handle_small_bpp_152_165_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1016): object "handle_small_bpp_152_166_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1022): object "handle_small_bpp__loopexit21_167_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1024): object "handle_small_bpp__loopexit21_168_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1026): object "handle_small_bpp___crit_edge194_169_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1028): object "handle_small_bpp___crit_edge194_170_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1034): object "handle_small_bpp_171_173_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1036): object "handle_small_bpp_171_174_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1038): object "handle_small_bpp__lr_ph19_175_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1040): object "handle_small_bpp__lr_ph19_176_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1042): object "handle_small_bpp__lr_ph19_177_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1058): object "handle_small_bpp_181_184_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1062): object "handle_small_bpp_181_186_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1066): object "handle_small_bpp_189_190_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1068): object "handle_small_bpp_189_191_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1070): object "handle_small_bpp_189_192_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1072): object "handle_small_bpp_189_193_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1076): object "handle_small_bpp__preheader9_195_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1080): object "handle_small_bpp__lr_ph13_tmp63_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1082): object "handle_small_bpp__lr_ph13_tmp64_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1088): object "handle_small_bpp__lr_ph13_tmp69_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1098): object "handle_small_bpp_196_tmp68_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1112): object "handle_small_bpp_196_197_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1114): object "handle_small_bpp_196_198_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1116): object "handle_small_bpp_196_199_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1118): object "handle_small_bpp_196_200_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1124): object "handle_small_bpp_202_203_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1126): object "handle_small_bpp_202_204_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1128): object "handle_small_bpp_202_205_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1130): object "handle_small_bpp_202_206_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1132): object "handle_small_bpp_202_207_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1136): object "handle_small_bpp__preheader_209_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1140): object "handle_small_bpp__lr_ph_tmp46_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1142): object "handle_small_bpp__lr_ph_tmp47_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1148): object "handle_small_bpp__lr_ph_tmp50_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1158): object "handle_small_bpp_210_tmp49_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1172): object "handle_small_bpp_210_211_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1174): object "handle_small_bpp_210_212_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1176): object "handle_small_bpp_210_213_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1178): object "handle_small_bpp_210_214_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1180): object "handle_small_bpp_210_215_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1182): object "handle_small_bpp_210_216_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1188): object "handle_small_bpp__loopexit_217_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1190): object "handle_small_bpp__loopexit_218_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1192): object "handle_small_bpp___crit_edge193_219_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1194): object "handle_small_bpp___crit_edge193_220_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1200): object "handle_small_bpp_221_223_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1202): object "handle_small_bpp_221_224_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1208): object "handle_small_bpp_225_226_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1210): object "handle_small_bpp_225_227_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1212): object "handle_small_bpp_225_228_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1214): object "handle_small_bpp_225__pre184_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1218): object "handle_small_bpp_229_231_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1220): object "handle_small_bpp_229_232_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1226): object "handle_small_bpp_233_234_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1228): object "handle_small_bpp_233_235_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1230): object "handle_small_bpp_233_236_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1232): object "handle_small_bpp_233__pre185_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1236): object "handle_small_bpp_237_239_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1238): object "handle_small_bpp_237_240_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1244): object "handle_small_bpp_241_242_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1246): object "handle_small_bpp_241_243_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1248): object "handle_small_bpp_241_244_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1250): object "handle_small_bpp_241__pre186_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1254): object "handle_small_bpp_245_247_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1256): object "handle_small_bpp_245_248_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1262): object "handle_small_bpp_249_250_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1264): object "handle_small_bpp_249_251_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1266): object "handle_small_bpp_249_252_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1268): object "handle_small_bpp_249__pre187_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1272): object "handle_small_bpp_253_255_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1274): object "handle_small_bpp_253_256_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1280): object "handle_small_bpp_257_258_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1282): object "handle_small_bpp_257_259_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1284): object "handle_small_bpp_257_260_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1286): object "handle_small_bpp_257__pre188_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1288): object "handle_small_bpp__loopexit36_261_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1292): object "handle_small_bpp_262_263_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1294): object "handle_small_bpp_262_264_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1296): object "handle_small_bpp_262_265_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1307): object "lpm_divide_handle_small_bpp_67_69_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.v(1326): object "lpm_divide_handle_small_bpp_181_183_en" assigned a value but never read
Info (12128): Elaborating entity "lpm_divide" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18"
Info (12130): Elaborated megafunction instantiation "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18"
Info (12133): Instantiated megafunction "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ots.tdf
    Info (12023): Found entity 1: lpm_divide_ots
Info (12128): Elaborating entity "lpm_divide_ots" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18|lpm_divide_ots:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_hkh.tdf
    Info (12023): Found entity 1: abs_divider_hkh
Info (12128): Elaborating entity "abs_divider_hkh" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18|lpm_divide_ots:auto_generated|abs_divider_hkh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_1dg.tdf
    Info (12023): Found entity 1: alt_u_div_1dg
Info (12128): Elaborating entity "alt_u_div_1dg" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18|lpm_divide_ots:auto_generated|abs_divider_hkh:divider|alt_u_div_1dg:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12128): Elaborating entity "add_sub_lkc" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18|lpm_divide_ots:auto_generated|abs_divider_hkh:divider|alt_u_div_1dg:divider|add_sub_lkc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12128): Elaborating entity "add_sub_mkc" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18|lpm_divide_ots:auto_generated|abs_divider_hkh:divider|alt_u_div_1dg:divider|add_sub_mkc:add_sub_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Info (12128): Elaborating entity "lpm_abs_0s9" for hierarchy "top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|lpm_divide:lpm_divide_handle_small_bpp_16_18|lpm_divide_ots:auto_generated|abs_divider_hkh:divider|lpm_abs_0s9:my_abs_den"
Info (13014): Ignored 3 buffer(s)
    Info (13016): Ignored 3 CARRY_SUM buffer(s)
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info (17050): Register "y_Q~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~6" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/legup/legup_repo/examples/extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main/lab/part_a/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 4123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 4036 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 308 warnings
    Info: Peak virtual memory: 402 megabytes
    Info: Processing ended: Wed Mar 11 22:03:43 2020
    Info: Elapsed time: 00:03:17
    Info: Total CPU time (on all processors): 00:03:09
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:03:48 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "top"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (332104): Reading SDC File: 'extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc'
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 434 megabytes
    Info: Processing ended: Wed Mar 11 22:05:14 2020
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:01:25
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:05:21 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info: *******************************************************************
Info: Running Quartus II 32-bit Assembler
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:05:22 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (332104): Reading SDC File: 'extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc'
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.161     -7285.650 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -2161.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.161
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -11.161 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[2]
    Info (332115): To Node      : top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[1]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.690      2.690  R        clock network delay
    Info (332115):      2.940      0.250     uTco  top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[2]
    Info (332115):      2.940      0.000 FF  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state[2]|regout
    Info (332115):      4.046      1.106 FF    IC  top_inst|main_inst|handle_small_bpp_inst|Equal270~8|datab
    Info (332115):      4.417      0.371 FR  CELL  top_inst|main_inst|handle_small_bpp_inst|Equal270~8|combout
    Info (332115):      5.415      0.998 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state[7]~764|datad
    Info (332115):      5.565      0.150 RF  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state[7]~764|combout
    Info (332115):      6.350      0.785 FF    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~765|dataa
    Info (332115):      6.788      0.438 FR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~765|combout
    Info (332115):      7.767      0.979 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~766|datac
    Info (332115):      8.042      0.275 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~766|combout
    Info (332115):      8.305      0.263 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~767|dataa
    Info (332115):      8.743      0.438 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~767|combout
    Info (332115):      8.991      0.248 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~769|datad
    Info (332115):      9.141      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~769|combout
    Info (332115):      9.395      0.254 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~774|datac
    Info (332115):      9.666      0.271 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~774|combout
    Info (332115):      9.916      0.250 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~775|datad
    Info (332115):     10.066      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~775|combout
    Info (332115):     10.747      0.681 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~781|datac
    Info (332115):     11.022      0.275 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~781|combout
    Info (332115):     11.268      0.246 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~784|datad
    Info (332115):     11.418      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~784|combout
    Info (332115):     12.393      0.975 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~787|datad
    Info (332115):     12.543      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~787|combout
    Info (332115):     12.789      0.246 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~790|datad
    Info (332115):     12.939      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~790|combout
    Info (332115):     13.188      0.249 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~792|datad
    Info (332115):     13.338      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~792|combout
    Info (332115):     13.615      0.277 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~795|datac
    Info (332115):     13.886      0.271 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~795|combout
    Info (332115):     14.125      0.239 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~797|datad
    Info (332115):     14.275      0.150 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~797|combout
    Info (332115):     14.529      0.254 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~799|datac
    Info (332115):     14.800      0.271 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~799|combout
    Info (332115):     14.800      0.000 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state[1]|datain
    Info (332115):     14.884      0.084 RR  CELL  top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.687      2.687  R        clock network delay
    Info (332115):      3.723      0.036     uTsu  top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.884
    Info (332115): Data Required Time :     3.723
    Info (332115): Slack              :   -11.161 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.678      2.678  R        clock network delay
    Info (332115):      2.928      0.250     uTco  y_Q.s_EXE
    Info (332115):      2.928      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      2.928      0.000 RR    IC  Selector0~0|datac
    Info (332115):      3.251      0.323 RR  CELL  Selector0~0|combout
    Info (332115):      3.251      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      3.335      0.084 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.678      2.678  R        clock network delay
    Info (332115):      2.944      0.266      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.335
    Info (332115): Data Required Time :     2.944
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.380
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Wed Mar 11 22:05:50 2020
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:14
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.405     -2589.159 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -2161.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.405
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.405 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[6]
    Info (332115): To Node      : top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[8]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.665      1.665  R        clock network delay
    Info (332115):      1.806      0.141     uTco  top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[6]
    Info (332115):      1.806      0.000 FF  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state[6]|regout
    Info (332115):      2.409      0.603 FF    IC  top_inst|main_inst|handle_small_bpp_inst|Equal270~32|dataa
    Info (332115):      2.596      0.187 FF  CELL  top_inst|main_inst|handle_small_bpp_inst|Equal270~32|combout
    Info (332115):      2.988      0.392 FF    IC  top_inst|main_inst|handle_small_bpp_inst|Equal270~33|datad
    Info (332115):      3.047      0.059 FF  CELL  top_inst|main_inst|handle_small_bpp_inst|Equal270~33|combout
    Info (332115):      3.499      0.452 FF    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~888|datad
    Info (332115):      3.578      0.079 FR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~888|combout
    Info (332115):      3.691      0.113 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~890|datac
    Info (332115):      3.824      0.133 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~890|combout
    Info (332115):      3.934      0.110 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~1324|datad
    Info (332115):      3.993      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~1324|combout
    Info (332115):      4.099      0.106 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~896|datad
    Info (332115):      4.158      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~896|combout
    Info (332115):      4.350      0.192 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state[7]~898|datad
    Info (332115):      4.409      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state[7]~898|combout
    Info (332115):      4.744      0.335 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state[7]~908|datac
    Info (332115):      4.879      0.135 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state[7]~908|combout
    Info (332115):      5.237      0.358 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~1208|datad
    Info (332115):      5.296      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~1208|combout
    Info (332115):      5.746      0.450 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~1210|datac
    Info (332115):      5.856      0.110 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~1210|combout
    Info (332115):      5.964      0.108 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~1214|datad
    Info (332115):      6.023      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~1214|combout
    Info (332115):      6.490      0.467 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~1215|datad
    Info (332115):      6.549      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~1215|combout
    Info (332115):      7.001      0.452 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state~1216|datad
    Info (332115):      7.060      0.059 RR  CELL  top_inst|main_inst|handle_small_bpp_inst|cur_state~1216|combout
    Info (332115):      7.060      0.000 RR    IC  top_inst|main_inst|handle_small_bpp_inst|cur_state[8]|datain
    Info (332115):      7.102      0.042 RR  CELL  top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.665      1.665  R        clock network delay
    Info (332115):      2.697      0.032     uTsu  top:top_inst|main:main_inst|handle_small_bpp:handle_small_bpp_inst|cur_state[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.102
    Info (332115): Data Required Time :     2.697
    Info (332115): Slack              :    -4.405 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.655      1.655  R        clock network delay
    Info (332115):      1.796      0.141     uTco  y_Q.s_EXE
    Info (332115):      1.796      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      1.796      0.000 RR    IC  Selector0~0|datac
    Info (332115):      1.980      0.184 RR  CELL  Selector0~0|combout
    Info (332115):      1.980      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      2.022      0.042 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.655      1.655  R        clock network delay
    Info (332115):      1.807      0.152      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.022
    Info (332115): Data Required Time :     1.807
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.380
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 330 megabytes
    Info: Processing ended: Wed Mar 11 22:06:02 2020
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:26
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info (293000): Quartus II Full Compilation was successful. 0 errors, 669 warnings
Info (23030): Evaluation of Tcl script /home/legup/altera/11.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 669 warnings
    Info: Peak virtual memory: 110 megabytes
    Info: Processing ended: Wed Mar 11 22:06:04 2020
    Info: Elapsed time: 00:05:45
    Info: Total CPU time (on all processors): 00:05:33
