INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Task2_HD/Task2_HD.srcs/sources_1/new/HalfAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Task2_HD/Task2_HD.srcs/sim_1/new/test_HD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_HD
