INFO:sim:172 - Generating IP...
Resolving generics for 'DigitalClockManager'...
Applying external generics to 'DigitalClockManager'...
Delivering associated files for 'DigitalClockManager'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'DigitalClockManager'...
Delivered 3 files into directory D:/AMP/Research and
Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockMana
ger
Delivered 1 file into directory D:/AMP/Research and
Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockMana
ger
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx25.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'DigitalClockManager'...
Generating ISE project...
XCO file found: DigitalClockManager.xco
XMDF file found: DigitalClockManager_xmdf.tcl
Adding D:/AMP/Research and
Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockMana
ger.asy -view all -origin_type imported
Adding D:/AMP/Research and
Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockMana
ger.ucf -view all -origin_type created
Adding D:/AMP/Research and
Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockMana
ger.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "D:/AMP/Research and
   Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockM
   anager.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/AMP/Research and
Development/FPGA/XilinxSpartan6-VGA_BlinkRGB/ipcore_dir/tmp/_cg/DigitalClockMana
ger.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DigitalClockManager"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DigitalClockManager'.
