<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>top.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="10- 1-2024" design="top" device="XC2C64A" eqnType="1" pkg="QFG48" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  5:49PM" version="1.0"/><pin id="FB1_MC2_PIN5" iostd="LVCMOS33" pinnum="5" signal="d21_SPECSIG" use="O"/><pin id="FB1_MC3_PIN4" pinnum="4"/><pin id="FB1_MC9_PIN2" pinnum="2"/><pin id="FB1_MC10_PIN1" pinnum="1"/><pin id="FB1_MC11_PIN48" pinnum="48"/><pin id="FB1_MC12_PIN47" pinnum="47"/><pin id="FB1_MC13_PIN46" pinnum="46"/><pin id="FB2_MC1_PIN6" iostd="LVCMOS33" pinnum="6" signal="d20_SPECSIG" use="O"/><pin id="FB2_MC2_PIN7" iostd="LVCMOS33" pinnum="7" signal="d16_SPECSIG" use="O"/><pin id="FB2_MC3_PIN8" iostd="LVCMOS33" pinnum="8" signal="d15_SPECSIG" use="O"/><pin id="FB2_MC4_PIN9" iostd="LVCMOS33" pinnum="9" signal="d14_SPECSIG" use="O"/><pin id="FB2_MC5_PIN10" iostd="LVCMOS33" pinnum="10" signal="d13_SPECSIG" use="O"/><pin id="FB2_MC7_PIN11" pinnum="11"/><pin id="FB2_MC8_PIN12" pinnum="12"/><pin id="FB2_MC10_PIN13" pinnum="13"/><pin id="FB2_MC12_PIN14" iostd="LVCMOS33" pinnum="14" signal="d12_SPECSIG" use="O"/><pin id="FB2_MC13_PIN15" iostd="LVCMOS33" pinnum="15" signal="d11_SPECSIG" use="O"/><pin id="FB3_MC1_PIN45" pinnum="45"/><pin id="FB3_MC2_PIN44" iostd="LVCMOS33" pinnum="44" signal="d24_SPECSIG" use="O"/><pin id="FB3_MC3_PIN43" pinnum="43"/><pin id="FB3_MC5_PIN39" iostd="LVCMOS33" pinnum="39" signal="d25_SPECSIG" use="O"/><pin id="FB3_MC6_PIN38" iostd="LVCMOS33" pinnum="38" signal="d26_SPECSIG" use="O"/><pin id="FB3_MC9_PIN37" iostd="LVCMOS33" pinnum="37" signal="d30_SPECSIG" use="O"/><pin id="FB3_MC10_PIN36" iostd="LVCMOS33" pinnum="36" signal="d31_SPECSIG" use="O"/><pin id="FB3_MC11_PIN35" iostd="LVCMOS33" pinnum="35" signal="d32_SPECSIG" use="O"/><pin id="FB3_MC12_PIN34" iostd="LVCMOS33" pinnum="34" signal="d22_SPECSIG" use="O"/><pin id="FB3_MC14_PIN33" iostd="LVCMOS33" pinnum="33" signal="d33_SPECSIG" use="O"/><pin id="FB3_MC15_PIN32" iostd="LVCMOS33" pinnum="32" signal="d34_SPECSIG" use="O"/><pin id="FB4_MC1_PIN17" pinnum="17"/><pin id="FB4_MC2_PIN18" pinnum="18"/><pin id="FB4_MC7_PIN20" pinnum="20"/><pin id="FB4_MC10_PIN24" iostd="LVCMOS33" pinnum="24" signal="d10_SPECSIG" use="O"/><pin id="FB4_MC11_PIN25" iostd="LVCMOS33" pinnum="25" signal="d36_SPECSIG" use="O"/><pin id="FB4_MC12_PIN26" iostd="LVCMOS33" pinnum="26" signal="d23_SPECSIG" use="O"/><pin id="FB4_MC13_PIN27" iostd="LVCMOS33" pinnum="27" signal="d35_SPECSIG" use="O"/><pin id="FB4_MC14_PIN28" pinnum="28"/><pin id="FB4_MC16_PIN30" pinnum="30"/><pin id="FB_PIN3" pinnum="3" use="VCCAUX"/><pin id="FB_PIN19" pinnum="19" use="VCCIO-3.3"/><pin id="FB_PIN29" pinnum="29" use="VCC"/><pin id="FB_PIN42" pinnum="42" use="VCCIO-3.3"/><fblock id="FB1" pinUse="1"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN5" sigUse="0" signal="d21_SPECSIG"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN4"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN2"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN1"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN48"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN47"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN46"/><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><PAL/><equation id="d21_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB2" pinUse="7"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN6" sigUse="0" signal="d20_SPECSIG"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN7" sigUse="0" signal="d16_SPECSIG"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN8" sigUse="0" signal="d15_SPECSIG"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN9" sigUse="0" signal="d14_SPECSIG"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN10" sigUse="0" signal="d13_SPECSIG"/><macrocell id="FB2_MC6"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN11"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN12"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN13"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN14" sigUse="0" signal="d12_SPECSIG"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN15" sigUse="0" signal="d11_SPECSIG"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><PAL/><equation id="d20_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d16_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d15_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d14_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d13_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d12_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d11_SPECSIG" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB3" pinUse="9"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN45"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN44" sigUse="0" signal="d24_SPECSIG"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN43"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN39" sigUse="0" signal="d25_SPECSIG"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN38" sigUse="0" signal="d26_SPECSIG"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN37" sigUse="0" signal="d30_SPECSIG"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN36" sigUse="0" signal="d31_SPECSIG"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN35" sigUse="0" signal="d32_SPECSIG"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN34" sigUse="0" signal="d22_SPECSIG"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN33" sigUse="0" signal="d33_SPECSIG"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN32" sigUse="0" signal="d34_SPECSIG"/><macrocell id="FB3_MC16"/><PAL/><equation id="d24_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d25_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d26_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d30_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d31_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d32_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d22_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d33_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d34_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB4" pinUse="4"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN17"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN18"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN20"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN24" sigUse="0" signal="d10_SPECSIG"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN25" sigUse="0" signal="d36_SPECSIG"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN26" sigUse="0" signal="d23_SPECSIG"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN27" sigUse="0" signal="d35_SPECSIG"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN28"/><macrocell id="FB4_MC15"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN30"/><PAL/><equation id="d10_SPECSIG" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d36_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d23_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="d35_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC   constraint 'P11'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'din' based upon the LOC   constraint 'P12'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'clk'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'din'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1006 - Design 'top' has no inputs.</warning><warning>Cpld:310 - Cannot apply TIMESPEC TS1000 =   PERIOD:PERIOD_clk:1000000000.000nS:HIGH:50.000000000:% because of one of the   following: (a) a signal name was not found; (b) a signal was removed or   renamed due to optimization; (c) there is no path between the FROM node and   TO node in the TIMESPEC.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-QFG48" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="d21_SPECSIG" value="d2&lt;1&gt;"/><specSig signal="d20_SPECSIG" value="d2&lt;0&gt;"/><specSig signal="d16_SPECSIG" value="d1&lt;6&gt;"/><specSig signal="d15_SPECSIG" value="d1&lt;5&gt;"/><specSig signal="d14_SPECSIG" value="d1&lt;4&gt;"/><specSig signal="d13_SPECSIG" value="d1&lt;3&gt;"/><specSig signal="d12_SPECSIG" value="d1&lt;2&gt;"/><specSig signal="d11_SPECSIG" value="d1&lt;1&gt;"/><specSig signal="d24_SPECSIG" value="d2&lt;4&gt;"/><specSig signal="d25_SPECSIG" value="d2&lt;5&gt;"/><specSig signal="d26_SPECSIG" value="d2&lt;6&gt;"/><specSig signal="d30_SPECSIG" value="d3&lt;0&gt;"/><specSig signal="d31_SPECSIG" value="d3&lt;1&gt;"/><specSig signal="d32_SPECSIG" value="d3&lt;2&gt;"/><specSig signal="d22_SPECSIG" value="d2&lt;2&gt;"/><specSig signal="d33_SPECSIG" value="d3&lt;3&gt;"/><specSig signal="d34_SPECSIG" value="d3&lt;4&gt;"/><specSig signal="d10_SPECSIG" value="d1&lt;0&gt;"/><specSig signal="d36_SPECSIG" value="d3&lt;6&gt;"/><specSig signal="d23_SPECSIG" value="d2&lt;3&gt;"/><specSig signal="d35_SPECSIG" value="d3&lt;5&gt;"/></document>
