/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_0z[2] | celloutsig_1_3z);
  assign celloutsig_1_15z = ~(celloutsig_1_8z[6] | celloutsig_1_1z);
  assign celloutsig_0_4z = in_data[82] | _00_;
  assign celloutsig_1_3z = celloutsig_1_0z[4] ^ celloutsig_1_2z[9];
  assign celloutsig_0_2z = celloutsig_0_1z[7] ^ celloutsig_0_1z[1];
  assign celloutsig_1_5z = ~(celloutsig_1_0z[0] ^ celloutsig_1_3z);
  reg [3:0] _08_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 4'h0;
    else _08_ <= in_data[69:66];
  assign { _01_[3:2], _00_, _01_[0] } = _08_;
  assign celloutsig_1_8z = { in_data[159:129], celloutsig_1_3z } / { 1'h1, in_data[151:142], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[169:159] / { 1'h1, in_data[141:132] };
  assign celloutsig_1_2z = { in_data[147:134], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[178:142], celloutsig_1_0z, celloutsig_1_0z } <= in_data[168:110];
  assign celloutsig_1_19z = celloutsig_1_0z[2:0] && { celloutsig_1_2z[11], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_1z & ~(celloutsig_1_3z);
  assign celloutsig_0_3z = celloutsig_0_2z ? { celloutsig_0_1z[4:1], celloutsig_0_1z } : { in_data[65:58], _01_[3:2], _00_, _01_[0], 1'h0 };
  assign celloutsig_0_7z = celloutsig_0_4z ? { _01_[3:2], _00_, celloutsig_0_2z, celloutsig_0_6z } : celloutsig_0_5z[6:2];
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_6z = ^ celloutsig_0_5z[3:1];
  assign celloutsig_1_7z = ^ celloutsig_1_2z[4:0];
  assign celloutsig_0_5z = celloutsig_0_1z[6:0] - { celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[58:50] - { in_data[70:66], _01_[3:2], _00_, _01_[0] };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
