/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [9:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_0_72z;
  wire [11:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [13:0] celloutsig_1_0z;
  reg [15:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[50] | ~(in_data[33]);
  assign celloutsig_1_17z = celloutsig_1_7z[4] | ~(celloutsig_1_3z);
  assign celloutsig_0_22z = celloutsig_0_17z | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z } + { celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[55:50] + in_data[43:38];
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z } + { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_3z = { celloutsig_0_1z[5:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } >= { in_data[40:33], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_26z } >= { celloutsig_0_15z[0], celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_37z = celloutsig_0_23z >= { celloutsig_0_15z[2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_85z = celloutsig_0_73z[5:0] >= celloutsig_0_58z;
  assign celloutsig_1_5z = in_data[182:175] >= celloutsig_1_4z;
  assign celloutsig_1_19z = { celloutsig_1_14z[1:0], celloutsig_1_17z } >= celloutsig_1_13z[8:6];
  assign celloutsig_0_12z = { celloutsig_0_11z[1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z } >= in_data[30:25];
  assign celloutsig_0_27z = celloutsig_0_2z >= { celloutsig_0_11z[4], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_50z = { celloutsig_0_42z[6:5], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_16z } <= { celloutsig_0_23z[5:1], celloutsig_0_24z, celloutsig_0_31z };
  assign celloutsig_0_7z = in_data[18:16] <= celloutsig_0_1z[2:0];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z } <= { celloutsig_1_2z[3], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_14z[3:1], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_16z } % { 1'h1, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_1_14z = celloutsig_1_8z[3] ? { celloutsig_1_8z[6:4], 1'h1, celloutsig_1_8z[2] } : in_data[149:145];
  assign celloutsig_0_42z = - { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_72z = - { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_54z, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_73z = - celloutsig_0_42z[11:0];
  assign celloutsig_1_7z = - { celloutsig_1_0z[9:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = - { celloutsig_1_7z[6:1], celloutsig_1_6z };
  assign celloutsig_0_11z = - in_data[69:63];
  assign celloutsig_0_13z = - celloutsig_0_2z;
  assign celloutsig_0_23z = - celloutsig_0_11z[5:0];
  assign celloutsig_1_6z = | { in_data[127:123], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_9z = | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_16z = | { celloutsig_0_14z[4:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_21z = | { celloutsig_0_2z[2:1], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_26z = | celloutsig_0_11z[5:2];
  assign celloutsig_0_58z = celloutsig_0_1z >> celloutsig_0_23z;
  assign celloutsig_1_2z = in_data[114:109] >> celloutsig_1_0z[7:2];
  assign celloutsig_1_18z = celloutsig_1_14z[3:0] >> { celloutsig_1_7z[8:6], celloutsig_1_6z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] >> in_data[82:80];
  always_latch
    if (clkin_data[128]) celloutsig_0_54z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_54z = { celloutsig_0_42z[7], celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_36z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_0z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[163:150];
  always_latch
    if (clkin_data[160]) celloutsig_1_4z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_4z = { celloutsig_1_2z[4:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_13z = 16'h0000;
    else if (clkin_data[64]) celloutsig_1_13z = { celloutsig_1_4z[5:4], celloutsig_1_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_15z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_15z = { celloutsig_0_13z[0], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_32z = ~((celloutsig_0_12z & celloutsig_0_16z) | (celloutsig_0_27z & celloutsig_0_9z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_2z[0]) | (celloutsig_0_1z[0] & celloutsig_0_3z));
  assign celloutsig_0_45z = ~((celloutsig_0_21z & celloutsig_0_23z[0]) | (celloutsig_0_14z[6] & celloutsig_0_5z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[0] & in_data[56]) | (celloutsig_0_0z & celloutsig_0_1z[4]));
  assign celloutsig_0_6z = ~((in_data[46] & celloutsig_0_1z[3]) | (celloutsig_0_1z[2] & celloutsig_0_0z));
  assign celloutsig_0_86z = ~((celloutsig_0_72z[5] & celloutsig_0_50z) | (celloutsig_0_36z & celloutsig_0_37z));
  assign celloutsig_1_1z = ~((in_data[154] & in_data[158]) | (celloutsig_1_0z[13] & in_data[103]));
  assign celloutsig_0_8z = ~((celloutsig_0_6z & celloutsig_0_5z) | (celloutsig_0_0z & celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_13z[0]) | (celloutsig_0_6z & celloutsig_0_12z));
  assign celloutsig_0_24z = ~((celloutsig_0_5z & celloutsig_0_22z) | (celloutsig_0_3z & celloutsig_0_18z[2]));
  assign celloutsig_0_31z = ~((celloutsig_0_14z[5] & celloutsig_0_22z) | (celloutsig_0_16z & celloutsig_0_7z));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
