Test case 921

Optimisations:
  Iverilog: 
  Verilator: -fno-const -O3
  CXXRTL: -O2
  CXXSLG: -O4
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 2dbabc34
  clk = 0
  inj_in_data_1755349247825_180 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=00110100000000001011101000101101
    Iverilog=00110100101111001011101000101101
    CXXRTL=00110100101111001011101000101101
    CXXSLG=00110100101111001011101000101101
    CXXSLG_SV2V=00110100101111001011101000101101
    Xcelium=00110100101111001011101000101101
