
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118404                       # Number of seconds simulated
sim_ticks                                118403954112                       # Number of ticks simulated
final_tick                               688235247246                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284827                       # Simulator instruction rate (inst/s)
host_op_rate                                   364414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7185101                       # Simulator tick rate (ticks/s)
host_mem_usage                               16941328                       # Number of bytes of host memory used
host_seconds                                 16479.09                       # Real time elapsed on the host
sim_insts                                  4693688829                       # Number of instructions simulated
sim_ops                                    6005219974                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1749248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3004160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       786688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1365760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6912768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2211584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2211584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13666                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23470                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10670                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 54006                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17278                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17278                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14773561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25372126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6644102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11534750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58382915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18678295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18678295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18678295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14773561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25372126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6644102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11534750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               77061210                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               283942337                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21119825                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18757218                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829500                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11117159                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10816172                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339897                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52792                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227902618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119591961                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21119825                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12156069                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24174925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5593891                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2500148                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13948687                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258332644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234157719     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096225      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2039440      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765095      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3578359      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4335118      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042867      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564592      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9753229      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258332644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226212150                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4208007                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24137503                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24885                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3750098                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060476                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134616954                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3750098                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226484343                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2109230                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1275191                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23880094                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       833686                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134502842                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87312                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       517072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177551218                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608125513                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608125513                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30840019                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9230                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2584067                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23442275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73193                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926182                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133999977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127243351                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79672                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20300546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42648983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258332644                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492556                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175600                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203875497     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22836835      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11703048      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6743934      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499496      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756227      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1500453      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350451      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66703      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258332644                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233463     47.82%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179862     36.84%     84.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74877     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99867672     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005693      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22240697     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120069      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127243351                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448131                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488202                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513387220                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154319268                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124286888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127731553                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224087                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3916466                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          231                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112467                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3750098                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1509157                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        65383                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134018428                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23442275                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141375                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          538                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102776                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926021                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126125580                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21966823                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117771                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26086834                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19495009                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120011                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444194                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124321626                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124286888                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71080885                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163993578                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437719                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433437                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21372170                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833905                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254582546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292232                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212365924     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995957      6.28%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511255      4.91%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471549      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113875      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055758      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4528255      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007506      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1532467      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254582546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1532467                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387071461                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271792941                       # The number of ROB writes
system.switch_cpus0.timesIdled                6039183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25609693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.839423                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.839423                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.352184                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.352184                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584065647                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162091010                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142434309                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               283942337                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25480129                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20636129                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2332389                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10064884                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9594596                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2859515                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105504                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215302708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141680584                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25480129                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12454111                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31028539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7170392                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5685146                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13470959                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2330863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    256801389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.677922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225772850     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2893096      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2267842      0.88%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5341176      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1148582      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1789130      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1373453      0.53%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          863717      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15351543      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    256801389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089737                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498977                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       212902995                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8155486                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30902451                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104017                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4736439                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4398686                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49205                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173744603                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        90971                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4736439                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       213491168                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2028232                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4460866                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30383278                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1701398                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173578834                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        36145                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        323064                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       624632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       242219                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    244163918                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    810001820                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    810001820                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198152030                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46011874                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43872                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24677                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5497778                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16864608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8392771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       157395                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1866484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172342405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161842415                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168352                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28882757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60134604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    256801389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630224                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187035326     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29894558     11.64%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14498047      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9692339      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8970242      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3011441      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3108856      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       441203      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149377      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256801389                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         464025     59.12%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160136     20.40%     79.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160717     20.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135930034     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2452167      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19191      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15117058      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8323965      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161842415                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569983                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             784878                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004850                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    581439449                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    201269571                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157690524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162627293                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       408222                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3825155                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238294                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4736439                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1288041                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113302                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172386254                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16864608                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8392771                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24659                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1264696                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1324413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2589109                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158892823                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14594538                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2949592                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22916824                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22523625                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8322286                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559595                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157691378                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157690524                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93379950                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257821982                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.555361                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362188                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116081920                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142557773                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29830562                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2336460                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252064950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565560                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192213123     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28167201     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12295293      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6984962      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5062516      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1986192      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1536644      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1107940      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2711079      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252064950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116081920                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142557773                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21193930                       # Number of memory references committed
system.switch_cpus1.commit.loads             13039453                       # Number of loads committed
system.switch_cpus1.commit.membars              19190                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20482607                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128449498                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2901951                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2711079                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           421742206                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349513261                       # The number of ROB writes
system.switch_cpus1.timesIdled                3480297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27140948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116081920                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142557773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116081920                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.446051                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.446051                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408822                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408822                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       715681208                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219588250                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160464540                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38380                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               283942337                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25572541                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20730720                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2351452                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10408784                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9688184                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2776322                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       111283                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    221555589                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142570840                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25572541                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12464506                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             31382015                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7166614                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4321330                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13687287                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2349324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    262043720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.028707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       230661705     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2186480      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3969051      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3675454      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2336603      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1920676      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1099661      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1136675      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15057415      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    262043720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090062                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.502112                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       219293492                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6603806                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31307194                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54655                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4784567                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4441011                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174999043                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4784567                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       219854525                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1444854                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3866911                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30766263                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1326594                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174852707                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        223005                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       569990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    248013103                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    814495372                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    814495372                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    204248610                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43764482                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40220                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20110                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4886086                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16490729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8544367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        98788                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1901636                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173712933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        164087783                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       138703                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26139557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     54920876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    262043720                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626185                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299189                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    191281257     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     29949906     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16119809      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8165225      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9737039      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3147625      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2953295      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       519979      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       169585      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    262043720                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         494448     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170439     20.56%     80.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163968     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    137984808     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2354094      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20110      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15211819      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8516952      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     164087783                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.577891                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             828855                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005051                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    591186841                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    199892959                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    160544725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     164916638                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       320304                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3176019                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       109757                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4784567                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         977683                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       136051                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173753153                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         9932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16490729                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8544367                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20110                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1255463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1308392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2563855                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    161725366                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14675351                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2362414                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23192114                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22832953                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8516763                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569571                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             160544763                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            160544725                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92637627                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        258041335                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565413                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.359003                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    118954268                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    146467278                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27286215                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2381398                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    257259153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569337                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369042                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    195577096     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28396318     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     14726040      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4734216      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      6502321      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2182771      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1257314      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1115407      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2767670      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    257259153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    118954268                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     146467278                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21749316                       # Number of memory references committed
system.switch_cpus2.commit.loads             13314706                       # Number of loads committed
system.switch_cpus2.commit.membars              20110                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21141163                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        131955548                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3020915                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2767670                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           428244976                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          352291602                       # The number of ROB writes
system.switch_cpus2.timesIdled                3426779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21898617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          118954268                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            146467278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    118954268                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.386987                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.386987                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418938                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418938                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       727398207                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      224663434                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161510736                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40220                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               283942337                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23123563                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18903571                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2252130                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9534868                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9082697                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2371882                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       102004                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    222817594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129894933                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23123563                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11454579                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27065886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6241856                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6058786                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13647562                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2253645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    259894138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.955972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       232828252     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1300107      0.50%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1983477      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2709465      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2781903      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2324895      0.89%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1320773      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1943784      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12701482      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    259894138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081438                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.457469                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       220268691                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8628475                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26994161                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        51176                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3951632                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3817771                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     159160147                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3951632                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       220891600                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1560861                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5497395                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26433280                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1559367                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     159059453                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1031                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        352433                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       623097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          794                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    221034892                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    740268577                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    740268577                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    191157699                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29877157                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43912                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        25252                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4534723                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15109549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8282917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       146449                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1797333                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158841740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        43893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150702281                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30545                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17992636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42704743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6573                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    259894138                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579860                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269295                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    196160283     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25993519     10.00%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13442138      5.17%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10113230      3.89%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7869165      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3159580      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2011094      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1017360      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       127769      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    259894138                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          26996     10.15%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         97712     36.72%     46.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       141369     53.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126255649     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2335291      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18660      0.01%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13871757      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8220924      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150702281                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.530750                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             266077                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001766                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    561595319                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    176878669                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    148438286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150968358                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       351785                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2495299                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          400                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       198318                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          208                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3951632                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1254527                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       142762                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158885634                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        72944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15109549                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8282917                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        25233                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          400                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1312482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1278302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2590784                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148653427                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13079628                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2048851                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21298505                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21014748                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8218877                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523534                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             148438396                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            148438286                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85441763                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        228873354                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522776                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373315                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    111953734                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    137595042                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21299784                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2289210                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    255942506                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387210                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    199686414     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27737981     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10542890      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5087227      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4209504      1.64%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2518553      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2129209      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       942259      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3088469      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    255942506                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    111953734                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     137595042                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20698848                       # Number of memory references committed
system.switch_cpus3.commit.loads             12614250                       # Number of loads committed
system.switch_cpus3.commit.membars              18660                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19735054                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        124022461                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2807521                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3088469                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           411748863                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321741602                       # The number of ROB writes
system.switch_cpus3.timesIdled                3469440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24048199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          111953734                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            137595042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    111953734                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.536247                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.536247                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394283                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394283                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       670003690                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      205960400                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148128351                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37320                       # number of misc regfile writes
system.l20.replacements                         13680                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          211326                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21872                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.661942                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.276384                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.933217                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5114.374874                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2866.415525                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024936                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.624313                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.349904                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37551                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37551                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9267                       # number of Writeback hits
system.l20.Writeback_hits::total                 9267                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37551                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37551                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37551                       # number of overall hits
system.l20.overall_hits::total                  37551                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13666                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13680                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13666                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13680                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13666                       # number of overall misses
system.l20.overall_misses::total                13680                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3919241                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3670027427                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3673946668                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3919241                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3670027427                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3673946668                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3919241                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3670027427                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3673946668                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51217                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51231                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9267                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9267                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51217                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51231                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51217                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51231                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.266825                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.267026                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.266825                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.267026                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.266825                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.267026                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 268551.692302                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 268563.352924                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 268551.692302                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 268563.352924                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 268551.692302                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 268563.352924                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2137                       # number of writebacks
system.l20.writebacks::total                     2137                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13666                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13680                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13666                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13680                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13666                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13680                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2797014482                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2800038230                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2797014482                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2800038230                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2797014482                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2800038230                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266825                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.267026                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.266825                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.267026                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.266825                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.267026                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 204669.580126                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 204681.157164                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 204669.580126                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 204681.157164                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 204669.580126                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 204681.157164                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         23483                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          775995                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31675                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.498658                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.755518                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.213015                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3746.975521                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4236.055946                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024628                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000880                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.457394                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.517097                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61722                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61722                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22809                       # number of Writeback hits
system.l21.Writeback_hits::total                22809                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61722                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61722                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61722                       # number of overall hits
system.l21.overall_hits::total                  61722                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        23470                       # number of ReadReq misses
system.l21.ReadReq_misses::total                23483                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        23470                       # number of demand (read+write) misses
system.l21.demand_misses::total                 23483                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        23470                       # number of overall misses
system.l21.overall_misses::total                23483                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3382530                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6918423761                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6921806291                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3382530                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6918423761                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6921806291                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3382530                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6918423761                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6921806291                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85192                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85205                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22809                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22809                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85192                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85205                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85192                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85205                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275495                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275606                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275495                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275606                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275495                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275606                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 260194.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 294777.322582                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 294758.177873                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 260194.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 294777.322582                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 294758.177873                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 260194.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 294777.322582                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 294758.177873                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3946                       # number of writebacks
system.l21.writebacks::total                     3946                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        23470                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           23483                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        23470                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            23483                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        23470                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           23483                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2552133                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5416117198                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5418669331                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2552133                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5416117198                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5418669331                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2552133                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5416117198                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5418669331                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275495                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275606                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275495                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275606                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275495                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275606                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196317.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 230767.669280                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 230748.598177                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 196317.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 230767.669280                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 230748.598177                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 196317.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 230767.669280                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 230748.598177                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6160                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          392431                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14352                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.343297                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          253.689418                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.694485                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2854.627634                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5072.988462                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030968                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.348465                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.619261                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40220                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40220                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           12079                       # number of Writeback hits
system.l22.Writeback_hits::total                12079                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40220                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40220                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40220                       # number of overall hits
system.l22.overall_hits::total                  40220                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6146                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6160                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6146                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6160                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6146                       # number of overall misses
system.l22.overall_misses::total                 6160                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3797390                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1694953610                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1698751000                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3797390                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1694953610                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1698751000                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3797390                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1694953610                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1698751000                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        46366                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              46380                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        12079                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            12079                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        46366                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               46380                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        46366                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              46380                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132554                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132816                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132554                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132816                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132554                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132816                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 271242.142857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275781.583144                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275771.266234                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 271242.142857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275781.583144                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275771.266234                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 271242.142857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275781.583144                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275771.266234                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4156                       # number of writebacks
system.l22.writebacks::total                     4156                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6146                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6160                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6146                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6160                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6146                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6160                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2902922                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1302297223                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1305200145                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2902922                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1302297223                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1305200145                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2902922                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1302297223                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1305200145                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132554                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132816                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132554                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132816                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132554                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132816                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207351.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 211893.462903                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 211883.140422                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207351.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 211893.462903                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 211883.140422                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207351.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 211893.462903                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 211883.140422                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         10686                       # number of replacements
system.l23.tagsinuse                      8191.987227                       # Cycle average of tags in use
system.l23.total_refs                          609665                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18878                       # Sample count of references to valid blocks.
system.l23.avg_refs                         32.294999                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          328.678515                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.540224                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4200.907692                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3654.860796                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.040122                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000920                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.512806                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.446150                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47997                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47997                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28255                       # number of Writeback hits
system.l23.Writeback_hits::total                28255                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47997                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47997                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47997                       # number of overall hits
system.l23.overall_hits::total                  47997                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        10668                       # number of ReadReq misses
system.l23.ReadReq_misses::total                10681                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        10670                       # number of demand (read+write) misses
system.l23.demand_misses::total                 10683                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        10670                       # number of overall misses
system.l23.overall_misses::total                10683                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3393272                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2949824741                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2953218013                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       487981                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       487981                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3393272                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2950312722                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2953705994                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3393272                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2950312722                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2953705994                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        58665                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              58678                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28255                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28255                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        58667                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               58680                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        58667                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              58680                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.181846                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182027                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.181874                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182055                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.181874                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182055                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 261020.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 276511.505531                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 276492.651718                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 243990.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 243990.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 261020.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 276505.409747                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 276486.566882                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 261020.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 276505.409747                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 276486.566882                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7039                       # number of writebacks
system.l23.writebacks::total                     7039                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        10668                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           10681                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        10670                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            10683                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        10670                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           10683                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2563507                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2268309410                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2270872917                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       359712                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       359712                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2563507                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2268669122                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2271232629                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2563507                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2268669122                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2271232629                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.181846                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182027                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.181874                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182055                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.181874                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182055                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 197192.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 212627.428759                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 212608.643105                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       179856                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       179856                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 197192.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 212621.286036                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 212602.511373                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 197192.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 212621.286036                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 212602.511373                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992176                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013980788                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874271.327172                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992176                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13948672                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13948672                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13948672                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13948672                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13948672                       # number of overall hits
system.cpu0.icache.overall_hits::total       13948672                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4315516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4315516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4315516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4315516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4315516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4315516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13948687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13948687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13948687                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13948687                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13948687                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13948687                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 287701.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 287701.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 287701.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4035441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4035441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4035441                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 288245.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51217                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246968835                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51473                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4798.026830                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.627607                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.372393                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807139                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192861                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20059548                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20059548                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9233                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24069982                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24069982                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24069982                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24069982                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187357                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187357                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187357                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187357                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187357                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27510588717                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27510588717                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27510588717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27510588717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27510588717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27510588717                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20246905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20246905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24257339                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24257339                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24257339                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24257339                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009254                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007724                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007724                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007724                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007724                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 146835.126080                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 146835.126080                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 146835.126080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 146835.126080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 146835.126080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 146835.126080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9267                       # number of writebacks
system.cpu0.dcache.writebacks::total             9267                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136140                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136140                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136140                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136140                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136140                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136140                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51217                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51217                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51217                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51217                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6229926067                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6229926067                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6229926067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6229926067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6229926067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6229926067                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121637.855927                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121637.855927                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 121637.855927                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 121637.855927                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 121637.855927                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 121637.855927                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997545                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097126445                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234473.411405                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997545                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13470944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13470944                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13470944                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13470944                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13470944                       # number of overall hits
system.cpu1.icache.overall_hits::total       13470944                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4112875                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4112875                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4112875                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4112875                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4112875                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4112875                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13470959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13470959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13470959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13470959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13470959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13470959                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 274191.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 274191.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 274191.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 274191.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 274191.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 274191.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3493630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3493630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3493630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3493630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3493630                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3493630                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 268740.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 268740.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 268740.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 268740.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 268740.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 268740.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85192                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194854305                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85448                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2280.384620                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.316896                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.683104                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10926541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10926541                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8116096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8116096                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        24411                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24411                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19042637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19042637                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19042637                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19042637                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       209873                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       209873                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       209873                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        209873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       209873                       # number of overall misses
system.cpu1.dcache.overall_misses::total       209873                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29446580070                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29446580070                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29446580070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29446580070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29446580070                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29446580070                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11136414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11136414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8116096                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8116096                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        24411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19252510                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19252510                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19252510                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19252510                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018846                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018846                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010901                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010901                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010901                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010901                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 140306.661981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 140306.661981                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 140306.661981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 140306.661981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 140306.661981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 140306.661981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22809                       # number of writebacks
system.cpu1.dcache.writebacks::total            22809                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124681                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124681                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124681                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124681                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124681                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124681                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85192                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85192                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85192                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85192                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85192                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11167594896                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11167594896                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11167594896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11167594896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11167594896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11167594896                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131087.366138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131087.366138                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131087.366138                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131087.366138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131087.366138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131087.366138                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997784                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1095016289                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2365045.980562                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997784                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13687272                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13687272                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13687272                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13687272                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13687272                       # number of overall hits
system.cpu2.icache.overall_hits::total       13687272                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4409485                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4409485                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4409485                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4409485                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4409485                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4409485                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13687287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13687287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13687287                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13687287                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13687287                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13687287                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 293965.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 293965.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 293965.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 293965.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 293965.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 293965.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3927790                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3927790                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3927790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3927790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3927790                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3927790                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 280556.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 280556.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46366                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               183581117                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46622                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3937.649972                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.699454                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.300546                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908982                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091018                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11025131                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11025131                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8396417                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8396417                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20110                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20110                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20110                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19421548                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19421548                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19421548                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19421548                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       139656                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       139656                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       139656                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        139656                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       139656                       # number of overall misses
system.cpu2.dcache.overall_misses::total       139656                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16921640368                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16921640368                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16921640368                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16921640368                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16921640368                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16921640368                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11164787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11164787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8396417                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8396417                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19561204                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19561204                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19561204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19561204                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012509                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012509                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121166.583376                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121166.583376                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121166.583376                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121166.583376                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121166.583376                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121166.583376                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12079                       # number of writebacks
system.cpu2.dcache.writebacks::total            12079                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        93290                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        93290                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        93290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        93290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        93290                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        93290                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46366                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46366                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46366                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46366                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46366                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46366                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4364139737                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4364139737                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4364139737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4364139737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4364139737                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4364139737                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002370                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002370                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002370                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002370                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94123.705668                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94123.705668                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94123.705668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94123.705668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94123.705668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94123.705668                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.998358                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1095384824                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2221875.910751                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.998358                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020831                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13647548                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13647548                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13647548                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13647548                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13647548                       # number of overall hits
system.cpu3.icache.overall_hits::total       13647548                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3967571                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3967571                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3967571                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3967571                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3967571                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3967571                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13647562                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13647562                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13647562                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13647562                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13647562                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13647562                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 283397.928571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 283397.928571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 283397.928571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 283397.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 283397.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 283397.928571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3516635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3516635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3516635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3516635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3516635                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3516635                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 270510.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 270510.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 58667                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186326025                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 58923                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3162.195153                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.562849                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.437151                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912355                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087645                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9597859                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9597859                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8042727                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8042727                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19719                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19719                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18660                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18660                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17640586                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17640586                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17640586                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17640586                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       168567                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       168567                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3487                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       172054                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        172054                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       172054                       # number of overall misses
system.cpu3.dcache.overall_misses::total       172054                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  21610060262                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21610060262                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    797210233                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    797210233                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22407270495                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22407270495                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22407270495                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22407270495                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9766426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9766426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8046214                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8046214                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18660                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18660                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17812640                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17812640                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17812640                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17812640                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017260                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017260                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009659                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009659                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009659                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009659                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128198.640671                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128198.640671                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 228623.525380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 228623.525380                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 130233.941059                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130233.941059                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 130233.941059                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130233.941059                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2372575                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 215688.636364                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28255                       # number of writebacks
system.cpu3.dcache.writebacks::total            28255                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       109902                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       109902                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3485                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3485                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       113387                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       113387                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       113387                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       113387                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        58665                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        58665                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        58667                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58667                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        58667                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58667                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6189140558                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6189140558                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       504581                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       504581                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6189645139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6189645139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6189645139                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6189645139                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003294                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003294                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003294                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003294                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105499.711208                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105499.711208                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 252290.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 252290.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 105504.715411                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105504.715411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 105504.715411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105504.715411                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
