begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright 2008-2013 Freescale Semiconductor Inc.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *     * Redistributions of source code must retain the above copyright  *       notice, this list of conditions and the following disclaimer.  *     * Redistributions in binary form must reproduce the above copyright  *       notice, this list of conditions and the following disclaimer in the  *       documentation and/or other materials provided with the distribution.  *     * Neither the name of Freescale Semiconductor nor the  *       names of its contributors may be used to endorse or promote products  *       derived from this software without specific prior written permission.  *  *  * ALTERNATIVELY, this software may be distributed under the terms of the  * GNU General Public License ("GPL") as published by the Free Software  * Foundation, either version 2 of that License or (at your option) any  * later version.  *  * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE  * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|"common/general.h"
end_include

begin_include
include|#
directive|include
file|"fsl_fman_dtsec_mii_acc.h"
end_include

begin_comment
comment|/**  * dtsec_mii_get_div() - calculates the value of the dtsec mii divider  * @dtsec_freq:		dtsec clock frequency (in Mhz)  *  * This function calculates the dtsec mii clock divider that determines  * the MII MDC clock. MII MDC clock will be set to work in the range  * of 1.5 to 2.5Mhz  * The output of this function is the value of MIIMCFG[MgmtClk] which  * implicitly determines the divider value.  * Note: the dTSEC system clock is equal to 1/2 of the FMan clock.  *  * The table below which reflects dtsec_mii_get_div() functionality  * shows the relations among dtsec_freq, MgmtClk, actual divider  * and the MII frequency:  *  * dtsec freq   MgmtClk     div        MII freq Mhz  * [0.....80]     1      (1/4)(1/8)    [0   to 2.5]  * [81...120]     2      (1/6)(1/8)    [1.6 to 2.5]  * [121..160]     3      (1/8)(1/8)    [1.8 to 2.5]  * [161..200]     4      (1/10)(1/8)   [2.0 to 2.5]  * [201..280]     5      (1/14)(1/8)   [1.8 to 2.5]  * [281..400]     6      (1/20)(1/8)   [1.1 to 2.5]  * [401..560]     7      (1/28)(1/8)   [1.8 to 2.5]  * [560..frq]     7      (1/28)(1/8)   [frq/224]  *  * Returns: the MIIMCFG[MgmtClk] appropriate value  */
end_comment

begin_function
specifier|static
name|uint8_t
name|dtsec_mii_get_div
parameter_list|(
name|uint16_t
name|dtsec_freq
parameter_list|)
block|{
name|uint16_t
name|mgmt_clk
decl_stmt|;
if|if
condition|(
name|dtsec_freq
operator|<
literal|80
condition|)
name|mgmt_clk
operator|=
literal|1
expr_stmt|;
elseif|else
if|if
condition|(
name|dtsec_freq
operator|<
literal|120
condition|)
name|mgmt_clk
operator|=
literal|2
expr_stmt|;
elseif|else
if|if
condition|(
name|dtsec_freq
operator|<
literal|160
condition|)
name|mgmt_clk
operator|=
literal|3
expr_stmt|;
elseif|else
if|if
condition|(
name|dtsec_freq
operator|<
literal|200
condition|)
name|mgmt_clk
operator|=
literal|4
expr_stmt|;
elseif|else
if|if
condition|(
name|dtsec_freq
operator|<
literal|280
condition|)
name|mgmt_clk
operator|=
literal|5
expr_stmt|;
elseif|else
if|if
condition|(
name|dtsec_freq
operator|<
literal|400
condition|)
name|mgmt_clk
operator|=
literal|6
expr_stmt|;
else|else
name|mgmt_clk
operator|=
literal|7
expr_stmt|;
return|return
operator|(
name|uint8_t
operator|)
name|mgmt_clk
return|;
block|}
end_function

begin_function
name|void
name|fman_dtsec_mii_reset
parameter_list|(
name|struct
name|dtsec_mii_reg
modifier|*
name|regs
parameter_list|)
block|{
comment|/* Reset the management interface */
name|iowrite32be
argument_list|(
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimcfg
argument_list|)
operator||
name|MIIMCFG_RESET_MGMT
argument_list|,
operator|&
name|regs
operator|->
name|miimcfg
argument_list|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimcfg
argument_list|)
operator|&
operator|~
name|MIIMCFG_RESET_MGMT
argument_list|,
operator|&
name|regs
operator|->
name|miimcfg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|fman_dtsec_mii_write_reg
parameter_list|(
name|struct
name|dtsec_mii_reg
modifier|*
name|regs
parameter_list|,
name|uint8_t
name|addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
name|data
parameter_list|,
name|uint16_t
name|dtsec_freq
parameter_list|)
block|{
name|uint32_t
name|tmp
decl_stmt|;
comment|/* Setup the MII Mgmt clock speed */
name|iowrite32be
argument_list|(
operator|(
name|uint32_t
operator|)
name|dtsec_mii_get_div
argument_list|(
name|dtsec_freq
argument_list|)
argument_list|,
operator|&
name|regs
operator|->
name|miimcfg
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Stop the MII management read cycle */
name|iowrite32be
argument_list|(
literal|0
argument_list|,
operator|&
name|regs
operator|->
name|miimcom
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCOM is written */
name|tmp
operator|=
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimcom
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Setting up MII Management Address Register */
name|tmp
operator|=
call|(
name|uint32_t
call|)
argument_list|(
operator|(
name|addr
operator|<<
name|MIIMADD_PHY_ADDR_SHIFT
operator|)
operator||
name|reg
argument_list|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp
argument_list|,
operator|&
name|regs
operator|->
name|miimadd
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Setting up MII Management Control Register with data */
name|iowrite32be
argument_list|(
operator|(
name|uint32_t
operator|)
name|data
argument_list|,
operator|&
name|regs
operator|->
name|miimcon
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCON is written */
name|tmp
operator|=
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimcon
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Wait until MII management write is complete */
comment|/* todo: a timeout could be useful here */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimind
argument_list|)
operator|)
operator|&
name|MIIMIND_BUSY
condition|)
comment|/* busy wait */
empty_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|fman_dtsec_mii_read_reg
parameter_list|(
name|struct
name|dtsec_mii_reg
modifier|*
name|regs
parameter_list|,
name|uint8_t
name|addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
modifier|*
name|data
parameter_list|,
name|uint16_t
name|dtsec_freq
parameter_list|)
block|{
name|uint32_t
name|tmp
decl_stmt|;
comment|/* Setup the MII Mgmt clock speed */
name|iowrite32be
argument_list|(
operator|(
name|uint32_t
operator|)
name|dtsec_mii_get_div
argument_list|(
name|dtsec_freq
argument_list|)
argument_list|,
operator|&
name|regs
operator|->
name|miimcfg
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Setting up the MII Management Address Register */
name|tmp
operator|=
call|(
name|uint32_t
call|)
argument_list|(
operator|(
name|addr
operator|<<
name|MIIMADD_PHY_ADDR_SHIFT
operator|)
operator||
name|reg
argument_list|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp
argument_list|,
operator|&
name|regs
operator|->
name|miimadd
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Perform an MII management read cycle */
name|iowrite32be
argument_list|(
name|MIIMCOM_READ_CYCLE
argument_list|,
operator|&
name|regs
operator|->
name|miimcom
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCOM is written */
name|tmp
operator|=
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimcom
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Wait until MII management read is complete */
comment|/* todo: a timeout could be useful here */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimind
argument_list|)
operator|)
operator|&
name|MIIMIND_BUSY
condition|)
comment|/* busy wait */
empty_stmt|;
comment|/* Read MII management status  */
operator|*
name|data
operator|=
operator|(
name|uint16_t
operator|)
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimstat
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
name|iowrite32be
argument_list|(
literal|0
argument_list|,
operator|&
name|regs
operator|->
name|miimcom
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCOM is written */
name|tmp
operator|=
name|ioread32be
argument_list|(
operator|&
name|regs
operator|->
name|miimcom
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|data
operator|==
literal|0xffff
condition|)
return|return
operator|-
name|ENXIO
return|;
return|return
literal|0
return|;
block|}
end_function

end_unit

