# Digital-System-Design
Language: Verilog & System Verilog

## 05_Counters, Shifters, State machines
In this assignment I have designed a Multi-channel Synchronous Serial communication
Demultiplexer MSSD. The source provides a one-bit stream of data that includes the size of
data to be transferred, the destination port, and the actual data.

## 06_RTL Complete Compontent Design
I have designed an accelerator for calculation of cos(x), where x is between 0 and Ï€/2.
Calculation is to be done by Taylor series expansion of cos(x). 
