Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  9 18:45:09 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.385     -722.198                    307                 1836        0.070        0.000                      0                 1836        4.500        0.000                       0                   809  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.385     -722.198                    307                 1836        0.070        0.000                      0                 1836        4.500        0.000                       0                   809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          307  Failing Endpoints,  Worst Slack       -4.385ns,  Total Violation     -722.198ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.385ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 8.865ns (61.851%)  route 5.468ns (38.149%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.645     5.166    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.979 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           0.999     9.978    edge_detect/blue1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.102 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.102    edge_detect/blue[15]_i_32_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.649 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.743    11.392    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.331    11.723 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.397    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.331    12.728 r  edge_detect/blue[11]_i_23__0/O
                         net (fo=1, routed)           0.000    12.728    edge_detect/blue[11]_i_23__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.104 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.104    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.343 r  edge_detect/blue_reg[15]_i_19/O[2]
                         net (fo=2, routed)           0.745    14.088    edge_detect/blue_reg[15]_i_19_n_5
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.330    14.418 r  edge_detect/blue[11]_i_11__0/O
                         net (fo=2, routed)           0.679    15.098    edge_detect/blue[11]_i_11__0_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.331    15.429 r  edge_detect/blue[11]_i_15__0/O
                         net (fo=1, routed)           0.000    15.429    edge_detect/blue[11]_i_15__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.805 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.805    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.044 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.953    16.997    edge_detect/p_1_in[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.330    17.327 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.001    edge_detect/blue[11]_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331    18.332 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.332    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.708 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.708    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.825    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.059    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.176 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.176    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.499 r  edge_detect/blue_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.499    edge_detect/blue0[29]
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.439    14.780    edge_detect/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[29]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    edge_detect/blue_reg[29]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -19.499    
  -------------------------------------------------------------------
                         slack                                 -4.385    

Slack (VIOLATED) :        -4.377ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.325ns  (logic 8.857ns (61.829%)  route 5.468ns (38.171%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.645     5.166    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.979 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           0.999     9.978    edge_detect/blue1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.102 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.102    edge_detect/blue[15]_i_32_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.649 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.743    11.392    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.331    11.723 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.397    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.331    12.728 r  edge_detect/blue[11]_i_23__0/O
                         net (fo=1, routed)           0.000    12.728    edge_detect/blue[11]_i_23__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.104 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.104    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.343 r  edge_detect/blue_reg[15]_i_19/O[2]
                         net (fo=2, routed)           0.745    14.088    edge_detect/blue_reg[15]_i_19_n_5
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.330    14.418 r  edge_detect/blue[11]_i_11__0/O
                         net (fo=2, routed)           0.679    15.098    edge_detect/blue[11]_i_11__0_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.331    15.429 r  edge_detect/blue[11]_i_15__0/O
                         net (fo=1, routed)           0.000    15.429    edge_detect/blue[11]_i_15__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.805 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.805    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.044 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.953    16.997    edge_detect/p_1_in[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.330    17.327 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.001    edge_detect/blue[11]_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331    18.332 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.332    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.708 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.708    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.825    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.059    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.176 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.176    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.491 r  edge_detect/blue_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.491    edge_detect/blue0[31]
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.439    14.780    edge_detect/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[31]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    edge_detect/blue_reg[31]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                 -4.377    

Slack (VIOLATED) :        -4.357ns  (required time - arrival time)
  Source:                 edge_detect/red8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/red_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.289ns  (logic 8.917ns (62.405%)  route 5.372ns (37.595%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.644     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  edge_detect/red8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      3.813     8.977 r  edge_detect/red8/P[1]
                         net (fo=2, routed)           0.989     9.966    edge_detect/red8_n_104
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.090 r  edge_detect/red[15]_i_39/O
                         net (fo=1, routed)           0.000    10.090    edge_detect/red[15]_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.668 r  edge_detect/red_reg[15]_i_36/O[2]
                         net (fo=2, routed)           0.793    11.461    edge_detect/red_reg[15]_i_36_n_5
    SLICE_X13Y69         LUT3 (Prop_lut3_I1_O)        0.330    11.791 r  edge_detect/red[11]_i_26__1/O
                         net (fo=2, routed)           0.593    12.384    edge_detect/red[11]_i_26__1_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.327    12.711 r  edge_detect/red[11]_i_29__1/O
                         net (fo=1, routed)           0.000    12.711    edge_detect/red[11]_i_29__1_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.112 r  edge_detect/red_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.112    edge_detect/red_reg[11]_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.351 r  edge_detect/red_reg[15]_i_27/O[2]
                         net (fo=2, routed)           0.735    14.087    edge_detect/red_reg[15]_i_27_n_5
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.331    14.418 r  edge_detect/red[11]_i_13__0/O
                         net (fo=2, routed)           0.679    15.097    edge_detect/red[11]_i_13__0_n_0
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.331    15.428 r  edge_detect/red[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.428    edge_detect/red[11]_i_17__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.804 r  edge_detect/red_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.804    edge_detect/red_reg[11]_i_11_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  edge_detect/red_reg[15]_i_11/O[2]
                         net (fo=2, routed)           0.899    16.942    edge_detect/red_reg[15]_i_11_n_5
    SLICE_X10Y70         LUT3 (Prop_lut3_I1_O)        0.330    17.272 r  edge_detect/red[11]_i_2/O
                         net (fo=2, routed)           0.674    17.946    edge_detect/red[11]_i_2_n_0
    SLICE_X10Y70         LUT4 (Prop_lut4_I3_O)        0.331    18.277 r  edge_detect/red[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.277    edge_detect/red[11]_i_6__1_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.653 r  edge_detect/red_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.653    edge_detect/red_reg[11]_i_1__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  edge_detect/red_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.770    edge_detect/red_reg[15]_i_1__1_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.887 r  edge_detect/red_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.887    edge_detect/red_reg[19]_i_1__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.004 r  edge_detect/red_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.004    edge_detect/red_reg[23]_i_1__1_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.121 r  edge_detect/red_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.130    edge_detect/red_reg[27]_i_1__1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.453 r  edge_detect/red_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    19.453    edge_detect/red0[29]
    SLICE_X10Y75         FDRE                                         r  edge_detect/red_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.424    14.765    edge_detect/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  edge_detect/red_reg[29]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.109    15.097    edge_detect/red_reg[29]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -19.453    
  -------------------------------------------------------------------
                         slack                                 -4.357    

Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 edge_detect/red8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/red_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 8.909ns (62.384%)  route 5.372ns (37.616%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.644     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  edge_detect/red8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      3.813     8.977 r  edge_detect/red8/P[1]
                         net (fo=2, routed)           0.989     9.966    edge_detect/red8_n_104
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.090 r  edge_detect/red[15]_i_39/O
                         net (fo=1, routed)           0.000    10.090    edge_detect/red[15]_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.668 r  edge_detect/red_reg[15]_i_36/O[2]
                         net (fo=2, routed)           0.793    11.461    edge_detect/red_reg[15]_i_36_n_5
    SLICE_X13Y69         LUT3 (Prop_lut3_I1_O)        0.330    11.791 r  edge_detect/red[11]_i_26__1/O
                         net (fo=2, routed)           0.593    12.384    edge_detect/red[11]_i_26__1_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.327    12.711 r  edge_detect/red[11]_i_29__1/O
                         net (fo=1, routed)           0.000    12.711    edge_detect/red[11]_i_29__1_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.112 r  edge_detect/red_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.112    edge_detect/red_reg[11]_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.351 r  edge_detect/red_reg[15]_i_27/O[2]
                         net (fo=2, routed)           0.735    14.087    edge_detect/red_reg[15]_i_27_n_5
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.331    14.418 r  edge_detect/red[11]_i_13__0/O
                         net (fo=2, routed)           0.679    15.097    edge_detect/red[11]_i_13__0_n_0
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.331    15.428 r  edge_detect/red[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.428    edge_detect/red[11]_i_17__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.804 r  edge_detect/red_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.804    edge_detect/red_reg[11]_i_11_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  edge_detect/red_reg[15]_i_11/O[2]
                         net (fo=2, routed)           0.899    16.942    edge_detect/red_reg[15]_i_11_n_5
    SLICE_X10Y70         LUT3 (Prop_lut3_I1_O)        0.330    17.272 r  edge_detect/red[11]_i_2/O
                         net (fo=2, routed)           0.674    17.946    edge_detect/red[11]_i_2_n_0
    SLICE_X10Y70         LUT4 (Prop_lut4_I3_O)        0.331    18.277 r  edge_detect/red[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.277    edge_detect/red[11]_i_6__1_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.653 r  edge_detect/red_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.653    edge_detect/red_reg[11]_i_1__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  edge_detect/red_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.770    edge_detect/red_reg[15]_i_1__1_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.887 r  edge_detect/red_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.887    edge_detect/red_reg[19]_i_1__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.004 r  edge_detect/red_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.004    edge_detect/red_reg[23]_i_1__1_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.121 r  edge_detect/red_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.130    edge_detect/red_reg[27]_i_1__1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.445 r  edge_detect/red_reg[31]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    19.445    edge_detect/red0[31]
    SLICE_X10Y75         FDRE                                         r  edge_detect/red_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.424    14.765    edge_detect/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  edge_detect/red_reg[31]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.109    15.097    edge_detect/red_reg[31]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.301ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 8.781ns (61.626%)  route 5.468ns (38.374%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.645     5.166    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.979 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           0.999     9.978    edge_detect/blue1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.102 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.102    edge_detect/blue[15]_i_32_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.649 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.743    11.392    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.331    11.723 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.397    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.331    12.728 r  edge_detect/blue[11]_i_23__0/O
                         net (fo=1, routed)           0.000    12.728    edge_detect/blue[11]_i_23__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.104 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.104    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.343 r  edge_detect/blue_reg[15]_i_19/O[2]
                         net (fo=2, routed)           0.745    14.088    edge_detect/blue_reg[15]_i_19_n_5
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.330    14.418 r  edge_detect/blue[11]_i_11__0/O
                         net (fo=2, routed)           0.679    15.098    edge_detect/blue[11]_i_11__0_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.331    15.429 r  edge_detect/blue[11]_i_15__0/O
                         net (fo=1, routed)           0.000    15.429    edge_detect/blue[11]_i_15__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.805 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.805    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.044 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.953    16.997    edge_detect/p_1_in[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.330    17.327 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.001    edge_detect/blue[11]_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331    18.332 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.332    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.708 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.708    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.825    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.059    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.176 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.176    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.415 r  edge_detect/blue_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    19.415    edge_detect/blue0[30]
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.439    14.780    edge_detect/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[30]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    edge_detect/blue_reg[30]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -19.415    
  -------------------------------------------------------------------
                         slack                                 -4.301    

Slack (VIOLATED) :        -4.281ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.229ns  (logic 8.761ns (61.572%)  route 5.468ns (38.428%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.645     5.166    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.979 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           0.999     9.978    edge_detect/blue1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.102 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.102    edge_detect/blue[15]_i_32_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.649 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.743    11.392    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.331    11.723 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.397    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.331    12.728 r  edge_detect/blue[11]_i_23__0/O
                         net (fo=1, routed)           0.000    12.728    edge_detect/blue[11]_i_23__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.104 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.104    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.343 r  edge_detect/blue_reg[15]_i_19/O[2]
                         net (fo=2, routed)           0.745    14.088    edge_detect/blue_reg[15]_i_19_n_5
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.330    14.418 r  edge_detect/blue[11]_i_11__0/O
                         net (fo=2, routed)           0.679    15.098    edge_detect/blue[11]_i_11__0_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.331    15.429 r  edge_detect/blue[11]_i_15__0/O
                         net (fo=1, routed)           0.000    15.429    edge_detect/blue[11]_i_15__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.805 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.805    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.044 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.953    16.997    edge_detect/p_1_in[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.330    17.327 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.001    edge_detect/blue[11]_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331    18.332 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.332    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.708 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.708    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.825    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.059    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.176 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.176    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.395 r  edge_detect/blue_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    19.395    edge_detect/blue0[28]
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.439    14.780    edge_detect/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  edge_detect/blue_reg[28]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    edge_detect/blue_reg[28]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -19.395    
  -------------------------------------------------------------------
                         slack                                 -4.281    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 nolabel_line63/upleft_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line61/red_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.318ns  (logic 7.253ns (50.658%)  route 7.065ns (49.342%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.550     5.071    nolabel_line63/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  nolabel_line63/upleft_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  nolabel_line63/upleft_reg[9]/Q
                         net (fo=110, routed)         1.202     6.729    nolabel_line63/p_1_in15_in[1]
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.853 r  nolabel_line63/red[27]_i_61/O
                         net (fo=1, routed)           0.000     6.853    nolabel_line61/red_reg[27]_i_54_1[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  nolabel_line61/red_reg[27]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.403    nolabel_line61/red_reg[27]_i_56_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.737 r  nolabel_line61/red_reg[31]_i_140/O[1]
                         net (fo=1, routed)           0.521     8.257    nolabel_line61/red_reg[31]_i_140_n_6
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.110 r  nolabel_line61/red_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000     9.110    nolabel_line61/red_reg[31]_i_120_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.349 r  nolabel_line61/red_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.695    10.044    nolabel_line61/PCIN__0[18]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    10.896 r  nolabel_line61/red_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.896    nolabel_line61/red_reg[31]_i_118_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.118 r  nolabel_line61/red_reg[31]_i_117/O[0]
                         net (fo=3, routed)           0.590    11.708    nolabel_line61/red_reg[31]_i_117_n_7
    SLICE_X50Y66         LUT4 (Prop_lut4_I3_O)        0.299    12.007 r  nolabel_line61/red[31]_i_105__0/O
                         net (fo=1, routed)           0.000    12.007    nolabel_line61/red[31]_i_105__0_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.650 r  nolabel_line61/red_reg[31]_i_82__0/O[3]
                         net (fo=3, routed)           0.623    13.273    nolabel_line61/red_reg[31]_i_82__0_n_4
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.307    13.580 r  nolabel_line61/red[31]_i_58__1/O
                         net (fo=1, routed)           0.726    14.305    nolabel_line61/red[31]_i_58__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    14.861 r  nolabel_line61/red_reg[31]_i_40__0/O[2]
                         net (fo=3, routed)           0.641    15.502    nolabel_line61/red_reg[31]_i_40__0_n_5
    SLICE_X52Y68         LUT3 (Prop_lut3_I1_O)        0.302    15.804 r  nolabel_line61/red[31]_i_29__1/O
                         net (fo=1, routed)           0.796    16.600    nolabel_line61/red[31]_i_29__1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.985 r  nolabel_line61/red_reg[31]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    16.985    nolabel_line61/red_reg[31]_i_12__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.207 r  nolabel_line61/red_reg[31]_i_10__0/O[0]
                         net (fo=3, routed)           0.597    17.804    nolabel_line61/red_reg[31]_i_10__0_n_7
    SLICE_X53Y68         LUT3 (Prop_lut3_I1_O)        0.299    18.103 r  nolabel_line61/red[31]_i_3__1/O
                         net (fo=1, routed)           0.676    18.779    nolabel_line61/red[31]_i_3__1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    19.389 r  nolabel_line61/red_reg[31]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    19.389    nolabel_line61/red0[31]
    SLICE_X52Y64         FDRE                                         r  nolabel_line61/red_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.437    14.778    nolabel_line61/clk_IBUF_BUFG
    SLICE_X52Y64         FDRE                                         r  nolabel_line61/red_reg[31]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y64         FDRE (Setup_fdre_C_D)        0.109    15.110    nolabel_line61/red_reg[31]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.273ns  (required time - arrival time)
  Source:                 edge_detect/red8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/red_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 8.833ns (62.183%)  route 5.372ns (37.817%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.644     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  edge_detect/red8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      3.813     8.977 r  edge_detect/red8/P[1]
                         net (fo=2, routed)           0.989     9.966    edge_detect/red8_n_104
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.090 r  edge_detect/red[15]_i_39/O
                         net (fo=1, routed)           0.000    10.090    edge_detect/red[15]_i_39_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.668 r  edge_detect/red_reg[15]_i_36/O[2]
                         net (fo=2, routed)           0.793    11.461    edge_detect/red_reg[15]_i_36_n_5
    SLICE_X13Y69         LUT3 (Prop_lut3_I1_O)        0.330    11.791 r  edge_detect/red[11]_i_26__1/O
                         net (fo=2, routed)           0.593    12.384    edge_detect/red[11]_i_26__1_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.327    12.711 r  edge_detect/red[11]_i_29__1/O
                         net (fo=1, routed)           0.000    12.711    edge_detect/red[11]_i_29__1_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.112 r  edge_detect/red_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.112    edge_detect/red_reg[11]_i_25_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.351 r  edge_detect/red_reg[15]_i_27/O[2]
                         net (fo=2, routed)           0.735    14.087    edge_detect/red_reg[15]_i_27_n_5
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.331    14.418 r  edge_detect/red[11]_i_13__0/O
                         net (fo=2, routed)           0.679    15.097    edge_detect/red[11]_i_13__0_n_0
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.331    15.428 r  edge_detect/red[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.428    edge_detect/red[11]_i_17__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.804 r  edge_detect/red_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.804    edge_detect/red_reg[11]_i_11_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  edge_detect/red_reg[15]_i_11/O[2]
                         net (fo=2, routed)           0.899    16.942    edge_detect/red_reg[15]_i_11_n_5
    SLICE_X10Y70         LUT3 (Prop_lut3_I1_O)        0.330    17.272 r  edge_detect/red[11]_i_2/O
                         net (fo=2, routed)           0.674    17.946    edge_detect/red[11]_i_2_n_0
    SLICE_X10Y70         LUT4 (Prop_lut4_I3_O)        0.331    18.277 r  edge_detect/red[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.277    edge_detect/red[11]_i_6__1_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.653 r  edge_detect/red_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.653    edge_detect/red_reg[11]_i_1__1_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  edge_detect/red_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.770    edge_detect/red_reg[15]_i_1__1_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.887 r  edge_detect/red_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.887    edge_detect/red_reg[19]_i_1__1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.004 r  edge_detect/red_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.004    edge_detect/red_reg[23]_i_1__1_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.121 r  edge_detect/red_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.130    edge_detect/red_reg[27]_i_1__1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.369 r  edge_detect/red_reg[31]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    19.369    edge_detect/red0[30]
    SLICE_X10Y75         FDRE                                         r  edge_detect/red_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.424    14.765    edge_detect/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  edge_detect/red_reg[30]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.109    15.097    edge_detect/red_reg[30]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -19.369    
  -------------------------------------------------------------------
                         slack                                 -4.273    

Slack (VIOLATED) :        -4.267ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.216ns  (logic 8.748ns (61.537%)  route 5.468ns (38.463%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.645     5.166    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.979 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           0.999     9.978    edge_detect/blue1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.102 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.102    edge_detect/blue[15]_i_32_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.649 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.743    11.392    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.331    11.723 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.397    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.331    12.728 r  edge_detect/blue[11]_i_23__0/O
                         net (fo=1, routed)           0.000    12.728    edge_detect/blue[11]_i_23__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.104 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.104    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.343 r  edge_detect/blue_reg[15]_i_19/O[2]
                         net (fo=2, routed)           0.745    14.088    edge_detect/blue_reg[15]_i_19_n_5
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.330    14.418 r  edge_detect/blue[11]_i_11__0/O
                         net (fo=2, routed)           0.679    15.098    edge_detect/blue[11]_i_11__0_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.331    15.429 r  edge_detect/blue[11]_i_15__0/O
                         net (fo=1, routed)           0.000    15.429    edge_detect/blue[11]_i_15__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.805 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.805    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.044 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.953    16.997    edge_detect/p_1_in[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.330    17.327 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.001    edge_detect/blue[11]_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331    18.332 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.332    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.708 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.708    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.825    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.059    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.382 r  edge_detect/blue_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    19.382    edge_detect/blue0[25]
    SLICE_X12Y18         FDRE                                         r  edge_detect/blue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.440    14.781    edge_detect/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  edge_detect/blue_reg[25]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.109    15.115    edge_detect/blue_reg[25]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                 -4.267    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.208ns  (logic 8.740ns (61.515%)  route 5.468ns (38.485%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.645     5.166    edge_detect/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.979 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           0.999     9.978    edge_detect/blue1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.102 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.102    edge_detect/blue[15]_i_32_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.649 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.743    11.392    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.331    11.723 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.397    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.331    12.728 r  edge_detect/blue[11]_i_23__0/O
                         net (fo=1, routed)           0.000    12.728    edge_detect/blue[11]_i_23__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.104 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.104    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.343 r  edge_detect/blue_reg[15]_i_19/O[2]
                         net (fo=2, routed)           0.745    14.088    edge_detect/blue_reg[15]_i_19_n_5
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.330    14.418 r  edge_detect/blue[11]_i_11__0/O
                         net (fo=2, routed)           0.679    15.098    edge_detect/blue[11]_i_11__0_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.331    15.429 r  edge_detect/blue[11]_i_15__0/O
                         net (fo=1, routed)           0.000    15.429    edge_detect/blue[11]_i_15__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.805 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.805    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.044 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.953    16.997    edge_detect/p_1_in[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.330    17.327 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.001    edge_detect/blue[11]_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331    18.332 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.332    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.708 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.708    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.825    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.059    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.374 r  edge_detect/blue_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    19.374    edge_detect/blue0[27]
    SLICE_X12Y18         FDRE                                         r  edge_detect/blue_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.440    14.781    edge_detect/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  edge_detect/blue_reg[27]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.109    15.115    edge_detect/blue_reg[27]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -19.374    
  -------------------------------------------------------------------
                         slack                                 -4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sobel_x/blue_filtered_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_x/filter_rgb_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.903%)  route 0.237ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.550     1.433    sobel_x/clk_IBUF_BUFG
    SLICE_X42Y24         FDSE                                         r  sobel_x/blue_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDSE (Prop_fdse_C_Q)         0.164     1.597 r  sobel_x/blue_filtered_reg[6]/Q
                         net (fo=1, routed)           0.237     1.834    sobel_x/blue_filtered[6]
    SLICE_X31Y24         FDCE                                         r  sobel_x/filter_rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.816     1.943    sobel_x/clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  sobel_x/filter_rgb_out_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.070     1.764    sobel_x/filter_rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sobel_x/blue_filtered_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_x/filter_rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.315%)  route 0.288ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.550     1.433    sobel_x/clk_IBUF_BUFG
    SLICE_X42Y24         FDSE                                         r  sobel_x/blue_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDSE (Prop_fdse_C_Q)         0.164     1.597 r  sobel_x/blue_filtered_reg[4]/Q
                         net (fo=1, routed)           0.288     1.885    sobel_x/blue_filtered[4]
    SLICE_X32Y21         FDCE                                         r  sobel_x/filter_rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.820     1.947    sobel_x/clk_IBUF_BUFG
    SLICE_X32Y21         FDCE                                         r  sobel_x/filter_rgb_out_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X32Y21         FDCE (Hold_fdce_C_D)         0.070     1.768    sobel_x/filter_rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line61/green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line61/green_filtered_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.565     1.448    nolabel_line61/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  nolabel_line61/green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line61/green_reg[7]/Q
                         net (fo=3, routed)           0.407     1.996    nolabel_line61/green[7]
    SLICE_X17Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.041 r  nolabel_line61/green_filtered[7]_i_2__2/O
                         net (fo=1, routed)           0.000     2.041    nolabel_line61/green_filtered[7]_i_2__2_n_0
    SLICE_X17Y100        FDSE                                         r  nolabel_line61/green_filtered_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.920     2.048    nolabel_line61/clk_IBUF_BUFG
    SLICE_X17Y100        FDSE                                         r  nolabel_line61/green_filtered_reg[7]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X17Y100        FDSE (Hold_fdse_C_D)         0.107     1.906    nolabel_line61/green_filtered_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sobel_y/red_filtered_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_y/filter_rgb_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.581%)  route 0.305ns (70.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.560     1.443    sobel_y/clk_IBUF_BUFG
    SLICE_X36Y57         FDSE                                         r  sobel_y/red_filtered_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDSE (Prop_fdse_C_Q)         0.128     1.571 r  sobel_y/red_filtered_reg[7]/Q
                         net (fo=1, routed)           0.305     1.876    sobel_y/red_filtered[7]
    SLICE_X35Y56         FDCE                                         r  sobel_y/filter_rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.828     1.956    sobel_y/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  sobel_y/filter_rgb_out_reg[11]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.019     1.726    sobel_y/filter_rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sobel_x/green_filtered_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_x/filter_rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.223%)  route 0.119ns (45.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.551     1.434    sobel_x/clk_IBUF_BUFG
    SLICE_X40Y78         FDSE                                         r  sobel_x/green_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  sobel_x/green_filtered_reg[6]/Q
                         net (fo=1, routed)           0.119     1.694    sobel_x/green_filtered[6]
    SLICE_X39Y77         FDCE                                         r  sobel_x/filter_rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.816     1.944    sobel_x/clk_IBUF_BUFG
    SLICE_X39Y77         FDCE                                         r  sobel_x/filter_rgb_out_reg[6]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.066     1.532    sobel_x/filter_rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.107%)  route 0.527ns (78.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=51, routed)          0.527     2.114    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y8          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.878     2.006    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.757    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.940    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 color_inv/red_filtered_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_inv/filter_rgb_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.561     1.444    color_inv/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  color_inv/red_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  color_inv/red_filtered_reg[4]/Q
                         net (fo=1, routed)           0.116     1.724    color_inv/red_filtered[4]
    SLICE_X35Y56         FDCE                                         r  color_inv/filter_rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.828     1.956    color_inv/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  color_inv/filter_rgb_out_reg[8]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.070     1.548    color_inv/filter_rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line63/red_filtered_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/filter_rgb_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.562     1.445    nolabel_line63/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  nolabel_line63/red_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line63/red_filtered_reg[6]/Q
                         net (fo=1, routed)           0.121     1.708    nolabel_line63/red_filtered[6]
    SLICE_X44Y56         FDCE                                         r  nolabel_line63/filter_rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.831     1.959    nolabel_line63/clk_IBUF_BUFG
    SLICE_X44Y56         FDCE                                         r  nolabel_line63/filter_rgb_out_reg[10]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X44Y56         FDCE (Hold_fdce_C_D)         0.070     1.531    nolabel_line63/filter_rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 color_inv/blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_inv/blue_filtered_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.553     1.436    color_inv/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  color_inv/blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  color_inv/blue_reg[7]/Q
                         net (fo=3, routed)           0.134     1.711    color_inv/blue[7]
    SLICE_X30Y21         FDRE                                         r  color_inv/blue_filtered_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.820     1.947    color_inv/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  color_inv/blue_filtered_reg[7]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.084     1.533    color_inv/blue_filtered_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 color_inv/red_filtered_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_inv/filter_rgb_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.561     1.444    color_inv/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  color_inv/red_filtered_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  color_inv/red_filtered_reg[5]/Q
                         net (fo=1, routed)           0.116     1.724    color_inv/red_filtered[5]
    SLICE_X35Y56         FDCE                                         r  color_inv/filter_rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.828     1.956    color_inv/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  color_inv/filter_rgb_out_reg[9]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.066     1.544    color_inv/filter_rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y121  edge_detect/green_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y121  edge_detect/green_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y121  edge_detect/green_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y121  edge_detect/green_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  edge_detect/green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y117  edge_detect/green_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y117  edge_detect/green_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  edge_detect/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  edge_detect/green_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  edge_detect/green_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55   color_inv/filter_rgb_out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y22   color_inv/filter_rgb_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y73   color_inv/filter_rgb_out_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y74   color_inv/filter_rgb_out_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y74   color_inv/filter_rgb_out_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y74   color_inv/filter_rgb_out_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y73   color_inv/green_filtered_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y73   color_inv/green_filtered_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y73   color_inv/green_filtered_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y73   color_inv/green_filtered_reg[7]/C



