Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Shin, S., Tuck, J., Solihin, Y.","Hiding the long latency of persist barriers using speculative execution",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"175","186",,,10.1145/3079856.3080240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025608997&doi=10.1145%2f3079856.3080240&partnerID=40&md5=e720ab5e684254e97a76364b01161b09",Conference Paper,Scopus,2-s2.0-85025608997
"Wibowo, B., Agrawal, A., Stanton, T., Tuck, J.","An accurate cross-layer approach for online architectural vulnerability estimation",2016,"ACM Transactions on Architecture and Code Optimization","13","3", 30,"","",,,10.1145/2975588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84989332848&doi=10.1145%2f2975588&partnerID=40&md5=9124b050c2404ddc23bd5151952b473f",Article,Scopus,2-s2.0-84989332848
"Agrawal, A., Wibowo, B., Tuck, J.","Source mark: A source-level approach for identifying architecture and optimization agnostic regions for performance analysis",2015,"Proceedings - 2015 IEEE International Symposium on Workload Characterization, IISWC 2015",,, 7314162,"160","171",,,10.1109/IISWC.2015.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962243059&doi=10.1109%2fIISWC.2015.27&partnerID=40&md5=2a34172724fc87f69737b291c2cfd080",Conference Paper,Scopus,2-s2.0-84962243059
"Koryachko, A., Matthiadis, A., Muhammad, D., Foret, J., Brady, S.M., Ducoste, J.J., Tuck, J., Long, T.A., Williams, C.","Clustering and Differential Alignment Algorithm: Identification of early stage regulators in the Arabidopsis thaliana iron deficiency response",2015,"PLoS ONE","10","8", e0136591,"","",,2,10.1371/journal.pone.0136591,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943338816&doi=10.1371%2fjournal.pone.0136591&partnerID=40&md5=21f70031cb26df64eda6889339e45b99",Article,Scopus,2-s2.0-84943338816
"Sheikh, R., Tuck, J., Rotenberg, E.","Control-flow decoupling: An approach for timely, non-speculative branching",2015,"IEEE Transactions on Computers","64","8", 6915862,"2182","2203",,1,10.1109/TC.2014.2361526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960906308&doi=10.1109%2fTC.2014.2361526&partnerID=40&md5=e0e9b1707dbaf0489cc171420e093709",Article,Scopus,2-s2.0-84960906308
"Milewicz, R., Vanka, R., Tuck, J., Quinlan, D., Pirkelbauer, P.","Lightweight runtime checking of C programs with RTC",2015,"Computer Languages, Systems and Structures","45",,,"191","203",,,10.1016/j.cl.2016.01.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957916491&doi=10.1016%2fj.cl.2016.01.001&partnerID=40&md5=5b2f9a4190f17166289c39514bcaba59",Article,Scopus,2-s2.0-84957916491
"Milewicz, R., Vanka, R., Tuck, J., Quinlan, D., Pirkelbauer, P.","Runtime checking C programs",2015,"Proceedings of the ACM Symposium on Applied Computing","13-17-April-2015",,,"2107","2114",,,10.1145/2695664.2695906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955477234&doi=10.1145%2f2695664.2695906&partnerID=40&md5=077c68a9534db1cfcc4f50717db2b8b3",Conference Paper,Scopus,2-s2.0-84955477234
"Lee, S., Tuck, J.","Automatic parallelization of fine-grained metafunctions on a chip multiprocessor",2013,"Transactions on Architecture and Code Optimization","10","4", 30,"","",,,10.1145/2541228.2541237,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891753137&doi=10.1145%2f2541228.2541237&partnerID=40&md5=665433775ca3bb2db6a4672e876557db",Article,Scopus,2-s2.0-84891753137
"Franzon, P.D., Rotenberg, E., Tuck, J., Davis, W.R., Zhou, H., Schabel, J., Zhang, Z., Park, J., Dwiel, B., Forbes, E., Huh, J., Priyadarshi, S., Lipa, S., Thorolfsson, T.","Applications and design styles for 3DIC",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724717,"29.4.1","29.4.4",,1,10.1109/IEDM.2013.6724717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894386779&doi=10.1109%2fIEDM.2013.6724717&partnerID=40&md5=4eb08478f019f83ffb3b4c8db594d67b",Conference Paper,Scopus,2-s2.0-84894386779
"Sheikh, R., Tuck, J., Rotenberg, E.","Control-flow decoupling",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493631,"329","340",,4,10.1109/MICRO.2012.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876541549&doi=10.1109%2fMICRO.2012.38&partnerID=40&md5=e650e4298091948c51b21ab4a4e2b8bd",Conference Paper,Scopus,2-s2.0-84876541549
"Han, L., Jiang, X., Liu, W., Wu, Y., Tuck, J.","HiRe: Using hint and release to improve synchronization of speculative threads",2012,"Proceedings of the International Conference on Supercomputing",,,,"143","152",,,10.1145/2304576.2304597,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864039005&doi=10.1145%2f2304576.2304597&partnerID=40&md5=1662d69088757f177b25ed95d623953c",Conference Paper,Scopus,2-s2.0-84864039005
"Vanka, R., Tuck, J.","Efficient and accurate data dependence profiling using software signatures",2012,"Proceedings - International Symposium on Code Generation and Optimization, CGO 2012",,,,"186","195",,7,10.1145/2259016.2259041,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863456746&doi=10.1145%2f2259016.2259041&partnerID=40&md5=785b4e9045e4f4702de3675e3319d5d5",Conference Paper,Scopus,2-s2.0-84863456746
"Patsilaras, G., Choudhary, N.K., Tuck, J.","Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era",2012,"Transactions on Architecture and Code Optimization","8","4", 28,"","",,9,10.1145/2086696.2086707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857806039&doi=10.1145%2f2086696.2086707&partnerID=40&md5=935522139af9aaf345ea550893de8828",Article,Scopus,2-s2.0-84857806039
"Lee, S., Tuck, J.","Automatic parallelization of fine-grained meta-functions on a chip multiprocessor",2011,"Proceedings - International Symposium on Code Generation and Optimization, CGO 2011",,, 5764681,"130","140",,3,10.1109/CGO.2011.5764681,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957524539&doi=10.1109%2fCGO.2011.5764681&partnerID=40&md5=67507f952b7e4da68c56e766600bf39a",Conference Paper,Scopus,2-s2.0-79957524539
"Lee, S., Tiwari, D., Solihin, Y., Tuck, J.","HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749720,"99","110",,6,10.1109/HPCA.2011.5749720,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955913755&doi=10.1109%2fHPCA.2011.5749720&partnerID=40&md5=b40154e1338e5a9329bb08f8fd06a6f1",Conference Paper,Scopus,2-s2.0-79955913755
"Tiwari, D., Lee, S., Tuck, J., Solihin, Y.","MMT: Exploiting fine-grained parallelism in dynamic memory management",2010,"Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010",,, 5470428,"","",,12,10.1109/IPDPS.2010.5470428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953986423&doi=10.1109%2fIPDPS.2010.5470428&partnerID=40&md5=408af18600032753ff89d7abb147d1f5",Conference Paper,Scopus,2-s2.0-77953986423
"Han, L., Liu, W., Tuck, J.M.","Speculative parallelization of partial reduction variables",2010,"Proceedings of the 2010 CGO - The 8th International Symposium on Code Generation and Optimization",,,,"141","150",,10,10.1145/1772954.1772975,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953989202&doi=10.1145%2f1772954.1772975&partnerID=40&md5=f8a8e2e8fa079ec6c3cc5a820ab9321e",Conference Paper,Scopus,2-s2.0-77953989202
"Tiwari, D., Lee, S., Tuck, J., Solihin, Y.","Memory management thread for heap allocation intensive sequential applications",2009,"ACM International Conference Proceeding Series",,,,"35","42",,3,10.1145/1621960.1621967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74549189505&doi=10.1145%2f1621960.1621967&partnerID=40&md5=45318500eda386703555a190d9c00986",Conference Paper,Scopus,2-s2.0-74549189505
"Torrellas, J., Ceze, L., Tuck, J., Cascaval, C., Montesinos, P., Ahn, W., Prvulovic, M.","The Bulk Multicore architecture for improved programmability",2009,"Communications of the ACM","52","12",,"58","65",,18,10.1145/1610252.1610271,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71149094440&doi=10.1145%2f1610252.1610271&partnerID=40&md5=b0f84e17281aca7b427e4ee58830996c",Article,Scopus,2-s2.0-71149094440
"Tuck, J., Ahn, W., Torrellas, J., Ceze, L.","SoftSig: Software-exposed hardware signatures for code analysis and optimization",2009,"IEEE Micro","29","1",,"84","95",,,10.1109/MM.2009.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149086114&doi=10.1109%2fMM.2009.15&partnerID=40&md5=c3f26bc68ecbe496914a47523fe5ff66",Conference Paper,Scopus,2-s2.0-63149086114
"Tuck, J., Ahn, W., Ceze, L., Torrellas, J.","SoftSig: Software-exposed hardware signatures for code analysis and optimization",2008,"Operating Systems Review (ACM)","42","2",,"145","156",,12,10.1145/1346281.1346300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957809930&doi=10.1145%2f1346281.1346300&partnerID=40&md5=5500908473f5525bf4cefafde25d5bfb",Conference Paper,Scopus,2-s2.0-77957809930
"Tuck, J., Ahn, W., Ceze, L., Torrellas, J.","SoftSig: Software-exposed hardware signatures for code analysis and optimization",2008,"ACM SIGPLAN Notices","43","3",,"145","156",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650077143&partnerID=40&md5=7d606daceb66f9ff1f00185feeab5c02",Article,Scopus,2-s2.0-67650077143
"Tuck, J., Liu, W., Torrellas, J.","CAP: Criticality analysis for power-efcient speculative multithreading",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601932,"409","416",,5,10.1109/ICCD.2007.4601932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949152767&doi=10.1109%2fICCD.2007.4601932&partnerID=40&md5=9c62f612b281c9fad024f53322b49238",Conference Paper,Scopus,2-s2.0-52949152767
"Ceze, L., Tuck, J., Montesinos, P., Torrellas, J.","BulkSC: Bulk enforcement of sequential consistency",2007,"Proceedings - International Symposium on Computer Architecture",,,,"278","289",,123,10.1145/1250662.1250697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348862407&doi=10.1145%2f1250662.1250697&partnerID=40&md5=bf41a76a7feedb21c6573b5623b417a5",Conference Paper,Scopus,2-s2.0-35348862407
"Tuck, J., Ceze, L., Torrellas, J.","Scalable cache miss handling for high memory-level parallelism",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041864,"409","420",,32,10.1109/MICRO.2006.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349098914&doi=10.1109%2fMICRO.2006.44&partnerID=40&md5=b0657859424c84e171482f47aa6c799b",Conference Paper,Scopus,2-s2.0-40349098914
"Ceze, L., Tuck, J., Caşcaval, C., Torrellas, J.","Bulk disambiguation of speculative threads in multiprocessors",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635955,"227","238",,176,10.1109/ISCA.2006.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845866604&doi=10.1109%2fISCA.2006.13&partnerID=40&md5=1c972cc0eadd58d2a9de5a501da7e40a",Conference Paper,Scopus,2-s2.0-33845866604
"Liu, W., Tuck, J., Ceze, L., Ahn, W., Strauss, K., Renau, J., Torrellas, J.","POSH: A TLS compiler that exploits program structure",2006,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP","2006",,,"158","167",,126,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751033680&partnerID=40&md5=c76cc94ec9be76115e06b73cdce6943b",Conference Paper,Scopus,2-s2.0-33751033680
"Ceze, L., Strauss, K., Tuck, J., Torrellas, J., Renau, J.","CAVA: Using Checkpoint-Assisted Value Prediction to Hide L2 Misses",2006,"ACM Transactions on Architecture and Code Optimization","3","2",,"182","208",,18,10.1145/1138035.1138038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006558464&doi=10.1145%2f1138035.1138038&partnerID=40&md5=d57aabbbec07a5f391d4b1230c3acf88",Article,Scopus,2-s2.0-85006558464
"Renau, J., Strauss, K., Ceze, L., Liu, W., Sarangi, S.R., Tuck, J., Torrellas, J.","Energy-efficient thread-level speculation",2006,"IEEE Micro","26","1",,"80","91",,13,10.1109/MM.2006.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644916639&doi=10.1109%2fMM.2006.11&partnerID=40&md5=e07b7d69020dd018d3115969f0e6536e",Article,Scopus,2-s2.0-33644916639
"Renau, J., Strauss, K., Ceze, L., Liu, W., Sarangi, S., Tuck, J., Torrellas, J.","Thread-level speculation on a CMP can be energy efficient",2005,"Proceedings of the International Conference on Supercomputing",,,,"219","228",,20,10.1145/1088149.1088178,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844469955&doi=10.1145%2f1088149.1088178&partnerID=40&md5=35f80c1c1d405dc2925944cf1d91e2c7",Conference Paper,Scopus,2-s2.0-32844469955
"Renau, J., Tuck, J., Liu, W., Ceze, L., Strauss, K., Torrellas, J.","Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation",2005,"Proceedings of the International Conference on Supercomputing",,,,"179","188",,57,10.1145/1088149.1088173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844465384&doi=10.1145%2f1088149.1088173&partnerID=40&md5=8e8f0158a8a12ec91756e10a232ab951",Conference Paper,Scopus,2-s2.0-32844465384
"Ceze, L., Strauss, K., Tuck, J., Torrellas, J.","CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction",2004,"IEEE Computer Architecture Letters","3","1",,"7","",,13,10.1109/L-CA.2004.3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450271824&doi=10.1109%2fL-CA.2004.3&partnerID=40&md5=02131566ab5b9cbc810007c4f4a03c0c",Article,Scopus,2-s2.0-70450271824
"Gray, J., Bapty, T., Neema, S., Tuck, J.","Handling crosscutting constraints in domain-specific modeling",2001,"Communications of the ACM","44","10",,"87","93",,87,10.1145/383845.383864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0012736401&doi=10.1145%2f383845.383864&partnerID=40&md5=873aca305e6d06dff2f4ce2a07ac0693",Article,Scopus,2-s2.0-0012736401
