# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Nov 6 2022 17:07:09

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk               | Frequency: 84.79 MHz  | Target: 16.00 MHz  | 
Clock: clk_usb           | Frequency: 54.23 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            50706       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            2389        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
sdi        clk                 -856         clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  3200         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3912         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
sck        clk                 18307         clk:R                  
sdo        clk                 18824         clk:R                  
ss         clk                 17707         clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  12122         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12101         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
sdi        clk                 1942        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  -2259       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2734       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
sck        clk                 17606                 clk:R                  
sdo        clk                 18050                 clk:R                  
ss         clk                 17027                 clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  10232                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  10790                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 84.79 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wr_length_q_6_LC_20_16_7/lcout
Path End         : u_app.u_spi.wr_data_q_7_LC_10_19_3/ce
Capture Clock    : u_app.u_spi.wr_data_q_7_LC_10_19_3/clk
Setup Constraint : 62500p
Path slack       : 50706p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         69626

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     10998
-----------------------------------   ----- 
End-of-path arrival time (ps)         18920
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1441/I                                   Odrv12                         0              1420  RISE       1
I__1441/O                                   Odrv12                       724              2143  RISE       1
I__1442/I                                   Span12Mux_v                    0              2143  RISE       1
I__1442/O                                   Span12Mux_v                  724              2867  RISE       1
I__1443/I                                   Span12Mux_v                    0              2867  RISE       1
I__1443/O                                   Span12Mux_v                  724              3590  RISE       1
I__1444/I                                   Span12Mux_h                    0              3590  RISE       1
I__1444/O                                   Span12Mux_h                  724              4314  RISE       1
I__1445/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1445/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1446/I                                   LocalMux                       0              4665  RISE       1
I__1446/O                                   LocalMux                     486              5151  RISE       1
I__1447/I                                   IoInMux                        0              5151  RISE       1
I__1447/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     112
I__12640/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12640/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12641/I                                  GlobalMux                      0              6443  RISE       1
I__12641/O                                  GlobalMux                    227              6671  RISE       1
I__12669/I                                  ClkMux                         0              6671  RISE       1
I__12669/O                                  ClkMux                       455              7126  RISE       1
u_app.wr_length_q_6_LC_20_16_7/clk          LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wr_length_q_6_LC_20_16_7/lcout             LogicCell40_SEQ_MODE_1010    796              7922  50706  RISE       3
I__11906/I                                       LocalMux                       0              7922  50706  RISE       1
I__11906/O                                       LocalMux                     486              8407  50706  RISE       1
I__11908/I                                       InMux                          0              8407  50706  RISE       1
I__11908/O                                       InMux                        382              8790  50706  RISE       1
u_app.wr_length_q_RNIA3R31_4_LC_20_16_5/in0      LogicCell40_SEQ_MODE_0000      0              8790  50706  RISE       1
u_app.wr_length_q_RNIA3R31_4_LC_20_16_5/lcout    LogicCell40_SEQ_MODE_0000    662              9451  50706  RISE       1
I__11762/I                                       Odrv4                          0              9451  50706  RISE       1
I__11762/O                                       Odrv4                        517              9968  50706  RISE       1
I__11763/I                                       LocalMux                       0              9968  50706  RISE       1
I__11763/O                                       LocalMux                     486             10454  50706  RISE       1
I__11764/I                                       InMux                          0             10454  50706  RISE       1
I__11764/O                                       InMux                        382             10837  50706  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_20_15_0/in0     LogicCell40_SEQ_MODE_0000      0             10837  50706  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_20_15_0/lcout   LogicCell40_SEQ_MODE_0000    662             11498  50706  RISE       3
I__12360/I                                       LocalMux                       0             11498  50706  RISE       1
I__12360/O                                       LocalMux                     486             11984  50706  RISE       1
I__12362/I                                       InMux                          0             11984  50706  RISE       1
I__12362/O                                       InMux                        382             12366  50706  RISE       1
u_app.state_q_RNIEROT4_5_LC_21_15_6/in3          LogicCell40_SEQ_MODE_0000      0             12366  50706  RISE       1
u_app.state_q_RNIEROT4_5_LC_21_15_6/lcout        LogicCell40_SEQ_MODE_0000    465             12832  50706  RISE      14
I__12496/I                                       LocalMux                       0             12832  50706  RISE       1
I__12496/O                                       LocalMux                     486             13317  50706  RISE       1
I__12501/I                                       InMux                          0             13317  50706  RISE       1
I__12501/O                                       InMux                        382             13700  50706  RISE       1
u_app.u_spi.en_q_RNINPKU5_LC_22_14_4/in1         LogicCell40_SEQ_MODE_0000      0             13700  50706  RISE       1
u_app.u_spi.en_q_RNINPKU5_LC_22_14_4/lcout       LogicCell40_SEQ_MODE_0000    589             14289  50706  RISE       1
I__12437/I                                       LocalMux                       0             14289  50706  RISE       1
I__12437/O                                       LocalMux                     486             14775  50706  RISE       1
I__12438/I                                       InMux                          0             14775  50706  RISE       1
I__12438/O                                       InMux                        382             15157  50706  RISE       1
u_app.u_spi.state_q_RNIEC1V6_0_LC_21_15_2/in3    LogicCell40_SEQ_MODE_0000      0             15157  50706  RISE       1
u_app.u_spi.state_q_RNIEC1V6_0_LC_21_15_2/lcout  LogicCell40_SEQ_MODE_0000    465             15623  50706  RISE       8
I__12383/I                                       Odrv4                          0             15623  50706  RISE       1
I__12383/O                                       Odrv4                        517             16139  50706  RISE       1
I__12386/I                                       Span4Mux_v                     0             16139  50706  RISE       1
I__12386/O                                       Span4Mux_v                   517             16656  50706  RISE       1
I__12389/I                                       Span4Mux_h                     0             16656  50706  RISE       1
I__12389/O                                       Span4Mux_h                   444             17101  50706  RISE       1
I__12392/I                                       Span4Mux_h                     0             17101  50706  RISE       1
I__12392/O                                       Span4Mux_h                   444             17545  50706  RISE       1
I__12394/I                                       LocalMux                       0             17545  50706  RISE       1
I__12394/O                                       LocalMux                     486             18031  50706  RISE       1
I__12395/I                                       CEMux                          0             18031  50706  RISE       1
I__12395/O                                       CEMux                        889             18920  50706  RISE       1
u_app.u_spi.wr_data_q_7_LC_10_19_3/ce            LogicCell40_SEQ_MODE_1010      0             18920  50706  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1441/I                                   Odrv12                         0              1420  RISE       1
I__1441/O                                   Odrv12                       724              2143  RISE       1
I__1442/I                                   Span12Mux_v                    0              2143  RISE       1
I__1442/O                                   Span12Mux_v                  724              2867  RISE       1
I__1443/I                                   Span12Mux_v                    0              2867  RISE       1
I__1443/O                                   Span12Mux_v                  724              3590  RISE       1
I__1444/I                                   Span12Mux_h                    0              3590  RISE       1
I__1444/O                                   Span12Mux_h                  724              4314  RISE       1
I__1445/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1445/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1446/I                                   LocalMux                       0              4665  RISE       1
I__1446/O                                   LocalMux                     486              5151  RISE       1
I__1447/I                                   IoInMux                        0              5151  RISE       1
I__1447/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     112
I__12640/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12640/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12641/I                                  GlobalMux                      0              6443  RISE       1
I__12641/O                                  GlobalMux                    227              6671  RISE       1
I__12675/I                                  ClkMux                         0              6671  RISE       1
I__12675/O                                  ClkMux                       455              7126  RISE       1
u_app.u_spi.wr_data_q_7_LC_10_19_3/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 54.23 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_16_32_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/in2
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/clk
Setup Constraint : 20830p
Path slack       : 2389p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             20964

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         17097
---------------------------------------   ----- 
End-of-path arrival time (ps)             18575
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10539/I                                           GlobalMux                               0                 0  RISE       1
I__10539/O                                           GlobalMux                             227               227  RISE       1
I__10624/I                                           ClkMux                                  0               227  RISE       1
I__10624/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_16_32_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_16_32_5/lcout                    LogicCell40_SEQ_MODE_1010    796              1478   2389  RISE       2
I__10187/I                                                               LocalMux                       0              1478   2389  RISE       1
I__10187/O                                                               LocalMux                     486              1964   2389  RISE       1
I__10189/I                                                               InMux                          0              1964   2389  RISE       1
I__10189/O                                                               InMux                        382              2346   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_16_32_2/in1              LogicCell40_SEQ_MODE_0000      0              2346   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_16_32_2/lcout            LogicCell40_SEQ_MODE_0000    589              2936   2389  RISE       1
I__10229/I                                                               LocalMux                       0              2936   2389  RISE       1
I__10229/O                                                               LocalMux                     486              3422   2389  RISE       1
I__10230/I                                                               IoInMux                        0              3422   2389  RISE       1
I__10230/O                                                               IoInMux                      382              3804   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3804   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              4714   2389  RISE      37
I__9147/I                                                                gio2CtrlBuf                    0              4714   2389  RISE       1
I__9147/O                                                                gio2CtrlBuf                    0              4714   2389  RISE       1
I__9148/I                                                                GlobalMux                      0              4714   2389  RISE       1
I__9148/O                                                                GlobalMux                    227              4941   2389  RISE       1
I__9149/I                                                                Glb2LocalMux                   0              4941   2389  RISE       1
I__9149/O                                                                Glb2LocalMux                 662              5603   2389  RISE       1
I__9163/I                                                                LocalMux                       0              5603   2389  RISE       1
I__9163/O                                                                LocalMux                     486              6088   2389  RISE       1
I__9167/I                                                                InMux                          0              6088   2389  RISE       1
I__9167/O                                                                InMux                        382              6471   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI23FC3_3_LC_9_20_4/in1             LogicCell40_SEQ_MODE_0000      0              6471   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI23FC3_3_LC_9_20_4/ltout           LogicCell40_SEQ_MODE_0000    558              7029   2389  FALL       1
I__3239/I                                                                CascadeMux                     0              7029   2389  FALL       1
I__3239/O                                                                CascadeMux                     0              7029   2389  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1P866_3_LC_9_20_5/in2             LogicCell40_SEQ_MODE_0000      0              7029   2389  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1P866_3_LC_9_20_5/lcout           LogicCell40_SEQ_MODE_0000    558              7587   2389  RISE       2
I__5255/I                                                                Odrv12                         0              7587   2389  RISE       1
I__5255/O                                                                Odrv12                       724              8311   2389  RISE       1
I__5257/I                                                                Span12Mux_h                    0              8311   2389  RISE       1
I__5257/O                                                                Span12Mux_h                  724              9034   2389  RISE       1
I__5259/I                                                                Sp12to4                        0              9034   2389  RISE       1
I__5259/O                                                                Sp12to4                      631              9665   2389  RISE       1
I__5261/I                                                                Span4Mux_v                     0              9665   2389  RISE       1
I__5261/O                                                                Span4Mux_v                   517             10182   2389  RISE       1
I__5263/I                                                                Span4Mux_s0_h                  0             10182   2389  RISE       1
I__5263/O                                                                Span4Mux_s0_h                217             10399   2389  RISE       1
I__5264/I                                                                LocalMux                       0             10399   2389  RISE       1
I__5264/O                                                                LocalMux                     486             10885   2389  RISE       1
I__5265/I                                                                IoInMux                        0             10885   2389  RISE       1
I__5265/O                                                                IoInMux                      382             11267   2389  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0             11267   2389  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT           ICE_GB                       910             12177   2389  RISE      88
I__9767/I                                                                gio2CtrlBuf                    0             12177   2389  RISE       1
I__9767/O                                                                gio2CtrlBuf                    0             12177   2389  RISE       1
I__9768/I                                                                GlobalMux                      0             12177   2389  RISE       1
I__9768/O                                                                GlobalMux                    227             12404   2389  RISE       1
I__9769/I                                                                Glb2LocalMux                   0             12404   2389  RISE       1
I__9769/O                                                                Glb2LocalMux                 662             13066   2389  RISE       1
I__9791/I                                                                LocalMux                       0             13066   2389  RISE       1
I__9791/O                                                                LocalMux                     486             13552   2389  RISE       1
I__9794/I                                                                InMux                          0             13552   2389  RISE       1
I__9794/O                                                                InMux                        382             13934   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_12_20_3/in3         LogicCell40_SEQ_MODE_0000      0             13934   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_12_20_3/lcout       LogicCell40_SEQ_MODE_0000    465             14399   2389  RISE       1
I__6074/I                                                                LocalMux                       0             14399   2389  RISE       1
I__6074/O                                                                LocalMux                     486             14885   2389  RISE       1
I__6075/I                                                                InMux                          0             14885   2389  RISE       1
I__6075/O                                                                InMux                        382             15268   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNI2Q9U4_LC_12_20_2/in1         LogicCell40_SEQ_MODE_0000      0             15268   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNI2Q9U4_LC_12_20_2/lcout       LogicCell40_SEQ_MODE_0000    589             15857   2389  RISE       2
I__6066/I                                                                LocalMux                       0             15857   2389  RISE       1
I__6066/O                                                                LocalMux                     486             16343   2389  RISE       1
I__6068/I                                                                InMux                          0             16343   2389  RISE       1
I__6068/O                                                                InMux                        382             16725   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIUOT8E1_LC_11_21_6/in1        LogicCell40_SEQ_MODE_0000      0             16725   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIUOT8E1_LC_11_21_6/lcout      LogicCell40_SEQ_MODE_0000    589             17314   2389  RISE       2
I__5368/I                                                                LocalMux                       0             17314   2389  RISE       1
I__5368/O                                                                LocalMux                     486             17800   2389  RISE       1
I__5369/I                                                                InMux                          0             17800   2389  RISE       1
I__5369/O                                                                InMux                        382             18183   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_21_5/in3       LogicCell40_SEQ_MODE_0000      0             18183   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_21_5/ltout     LogicCell40_SEQ_MODE_0000    393             18575   2389  RISE       1
I__4316/I                                                                CascadeMux                     0             18575   2389  RISE       1
I__4316/O                                                                CascadeMux                     0             18575   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/in2             LogicCell40_SEQ_MODE_1010      0             18575   2389  RISE       1

Capture Clock Path
pin name                                                      model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10539/I                                                    GlobalMux                               0                 0  RISE       1
I__10539/O                                                    GlobalMux                             227               227  RISE       1
I__10587/I                                                    ClkMux                                  0               227  RISE       1
I__10587/O                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wr_length_q_6_LC_20_16_7/lcout
Path End         : u_app.u_spi.wr_data_q_7_LC_10_19_3/ce
Capture Clock    : u_app.u_spi.wr_data_q_7_LC_10_19_3/clk
Setup Constraint : 62500p
Path slack       : 50706p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         69626

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     10998
-----------------------------------   ----- 
End-of-path arrival time (ps)         18920
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1441/I                                   Odrv12                         0              1420  RISE       1
I__1441/O                                   Odrv12                       724              2143  RISE       1
I__1442/I                                   Span12Mux_v                    0              2143  RISE       1
I__1442/O                                   Span12Mux_v                  724              2867  RISE       1
I__1443/I                                   Span12Mux_v                    0              2867  RISE       1
I__1443/O                                   Span12Mux_v                  724              3590  RISE       1
I__1444/I                                   Span12Mux_h                    0              3590  RISE       1
I__1444/O                                   Span12Mux_h                  724              4314  RISE       1
I__1445/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1445/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1446/I                                   LocalMux                       0              4665  RISE       1
I__1446/O                                   LocalMux                     486              5151  RISE       1
I__1447/I                                   IoInMux                        0              5151  RISE       1
I__1447/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     112
I__12640/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12640/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12641/I                                  GlobalMux                      0              6443  RISE       1
I__12641/O                                  GlobalMux                    227              6671  RISE       1
I__12669/I                                  ClkMux                         0              6671  RISE       1
I__12669/O                                  ClkMux                       455              7126  RISE       1
u_app.wr_length_q_6_LC_20_16_7/clk          LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wr_length_q_6_LC_20_16_7/lcout             LogicCell40_SEQ_MODE_1010    796              7922  50706  RISE       3
I__11906/I                                       LocalMux                       0              7922  50706  RISE       1
I__11906/O                                       LocalMux                     486              8407  50706  RISE       1
I__11908/I                                       InMux                          0              8407  50706  RISE       1
I__11908/O                                       InMux                        382              8790  50706  RISE       1
u_app.wr_length_q_RNIA3R31_4_LC_20_16_5/in0      LogicCell40_SEQ_MODE_0000      0              8790  50706  RISE       1
u_app.wr_length_q_RNIA3R31_4_LC_20_16_5/lcout    LogicCell40_SEQ_MODE_0000    662              9451  50706  RISE       1
I__11762/I                                       Odrv4                          0              9451  50706  RISE       1
I__11762/O                                       Odrv4                        517              9968  50706  RISE       1
I__11763/I                                       LocalMux                       0              9968  50706  RISE       1
I__11763/O                                       LocalMux                     486             10454  50706  RISE       1
I__11764/I                                       InMux                          0             10454  50706  RISE       1
I__11764/O                                       InMux                        382             10837  50706  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_20_15_0/in0     LogicCell40_SEQ_MODE_0000      0             10837  50706  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_20_15_0/lcout   LogicCell40_SEQ_MODE_0000    662             11498  50706  RISE       3
I__12360/I                                       LocalMux                       0             11498  50706  RISE       1
I__12360/O                                       LocalMux                     486             11984  50706  RISE       1
I__12362/I                                       InMux                          0             11984  50706  RISE       1
I__12362/O                                       InMux                        382             12366  50706  RISE       1
u_app.state_q_RNIEROT4_5_LC_21_15_6/in3          LogicCell40_SEQ_MODE_0000      0             12366  50706  RISE       1
u_app.state_q_RNIEROT4_5_LC_21_15_6/lcout        LogicCell40_SEQ_MODE_0000    465             12832  50706  RISE      14
I__12496/I                                       LocalMux                       0             12832  50706  RISE       1
I__12496/O                                       LocalMux                     486             13317  50706  RISE       1
I__12501/I                                       InMux                          0             13317  50706  RISE       1
I__12501/O                                       InMux                        382             13700  50706  RISE       1
u_app.u_spi.en_q_RNINPKU5_LC_22_14_4/in1         LogicCell40_SEQ_MODE_0000      0             13700  50706  RISE       1
u_app.u_spi.en_q_RNINPKU5_LC_22_14_4/lcout       LogicCell40_SEQ_MODE_0000    589             14289  50706  RISE       1
I__12437/I                                       LocalMux                       0             14289  50706  RISE       1
I__12437/O                                       LocalMux                     486             14775  50706  RISE       1
I__12438/I                                       InMux                          0             14775  50706  RISE       1
I__12438/O                                       InMux                        382             15157  50706  RISE       1
u_app.u_spi.state_q_RNIEC1V6_0_LC_21_15_2/in3    LogicCell40_SEQ_MODE_0000      0             15157  50706  RISE       1
u_app.u_spi.state_q_RNIEC1V6_0_LC_21_15_2/lcout  LogicCell40_SEQ_MODE_0000    465             15623  50706  RISE       8
I__12383/I                                       Odrv4                          0             15623  50706  RISE       1
I__12383/O                                       Odrv4                        517             16139  50706  RISE       1
I__12386/I                                       Span4Mux_v                     0             16139  50706  RISE       1
I__12386/O                                       Span4Mux_v                   517             16656  50706  RISE       1
I__12389/I                                       Span4Mux_h                     0             16656  50706  RISE       1
I__12389/O                                       Span4Mux_h                   444             17101  50706  RISE       1
I__12392/I                                       Span4Mux_h                     0             17101  50706  RISE       1
I__12392/O                                       Span4Mux_h                   444             17545  50706  RISE       1
I__12394/I                                       LocalMux                       0             17545  50706  RISE       1
I__12394/O                                       LocalMux                     486             18031  50706  RISE       1
I__12395/I                                       CEMux                          0             18031  50706  RISE       1
I__12395/O                                       CEMux                        889             18920  50706  RISE       1
u_app.u_spi.wr_data_q_7_LC_10_19_3/ce            LogicCell40_SEQ_MODE_1010      0             18920  50706  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1441/I                                   Odrv12                         0              1420  RISE       1
I__1441/O                                   Odrv12                       724              2143  RISE       1
I__1442/I                                   Span12Mux_v                    0              2143  RISE       1
I__1442/O                                   Span12Mux_v                  724              2867  RISE       1
I__1443/I                                   Span12Mux_v                    0              2867  RISE       1
I__1443/O                                   Span12Mux_v                  724              3590  RISE       1
I__1444/I                                   Span12Mux_h                    0              3590  RISE       1
I__1444/O                                   Span12Mux_h                  724              4314  RISE       1
I__1445/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1445/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1446/I                                   LocalMux                       0              4665  RISE       1
I__1446/O                                   LocalMux                     486              5151  RISE       1
I__1447/I                                   IoInMux                        0              5151  RISE       1
I__1447/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     112
I__12640/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12640/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12641/I                                  GlobalMux                      0              6443  RISE       1
I__12641/O                                  GlobalMux                    227              6671  RISE       1
I__12675/I                                  ClkMux                         0              6671  RISE       1
I__12675/O                                  ClkMux                       455              7126  RISE       1
u_app.u_spi.wr_data_q_7_LC_10_19_3/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_16_32_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/in2
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/clk
Setup Constraint : 20830p
Path slack       : 2389p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             20964

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         17097
---------------------------------------   ----- 
End-of-path arrival time (ps)             18575
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10539/I                                           GlobalMux                               0                 0  RISE       1
I__10539/O                                           GlobalMux                             227               227  RISE       1
I__10624/I                                           ClkMux                                  0               227  RISE       1
I__10624/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_16_32_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_16_32_5/lcout                    LogicCell40_SEQ_MODE_1010    796              1478   2389  RISE       2
I__10187/I                                                               LocalMux                       0              1478   2389  RISE       1
I__10187/O                                                               LocalMux                     486              1964   2389  RISE       1
I__10189/I                                                               InMux                          0              1964   2389  RISE       1
I__10189/O                                                               InMux                        382              2346   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_16_32_2/in1              LogicCell40_SEQ_MODE_0000      0              2346   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_16_32_2/lcout            LogicCell40_SEQ_MODE_0000    589              2936   2389  RISE       1
I__10229/I                                                               LocalMux                       0              2936   2389  RISE       1
I__10229/O                                                               LocalMux                     486              3422   2389  RISE       1
I__10230/I                                                               IoInMux                        0              3422   2389  RISE       1
I__10230/O                                                               IoInMux                      382              3804   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3804   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              4714   2389  RISE      37
I__9147/I                                                                gio2CtrlBuf                    0              4714   2389  RISE       1
I__9147/O                                                                gio2CtrlBuf                    0              4714   2389  RISE       1
I__9148/I                                                                GlobalMux                      0              4714   2389  RISE       1
I__9148/O                                                                GlobalMux                    227              4941   2389  RISE       1
I__9149/I                                                                Glb2LocalMux                   0              4941   2389  RISE       1
I__9149/O                                                                Glb2LocalMux                 662              5603   2389  RISE       1
I__9163/I                                                                LocalMux                       0              5603   2389  RISE       1
I__9163/O                                                                LocalMux                     486              6088   2389  RISE       1
I__9167/I                                                                InMux                          0              6088   2389  RISE       1
I__9167/O                                                                InMux                        382              6471   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI23FC3_3_LC_9_20_4/in1             LogicCell40_SEQ_MODE_0000      0              6471   2389  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI23FC3_3_LC_9_20_4/ltout           LogicCell40_SEQ_MODE_0000    558              7029   2389  FALL       1
I__3239/I                                                                CascadeMux                     0              7029   2389  FALL       1
I__3239/O                                                                CascadeMux                     0              7029   2389  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1P866_3_LC_9_20_5/in2             LogicCell40_SEQ_MODE_0000      0              7029   2389  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1P866_3_LC_9_20_5/lcout           LogicCell40_SEQ_MODE_0000    558              7587   2389  RISE       2
I__5255/I                                                                Odrv12                         0              7587   2389  RISE       1
I__5255/O                                                                Odrv12                       724              8311   2389  RISE       1
I__5257/I                                                                Span12Mux_h                    0              8311   2389  RISE       1
I__5257/O                                                                Span12Mux_h                  724              9034   2389  RISE       1
I__5259/I                                                                Sp12to4                        0              9034   2389  RISE       1
I__5259/O                                                                Sp12to4                      631              9665   2389  RISE       1
I__5261/I                                                                Span4Mux_v                     0              9665   2389  RISE       1
I__5261/O                                                                Span4Mux_v                   517             10182   2389  RISE       1
I__5263/I                                                                Span4Mux_s0_h                  0             10182   2389  RISE       1
I__5263/O                                                                Span4Mux_s0_h                217             10399   2389  RISE       1
I__5264/I                                                                LocalMux                       0             10399   2389  RISE       1
I__5264/O                                                                LocalMux                     486             10885   2389  RISE       1
I__5265/I                                                                IoInMux                        0             10885   2389  RISE       1
I__5265/O                                                                IoInMux                      382             11267   2389  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0             11267   2389  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT           ICE_GB                       910             12177   2389  RISE      88
I__9767/I                                                                gio2CtrlBuf                    0             12177   2389  RISE       1
I__9767/O                                                                gio2CtrlBuf                    0             12177   2389  RISE       1
I__9768/I                                                                GlobalMux                      0             12177   2389  RISE       1
I__9768/O                                                                GlobalMux                    227             12404   2389  RISE       1
I__9769/I                                                                Glb2LocalMux                   0             12404   2389  RISE       1
I__9769/O                                                                Glb2LocalMux                 662             13066   2389  RISE       1
I__9791/I                                                                LocalMux                       0             13066   2389  RISE       1
I__9791/O                                                                LocalMux                     486             13552   2389  RISE       1
I__9794/I                                                                InMux                          0             13552   2389  RISE       1
I__9794/O                                                                InMux                        382             13934   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_12_20_3/in3         LogicCell40_SEQ_MODE_0000      0             13934   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_12_20_3/lcout       LogicCell40_SEQ_MODE_0000    465             14399   2389  RISE       1
I__6074/I                                                                LocalMux                       0             14399   2389  RISE       1
I__6074/O                                                                LocalMux                     486             14885   2389  RISE       1
I__6075/I                                                                InMux                          0             14885   2389  RISE       1
I__6075/O                                                                InMux                        382             15268   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNI2Q9U4_LC_12_20_2/in1         LogicCell40_SEQ_MODE_0000      0             15268   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNI2Q9U4_LC_12_20_2/lcout       LogicCell40_SEQ_MODE_0000    589             15857   2389  RISE       2
I__6066/I                                                                LocalMux                       0             15857   2389  RISE       1
I__6066/O                                                                LocalMux                     486             16343   2389  RISE       1
I__6068/I                                                                InMux                          0             16343   2389  RISE       1
I__6068/O                                                                InMux                        382             16725   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIUOT8E1_LC_11_21_6/in1        LogicCell40_SEQ_MODE_0000      0             16725   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIUOT8E1_LC_11_21_6/lcout      LogicCell40_SEQ_MODE_0000    589             17314   2389  RISE       2
I__5368/I                                                                LocalMux                       0             17314   2389  RISE       1
I__5368/O                                                                LocalMux                     486             17800   2389  RISE       1
I__5369/I                                                                InMux                          0             17800   2389  RISE       1
I__5369/O                                                                InMux                        382             18183   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_21_5/in3       LogicCell40_SEQ_MODE_0000      0             18183   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_21_5/ltout     LogicCell40_SEQ_MODE_0000    393             18575   2389  RISE       1
I__4316/I                                                                CascadeMux                     0             18575   2389  RISE       1
I__4316/O                                                                CascadeMux                     0             18575   2389  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/in2             LogicCell40_SEQ_MODE_1010      0             18575   2389  RISE       1

Capture Clock Path
pin name                                                      model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10539/I                                                    GlobalMux                               0                 0  RISE       1
I__10539/O                                                    GlobalMux                             227               227  RISE       1
I__10587/I                                                    ClkMux                                  0               227  RISE       1
I__10587/O                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_2_LC_10_21_6/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Setup Time        : -856


Data Path Delay                5577
+ Setup Time                    693
- Capture Clock Path Delay    -7126
---------------------------- ------
Setup to Clock                 -856

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                     bootloader                 0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                     IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__5752/I                               Odrv12                     0      1670               RISE  1       
I__5752/O                               Odrv12                     724    2393               RISE  1       
I__5753/I                               Span12Mux_h                0      2393               RISE  1       
I__5753/O                               Span12Mux_h                724    3117               RISE  1       
I__5754/I                               Sp12to4                    0      3117               RISE  1       
I__5754/O                               Sp12to4                    631    3747               RISE  1       
I__5755/I                               Span4Mux_h                 0      3747               RISE  1       
I__5755/O                               Span4Mux_h                 444    4192               RISE  1       
I__5756/I                               Span4Mux_v                 0      4192               RISE  1       
I__5756/O                               Span4Mux_v                 517    4709               RISE  1       
I__5757/I                               LocalMux                   0      4709               RISE  1       
I__5757/O                               LocalMux                   486    5195               RISE  1       
I__5758/I                               InMux                      0      5195               RISE  1       
I__5758/O                               InMux                      382    5577               RISE  1       
u_app.u_spi.rd_data_q_0_LC_12_14_0/in0  LogicCell40_SEQ_MODE_1010  0      5577               RISE  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                   Odrv12                     0      1420               RISE  1       
I__1441/O                                   Odrv12                     724    2143               RISE  1       
I__1442/I                                   Span12Mux_v                0      2143               RISE  1       
I__1442/O                                   Span12Mux_v                724    2867               RISE  1       
I__1443/I                                   Span12Mux_v                0      2867               RISE  1       
I__1443/O                                   Span12Mux_v                724    3590               RISE  1       
I__1444/I                                   Span12Mux_h                0      3590               RISE  1       
I__1444/O                                   Span12Mux_h                724    4314               RISE  1       
I__1445/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                   LocalMux                   0      4665               RISE  1       
I__1446/O                                   LocalMux                   486    5151               RISE  1       
I__1447/I                                   IoInMux                    0      5151               RISE  1       
I__1447/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  112     
I__12640/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                  GlobalMux                  0      6443               RISE  1       
I__12641/O                                  GlobalMux                  227    6671               RISE  1       
I__12661/I                                  ClkMux                     0      6671               RISE  1       
I__12661/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.rd_data_q_0_LC_12_14_0/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3200


Data Path Delay                3479
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3200

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        bootloader                 0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7939/I                                       Odrv4                      0      1670               RISE  1       
I__7939/O                                       Odrv4                      517    2186               RISE  1       
I__7940/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__7940/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__7941/I                                       LocalMux                   0      2610               RISE  1       
I__7941/O                                       LocalMux                   486    3096               RISE  1       
I__7942/I                                       InMux                      0      3096               RISE  1       
I__7942/O                                       InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/in3  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                      GlobalMux                           0      0                  RISE  1       
I__10539/O                                      GlobalMux                           227    227                RISE  1       
I__10642/I                                      ClkMux                              0      227                RISE  1       
I__10642/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3912


Data Path Delay                3902
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3912

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        bootloader                 0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__10680/I                                      Odrv4                      0      1670               RISE  1       
I__10680/O                                      Odrv4                      517    2186               RISE  1       
I__10681/I                                      IoSpan4Mux                 0      2186               RISE  1       
I__10681/O                                      IoSpan4Mux                 424    2610               RISE  1       
I__10682/I                                      IoSpan4Mux                 0      2610               RISE  1       
I__10682/O                                      IoSpan4Mux                 424    3034               RISE  1       
I__10683/I                                      LocalMux                   0      3034               RISE  1       
I__10683/O                                      LocalMux                   486    3520               RISE  1       
I__10684/I                                      InMux                      0      3520               RISE  1       
I__10684/O                                      InMux                      382    3902               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_32_1/in0  LogicCell40_SEQ_MODE_1010  0      3902               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                      GlobalMux                           0      0                  RISE  1       
I__10539/O                                      GlobalMux                           227    227                RISE  1       
I__10634/I                                      ClkMux                              0      227                RISE  1       
I__10634/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_32_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 18307


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10385
---------------------------- ------
Clock To Out Delay            18307

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                   Odrv12                     0      1420               RISE  1       
I__1441/O                                   Odrv12                     724    2143               RISE  1       
I__1442/I                                   Span12Mux_v                0      2143               RISE  1       
I__1442/O                                   Span12Mux_v                724    2867               RISE  1       
I__1443/I                                   Span12Mux_v                0      2867               RISE  1       
I__1443/O                                   Span12Mux_v                724    3590               RISE  1       
I__1444/I                                   Span12Mux_h                0      3590               RISE  1       
I__1444/O                                   Span12Mux_h                724    4314               RISE  1       
I__1445/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                   LocalMux                   0      4665               RISE  1       
I__1446/O                                   LocalMux                   486    5151               RISE  1       
I__1447/I                                   IoInMux                    0      5151               RISE  1       
I__1447/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  112     
I__12640/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                  GlobalMux                  0      6443               RISE  1       
I__12641/O                                  GlobalMux                  227    6671               RISE  1       
I__12643/I                                  ClkMux                     0      6671               RISE  1       
I__12643/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.sck_q_LC_14_12_1/clk            LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.sck_q_LC_14_12_1/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  5       
I__11268/I                          Odrv12                     0      7922               FALL  1       
I__11268/O                          Odrv12                     796    8718               FALL  1       
I__11272/I                          Span12Mux_s11_h            0      8718               FALL  1       
I__11272/O                          Span12Mux_s11_h            775    9493               FALL  1       
I__11277/I                          Sp12to4                    0      9493               FALL  1       
I__11277/O                          Sp12to4                    662    10154              FALL  1       
I__11281/I                          Span4Mux_v                 0      10154              FALL  1       
I__11281/O                          Span4Mux_v                 548    10702              FALL  1       
I__11283/I                          Span4Mux_v                 0      10702              FALL  1       
I__11283/O                          Span4Mux_v                 548    11250              FALL  1       
I__11284/I                          Span4Mux_s3_v              0      11250              FALL  1       
I__11284/O                          Span4Mux_s3_v              496    11746              FALL  1       
I__11285/I                          LocalMux                   0      11746              FALL  1       
I__11285/O                          LocalMux                   455    12201              FALL  1       
I__11286/I                          IoInMux                    0      12201              FALL  1       
I__11286/O                          IoInMux                    320    12522              FALL  1       
sck_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12522              FALL  1       
sck_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   15819              FALL  1       
sck_obuf_iopad/DIN                  IO_PAD                     0      15819              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2488   18307              FALL  1       
sck                                 bootloader                 0      18307              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 18824


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10902
---------------------------- ------
Clock To Out Delay            18824

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                   Odrv12                     0      1420               RISE  1       
I__1441/O                                   Odrv12                     724    2143               RISE  1       
I__1442/I                                   Span12Mux_v                0      2143               RISE  1       
I__1442/O                                   Span12Mux_v                724    2867               RISE  1       
I__1443/I                                   Span12Mux_v                0      2867               RISE  1       
I__1443/O                                   Span12Mux_v                724    3590               RISE  1       
I__1444/I                                   Span12Mux_h                0      3590               RISE  1       
I__1444/O                                   Span12Mux_h                724    4314               RISE  1       
I__1445/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                   LocalMux                   0      4665               RISE  1       
I__1446/O                                   LocalMux                   486    5151               RISE  1       
I__1447/I                                   IoInMux                    0      5151               RISE  1       
I__1447/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  112     
I__12640/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                  GlobalMux                  0      6443               RISE  1       
I__12641/O                                  GlobalMux                  227    6671               RISE  1       
I__12675/I                                  ClkMux                     0      6671               RISE  1       
I__12675/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.wr_data_q_7_LC_10_19_3/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.wr_data_q_7_LC_10_19_3/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  1       
I__4307/I                                 Odrv12                     0      7922               FALL  1       
I__4307/O                                 Odrv12                     796    8718               FALL  1       
I__4308/I                                 Span12Mux_v                0      8718               FALL  1       
I__4308/O                                 Span12Mux_v                796    9513               FALL  1       
I__4309/I                                 Span12Mux_h                0      9513               FALL  1       
I__4309/O                                 Span12Mux_h                796    10309              FALL  1       
I__4310/I                                 Sp12to4                    0      10309              FALL  1       
I__4310/O                                 Sp12to4                    662    10971              FALL  1       
I__4311/I                                 Span4Mux_s3_h              0      10971              FALL  1       
I__4311/O                                 Span4Mux_s3_h              341    11312              FALL  1       
I__4312/I                                 IoSpan4Mux                 0      11312              FALL  1       
I__4312/O                                 IoSpan4Mux                 475    11788              FALL  1       
I__4313/I                                 IoSpan4Mux                 0      11788              FALL  1       
I__4313/O                                 IoSpan4Mux                 475    12263              FALL  1       
I__4314/I                                 LocalMux                   0      12263              FALL  1       
I__4314/O                                 LocalMux                   455    12718              FALL  1       
I__4315/I                                 IoInMux                    0      12718              FALL  1       
I__4315/O                                 IoInMux                    320    13038              FALL  1       
sdo_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      13038              FALL  1       
sdo_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     3297   16336              FALL  1       
sdo_obuf_iopad/DIN                        IO_PAD                     0      16336              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2488   18824              FALL  1       
sdo                                       bootloader                 0      18824              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 17707


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9785
---------------------------- ------
Clock To Out Delay            17707

Launch Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                          bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                    Odrv12                     0      1420               RISE  1       
I__1441/O                                    Odrv12                     724    2143               RISE  1       
I__1442/I                                    Span12Mux_v                0      2143               RISE  1       
I__1442/O                                    Span12Mux_v                724    2867               RISE  1       
I__1443/I                                    Span12Mux_v                0      2867               RISE  1       
I__1443/O                                    Span12Mux_v                724    3590               RISE  1       
I__1444/I                                    Span12Mux_h                0      3590               RISE  1       
I__1444/O                                    Span12Mux_h                724    4314               RISE  1       
I__1445/I                                    Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                    Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                    LocalMux                   0      4665               RISE  1       
I__1446/O                                    LocalMux                   486    5151               RISE  1       
I__1447/I                                    IoInMux                    0      5151               RISE  1       
I__1447/O                                    IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT         ICE_GB                     910    6443               RISE  112     
I__12640/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                   GlobalMux                  0      6443               RISE  1       
I__12641/O                                   GlobalMux                  227    6671               RISE  1       
I__12670/I                                   ClkMux                     0      6671               RISE  1       
I__12670/O                                   ClkMux                     455    7126               RISE  1       
u_app.u_spi.state_q_rep0_i_1_LC_21_15_7/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.state_q_rep0_i_1_LC_21_15_7/lcout  LogicCell40_SEQ_MODE_1011  796    7922               FALL  1       
I__12352/I                                     Odrv12                     0      7922               FALL  1       
I__12352/O                                     Odrv12                     796    8718               FALL  1       
I__12353/I                                     Span12Mux_v                0      8718               FALL  1       
I__12353/O                                     Span12Mux_v                796    9513               FALL  1       
I__12354/I                                     Sp12to4                    0      9513               FALL  1       
I__12354/O                                     Sp12to4                    662    10175              FALL  1       
I__12355/I                                     Span4Mux_s3_v              0      10175              FALL  1       
I__12355/O                                     Span4Mux_s3_v              496    10671              FALL  1       
I__12356/I                                     IoSpan4Mux                 0      10671              FALL  1       
I__12356/O                                     IoSpan4Mux                 475    11147              FALL  1       
I__12357/I                                     LocalMux                   0      11147              FALL  1       
I__12357/O                                     LocalMux                   455    11602              FALL  1       
I__12358/I                                     IoInMux                    0      11602              FALL  1       
I__12358/O                                     IoInMux                    320    11922              FALL  1       
ss_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      11922              FALL  1       
ss_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     3297   15219              FALL  1       
ss_obuf_iopad/DIN                              IO_PAD                     0      15219              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2488   17707              FALL  1       
ss                                             bootloader                 0      17707              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12122


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10644
---------------------------- ------
Clock To Out Delay            12122

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                          GlobalMux                           0      0                  RISE  1       
I__10539/O                                          GlobalMux                           227    227                RISE  1       
I__10663/I                                          ClkMux                              0      227                RISE  1       
I__10663/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_4_25_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_4_25_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3075/I                                                   Odrv4                      0      1478               RISE  1       
I__3075/O                                                   Odrv4                      517    1995               RISE  1       
I__3078/I                                                   Span4Mux_v                 0      1995               RISE  1       
I__3078/O                                                   Span4Mux_v                 517    2512               RISE  1       
I__3082/I                                                   LocalMux                   0      2512               RISE  1       
I__3082/O                                                   LocalMux                   486    2998               RISE  1       
I__3084/I                                                   InMux                      0      2998               RISE  1       
I__3084/O                                                   InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_28_0/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_28_0/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__2389/I                                                   Odrv4                      0      4042               RISE  1       
I__2389/O                                                   Odrv4                      517    4559               RISE  1       
I__2390/I                                                   Span4Mux_h                 0      4559               RISE  1       
I__2390/O                                                   Span4Mux_h                 444    5003               RISE  1       
I__2391/I                                                   Span4Mux_s3_v              0      5003               RISE  1       
I__2391/O                                                   Span4Mux_s3_v              465    5468               RISE  1       
I__2392/I                                                   LocalMux                   0      5468               RISE  1       
I__2392/O                                                   LocalMux                   486    5954               RISE  1       
I__2393/I                                                   IoInMux                    0      5954               RISE  1       
I__2393/O                                                   IoInMux                    382    6337               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      6337               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   9634               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9634               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   12122              FALL  1       
usb_n:out                                                   bootloader                 0      12122              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12101


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10623
---------------------------- ------
Clock To Out Delay            12101

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                     GlobalMux                           0      0                  RISE  1       
I__10539/O                                     GlobalMux                           227    227                RISE  1       
I__10669/I                                     ClkMux                              0      227                RISE  1       
I__10669/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_5_27_2/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_5_27_2/lcout           LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__3088/I                                                 Odrv4                      0      1478               RISE  1       
I__3088/O                                                 Odrv4                      517    1995               RISE  1       
I__3091/I                                                 Span4Mux_v                 0      1995               RISE  1       
I__3091/O                                                 Span4Mux_v                 517    2512               RISE  1       
I__3092/I                                                 LocalMux                   0      2512               RISE  1       
I__3092/O                                                 LocalMux                   486    2998               RISE  1       
I__3093/I                                                 InMux                      0      2998               RISE  1       
I__3093/O                                                 InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_28_3/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_28_3/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__3047/I                                                 Odrv4                      0      4042               RISE  1       
I__3047/O                                                 Odrv4                      517    4559               RISE  1       
I__3048/I                                                 Span4Mux_s3_v              0      4559               RISE  1       
I__3048/O                                                 Span4Mux_s3_v              465    5024               RISE  1       
I__3049/I                                                 IoSpan4Mux                 0      5024               RISE  1       
I__3049/O                                                 IoSpan4Mux                 424    5448               RISE  1       
I__3050/I                                                 LocalMux                   0      5448               RISE  1       
I__3050/O                                                 LocalMux                   486    5933               RISE  1       
I__3051/I                                                 IoInMux                    0      5933               RISE  1       
I__3051/O                                                 IoInMux                    382    6316               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6316               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9613               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9613               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12101              FALL  1       
usb_p:out                                                 bootloader                 0      12101              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Hold Time         : 1942


Capture Clock Path Delay       7126
+ Hold  Time                      0
- Data Path Delay             -5184
---------------------------- ------
Hold Time                      1942

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                     bootloader                 0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__5752/I                               Odrv12                     0      1142               FALL  1       
I__5752/O                               Odrv12                     796    1938               FALL  1       
I__5753/I                               Span12Mux_h                0      1938               FALL  1       
I__5753/O                               Span12Mux_h                796    2734               FALL  1       
I__5754/I                               Sp12to4                    0      2734               FALL  1       
I__5754/O                               Sp12to4                    662    3396               FALL  1       
I__5755/I                               Span4Mux_h                 0      3396               FALL  1       
I__5755/O                               Span4Mux_h                 465    3861               FALL  1       
I__5756/I                               Span4Mux_v                 0      3861               FALL  1       
I__5756/O                               Span4Mux_v                 548    4409               FALL  1       
I__5757/I                               LocalMux                   0      4409               FALL  1       
I__5757/O                               LocalMux                   455    4864               FALL  1       
I__5758/I                               InMux                      0      4864               FALL  1       
I__5758/O                               InMux                      320    5184               FALL  1       
u_app.u_spi.rd_data_q_0_LC_12_14_0/in0  LogicCell40_SEQ_MODE_1010  0      5184               FALL  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                   Odrv12                     0      1420               RISE  1       
I__1441/O                                   Odrv12                     724    2143               RISE  1       
I__1442/I                                   Span12Mux_v                0      2143               RISE  1       
I__1442/O                                   Span12Mux_v                724    2867               RISE  1       
I__1443/I                                   Span12Mux_v                0      2867               RISE  1       
I__1443/O                                   Span12Mux_v                724    3590               RISE  1       
I__1444/I                                   Span12Mux_h                0      3590               RISE  1       
I__1444/O                                   Span12Mux_h                724    4314               RISE  1       
I__1445/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                   LocalMux                   0      4665               RISE  1       
I__1446/O                                   LocalMux                   486    5151               RISE  1       
I__1447/I                                   IoInMux                    0      5151               RISE  1       
I__1447/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  112     
I__12640/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                  GlobalMux                  0      6443               RISE  1       
I__12641/O                                  GlobalMux                  227    6671               RISE  1       
I__12661/I                                  ClkMux                     0      6671               RISE  1       
I__12661/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.rd_data_q_0_LC_12_14_0/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2259


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                     -2259

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        bootloader                 0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7939/I                                       Odrv4                      0      1142               FALL  1       
I__7939/O                                       Odrv4                      548    1690               FALL  1       
I__7940/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__7940/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__7941/I                                       LocalMux                   0      2166               FALL  1       
I__7941/O                                       LocalMux                   455    2620               FALL  1       
I__7942/I                                       InMux                      0      2620               FALL  1       
I__7942/O                                       InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/in3  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                      GlobalMux                           0      0                  RISE  1       
I__10539/O                                      GlobalMux                           227    227                RISE  1       
I__10642/I                                      ClkMux                              0      227                RISE  1       
I__10642/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2734


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3416
---------------------------- ------
Hold Time                     -2734

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        bootloader                 0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__10680/I                                      Odrv4                      0      1142               FALL  1       
I__10680/O                                      Odrv4                      548    1690               FALL  1       
I__10681/I                                      IoSpan4Mux                 0      1690               FALL  1       
I__10681/O                                      IoSpan4Mux                 475    2166               FALL  1       
I__10682/I                                      IoSpan4Mux                 0      2166               FALL  1       
I__10682/O                                      IoSpan4Mux                 475    2641               FALL  1       
I__10683/I                                      LocalMux                   0      2641               FALL  1       
I__10683/O                                      LocalMux                   455    3096               FALL  1       
I__10684/I                                      InMux                      0      3096               FALL  1       
I__10684/O                                      InMux                      320    3416               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_32_1/in0  LogicCell40_SEQ_MODE_1010  0      3416               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                      GlobalMux                           0      0                  RISE  1       
I__10539/O                                      GlobalMux                           227    227                RISE  1       
I__10634/I                                      ClkMux                              0      227                RISE  1       
I__10634/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_32_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 17606


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9684
---------------------------- ------
Clock To Out Delay            17606

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                   Odrv12                     0      1420               RISE  1       
I__1441/O                                   Odrv12                     724    2143               RISE  1       
I__1442/I                                   Span12Mux_v                0      2143               RISE  1       
I__1442/O                                   Span12Mux_v                724    2867               RISE  1       
I__1443/I                                   Span12Mux_v                0      2867               RISE  1       
I__1443/O                                   Span12Mux_v                724    3590               RISE  1       
I__1444/I                                   Span12Mux_h                0      3590               RISE  1       
I__1444/O                                   Span12Mux_h                724    4314               RISE  1       
I__1445/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                   LocalMux                   0      4665               RISE  1       
I__1446/O                                   LocalMux                   486    5151               RISE  1       
I__1447/I                                   IoInMux                    0      5151               RISE  1       
I__1447/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  112     
I__12640/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                  GlobalMux                  0      6443               RISE  1       
I__12641/O                                  GlobalMux                  227    6671               RISE  1       
I__12643/I                                  ClkMux                     0      6671               RISE  1       
I__12643/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.sck_q_LC_14_12_1/clk            LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.sck_q_LC_14_12_1/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  5       
I__11268/I                          Odrv12                     0      7922               RISE  1       
I__11268/O                          Odrv12                     724    8645               RISE  1       
I__11272/I                          Span12Mux_s11_h            0      8645               RISE  1       
I__11272/O                          Span12Mux_s11_h            693    9338               RISE  1       
I__11277/I                          Sp12to4                    0      9338               RISE  1       
I__11277/O                          Sp12to4                    631    9968               RISE  1       
I__11281/I                          Span4Mux_v                 0      9968               RISE  1       
I__11281/O                          Span4Mux_v                 517    10485              RISE  1       
I__11283/I                          Span4Mux_v                 0      10485              RISE  1       
I__11283/O                          Span4Mux_v                 517    11002              RISE  1       
I__11284/I                          Span4Mux_s3_v              0      11002              RISE  1       
I__11284/O                          Span4Mux_s3_v              465    11467              RISE  1       
I__11285/I                          LocalMux                   0      11467              RISE  1       
I__11285/O                          LocalMux                   486    11953              RISE  1       
I__11286/I                          IoInMux                    0      11953              RISE  1       
I__11286/O                          IoInMux                    382    12335              RISE  1       
sck_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12335              RISE  1       
sck_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   15292              RISE  1       
sck_obuf_iopad/DIN                  IO_PAD                     0      15292              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2314   17606              RISE  1       
sck                                 bootloader                 0      17606              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 18050


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10128
---------------------------- ------
Clock To Out Delay            18050

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                   Odrv12                     0      1420               RISE  1       
I__1441/O                                   Odrv12                     724    2143               RISE  1       
I__1442/I                                   Span12Mux_v                0      2143               RISE  1       
I__1442/O                                   Span12Mux_v                724    2867               RISE  1       
I__1443/I                                   Span12Mux_v                0      2867               RISE  1       
I__1443/O                                   Span12Mux_v                724    3590               RISE  1       
I__1444/I                                   Span12Mux_h                0      3590               RISE  1       
I__1444/O                                   Span12Mux_h                724    4314               RISE  1       
I__1445/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                   LocalMux                   0      4665               RISE  1       
I__1446/O                                   LocalMux                   486    5151               RISE  1       
I__1447/I                                   IoInMux                    0      5151               RISE  1       
I__1447/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  112     
I__12640/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                  GlobalMux                  0      6443               RISE  1       
I__12641/O                                  GlobalMux                  227    6671               RISE  1       
I__12675/I                                  ClkMux                     0      6671               RISE  1       
I__12675/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.wr_data_q_7_LC_10_19_3/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.wr_data_q_7_LC_10_19_3/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  1       
I__4307/I                                 Odrv12                     0      7922               RISE  1       
I__4307/O                                 Odrv12                     724    8645               RISE  1       
I__4308/I                                 Span12Mux_v                0      8645               RISE  1       
I__4308/O                                 Span12Mux_v                724    9369               RISE  1       
I__4309/I                                 Span12Mux_h                0      9369               RISE  1       
I__4309/O                                 Span12Mux_h                724    10092              RISE  1       
I__4310/I                                 Sp12to4                    0      10092              RISE  1       
I__4310/O                                 Sp12to4                    631    10723              RISE  1       
I__4311/I                                 Span4Mux_s3_h              0      10723              RISE  1       
I__4311/O                                 Span4Mux_s3_h              341    11064              RISE  1       
I__4312/I                                 IoSpan4Mux                 0      11064              RISE  1       
I__4312/O                                 IoSpan4Mux                 424    11488              RISE  1       
I__4313/I                                 IoSpan4Mux                 0      11488              RISE  1       
I__4313/O                                 IoSpan4Mux                 424    11912              RISE  1       
I__4314/I                                 LocalMux                   0      11912              RISE  1       
I__4314/O                                 LocalMux                   486    12397              RISE  1       
I__4315/I                                 IoInMux                    0      12397              RISE  1       
I__4315/O                                 IoInMux                    382    12780              RISE  1       
sdo_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      12780              RISE  1       
sdo_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2956   15736              RISE  1       
sdo_obuf_iopad/DIN                        IO_PAD                     0      15736              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2314   18050              RISE  1       
sdo                                       bootloader                 0      18050              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 17027


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9105
---------------------------- ------
Clock To Out Delay            17027

Launch Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                          bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1441/I                                    Odrv12                     0      1420               RISE  1       
I__1441/O                                    Odrv12                     724    2143               RISE  1       
I__1442/I                                    Span12Mux_v                0      2143               RISE  1       
I__1442/O                                    Span12Mux_v                724    2867               RISE  1       
I__1443/I                                    Span12Mux_v                0      2867               RISE  1       
I__1443/O                                    Span12Mux_v                724    3590               RISE  1       
I__1444/I                                    Span12Mux_h                0      3590               RISE  1       
I__1444/O                                    Span12Mux_h                724    4314               RISE  1       
I__1445/I                                    Span12Mux_s5_v             0      4314               RISE  1       
I__1445/O                                    Span12Mux_s5_v             351    4665               RISE  1       
I__1446/I                                    LocalMux                   0      4665               RISE  1       
I__1446/O                                    LocalMux                   486    5151               RISE  1       
I__1447/I                                    IoInMux                    0      5151               RISE  1       
I__1447/O                                    IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT         ICE_GB                     910    6443               RISE  112     
I__12640/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__12640/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__12641/I                                   GlobalMux                  0      6443               RISE  1       
I__12641/O                                   GlobalMux                  227    6671               RISE  1       
I__12670/I                                   ClkMux                     0      6671               RISE  1       
I__12670/O                                   ClkMux                     455    7126               RISE  1       
u_app.u_spi.state_q_rep0_i_1_LC_21_15_7/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.state_q_rep0_i_1_LC_21_15_7/lcout  LogicCell40_SEQ_MODE_1011  796    7922               RISE  1       
I__12352/I                                     Odrv12                     0      7922               RISE  1       
I__12352/O                                     Odrv12                     724    8645               RISE  1       
I__12353/I                                     Span12Mux_v                0      8645               RISE  1       
I__12353/O                                     Span12Mux_v                724    9369               RISE  1       
I__12354/I                                     Sp12to4                    0      9369               RISE  1       
I__12354/O                                     Sp12to4                    631    9999               RISE  1       
I__12355/I                                     Span4Mux_s3_v              0      9999               RISE  1       
I__12355/O                                     Span4Mux_s3_v              465    10464              RISE  1       
I__12356/I                                     IoSpan4Mux                 0      10464              RISE  1       
I__12356/O                                     IoSpan4Mux                 424    10888              RISE  1       
I__12357/I                                     LocalMux                   0      10888              RISE  1       
I__12357/O                                     LocalMux                   486    11374              RISE  1       
I__12358/I                                     IoInMux                    0      11374              RISE  1       
I__12358/O                                     IoInMux                    382    11757              RISE  1       
ss_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      11757              RISE  1       
ss_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2956   14713              RISE  1       
ss_obuf_iopad/DIN                              IO_PAD                     0      14713              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2314   17027              RISE  1       
ss                                             bootloader                 0      17027              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10232


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8754
---------------------------- ------
Clock To Out Delay            10232

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                           GlobalMux                           0      0                  RISE  1       
I__10539/O                                           GlobalMux                           227    227                RISE  1       
I__10675/I                                           ClkMux                              0      227                RISE  1       
I__10675/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_28_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_28_3/lcout       LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__5647/I                                                   LocalMux                   0      1478               FALL  1       
I__5647/O                                                   LocalMux                   455    1933               FALL  1       
I__5655/I                                                   InMux                      0      1933               FALL  1       
I__5655/O                                                   InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_28_0/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_28_0/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  1       
I__2389/I                                                   Odrv4                      0      2677               FALL  1       
I__2389/O                                                   Odrv4                      548    3225               FALL  1       
I__2390/I                                                   Span4Mux_h                 0      3225               FALL  1       
I__2390/O                                                   Span4Mux_h                 465    3690               FALL  1       
I__2391/I                                                   Span4Mux_s3_v              0      3690               FALL  1       
I__2391/O                                                   Span4Mux_s3_v              496    4186               FALL  1       
I__2392/I                                                   LocalMux                   0      4186               FALL  1       
I__2392/O                                                   LocalMux                   455    4641               FALL  1       
I__2393/I                                                   IoInMux                    0      4641               FALL  1       
I__2393/O                                                   IoInMux                    320    4962               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      4962               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     2956   7918               RISE  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      7918               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2314   10232              RISE  1       
usb_n:out                                                   bootloader                 0      10232              RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10790


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9312
---------------------------- ------
Clock To Out Delay            10790

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10539/I                                           GlobalMux                           0      0                  RISE  1       
I__10539/O                                           GlobalMux                           227    227                RISE  1       
I__10675/I                                           ClkMux                              0      227                RISE  1       
I__10675/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_28_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_28_3/lcout     LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__5649/I                                                 Odrv4                      0      1478               FALL  1       
I__5649/O                                                 Odrv4                      548    2026               FALL  1       
I__5659/I                                                 LocalMux                   0      2026               FALL  1       
I__5659/O                                                 LocalMux                   455    2481               FALL  1       
I__5663/I                                                 InMux                      0      2481               FALL  1       
I__5663/O                                                 InMux                      320    2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_28_3/in3    LogicCell40_SEQ_MODE_0000  0      2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_28_3/lcout  LogicCell40_SEQ_MODE_0000  424    3225               FALL  1       
I__3047/I                                                 Odrv4                      0      3225               FALL  1       
I__3047/O                                                 Odrv4                      548    3773               FALL  1       
I__3048/I                                                 Span4Mux_s3_v              0      3773               FALL  1       
I__3048/O                                                 Span4Mux_s3_v              496    4269               FALL  1       
I__3049/I                                                 IoSpan4Mux                 0      4269               FALL  1       
I__3049/O                                                 IoSpan4Mux                 475    4745               FALL  1       
I__3050/I                                                 LocalMux                   0      4745               FALL  1       
I__3050/O                                                 LocalMux                   455    5199               FALL  1       
I__3051/I                                                 IoInMux                    0      5199               FALL  1       
I__3051/O                                                 IoInMux                    320    5520               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      5520               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   8476               RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      8476               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   10790              RISE  1       
usb_p:out                                                 bootloader                 0      10790              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

