{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713595776859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713595776863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 13:49:36 2024 " "Processing started: Sat Apr 20 13:49:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713595776863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595776863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595776863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713595778143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713595778143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_register " "Found entity 1: first_register" {  } { { "first_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/first_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Second_register " "Found entity 1: Second_register" {  } { { "Second_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Second_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "third_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file third_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 third_register " "Found entity 1: third_register" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourth_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourth_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourth_register " "Found entity 1: fourth_register" {  } { { "fourth_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/fourth_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Found entity 1: Instruction_Fetch" {  } { { "Instruction_Fetch.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCPlus4 " "Found entity 1: PCPlus4" {  } { { "PCPlus4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCPlus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctarget.sv 1 1 " "Found 1 design units, including 1 entities, in source file pctarget.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCTarget " "Found entity 1: PCTarget" {  } { { "PCTarget.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCTarget.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788569 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.sv " "Entity \"mux\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713595788581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_alu " "Found entity 1: mux2_alu" {  } { { "mux2_alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(14) " "Verilog HDL warning at sign_extend.sv(14): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713595788605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decompress " "Found entity 1: Decompress" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ls_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LS_sel " "Found entity 1: LS_sel" {  } { { "LS_sel.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/LS_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595788649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595788649 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(266) " "Verilog HDL Instantiation warning at main.sv(266): instance has no name" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 266 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1713595788653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713595788725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:i_ag " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:i_ag\"" {  } { { "main.sv" "i_ag" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:i_im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:i_im\"" {  } { { "main.sv" "i_im" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788737 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 Instruction_Memory.sv(9) " "Verilog HDL warning at Instruction_Memory.sv(9): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1713595788745 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.data_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.data_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713595788749 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.waddr_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.waddr_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713595788749 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.we_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.we_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713595788749 "|main|Instruction_Memory:i_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decompress Decompress:De " "Elaborating entity \"Decompress\" for hierarchy \"Decompress:De\"" {  } { { "main.sv" "De" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mu " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mu\"" {  } { { "main.sv" "mu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_register first_register:i_1 " "Elaborating entity \"first_register\" for hierarchy \"first_register:i_1\"" {  } { { "main.sv" "i_1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCPlus4 PCPlus4:i_pcp4 " "Elaborating entity \"PCPlus4\" for hierarchy \"PCPlus4:i_pcp4\"" {  } { { "main.sv" "i_pcp4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:i_iff " "Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:i_iff\"" {  } { { "main.sv" "i_iff" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:i_rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:i_rf\"" {  } { { "main.sv" "i_rf" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:i_se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:i_se\"" {  } { { "main.sv" "i_se" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second_register Second_register:i_2 " "Elaborating entity \"Second_register\" for hierarchy \"Second_register:i_2\"" {  } { { "main.sv" "i_2" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCTarget PCTarget:i_pct " "Elaborating entity \"PCTarget\" for hierarchy \"PCTarget:i_pct\"" {  } { { "main.sv" "i_pct" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_alu mux2_alu:mux_scrb " "Elaborating entity \"mux2_alu\" for hierarchy \"mux2_alu:mux_scrb\"" {  } { { "main.sv" "mux_scrb" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:i_alu " "Elaborating entity \"alu\" for hierarchy \"alu:i_alu\"" {  } { { "main.sv" "i_alu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "third_register third_register:i_3 " "Elaborating entity \"third_register\" for hierarchy \"third_register:i_3\"" {  } { { "main.sv" "i_3" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:i_dm " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:i_dm\"" {  } { { "main.sv" "i_dm" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS_sel LS_sel:sel " "Elaborating entity \"LS_sel\" for hierarchy \"LS_sel:sel\"" {  } { { "main.sv" "sel" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 mux5to1:comb_3 " "Elaborating entity \"mux5to1\" for hierarchy \"mux5to1:comb_3\"" {  } { { "main.sv" "comb_3" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourth_register fourth_register:i_4 " "Elaborating entity \"fourth_register\" for hierarchy \"fourth_register:i_4\"" {  } { { "main.sv" "i_4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux1\"" {  } { { "main.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:i_c " "Elaborating entity \"Controller\" for hierarchy \"Controller:i_c\"" {  } { { "main.sv" "i_c" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controller.sv(23) " "Verilog HDL or VHDL warning at Controller.sv(23): object \"ALUOp\" assigned a value but never read" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(128) " "Verilog HDL Case Statement warning at Controller.sv(128): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 128 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(130) " "Verilog HDL Case Statement warning at Controller.sv(130): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 130 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(131) " "Verilog HDL Case Statement warning at Controller.sv(131): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 131 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(132) " "Verilog HDL Case Statement warning at Controller.sv(132): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 132 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(133) " "Verilog HDL Case Statement warning at Controller.sv(133): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 133 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713595788910 "|main|Controller:i_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:i_hu " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:i_hu\"" {  } { { "main.sv" "i_hu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxxx " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxxx\"" {  } { { "main.sv" "muxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxxxxx " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxxxxx\"" {  } { { "main.sv" "muxxxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595788918 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1713595791235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:i_alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:i_alu\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713595795391 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713595795391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:i_alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:i_alu\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595795511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:i_alu\|lpm_divide:Div0 " "Instantiated megafunction \"alu:i_alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713595795511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713595795511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713595795511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713595795511 ""}  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713595795511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595795579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595795579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595795611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595795611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595795691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595795691 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[0\] third_register:i_3\|funct3M\[0\]~synth third_register:i_3\|funct3M\[0\]~synth " "Register \"third_register:i_3\|funct3M\[0\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[0\]~synth\" and latch \"third_register:i_3\|funct3M\[0\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1713595797205 "|main|third_register:i_3|funct3M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[1\] third_register:i_3\|funct3M\[1\]~synth third_register:i_3\|funct3M\[1\]~synth " "Register \"third_register:i_3\|funct3M\[1\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[1\]~synth\" and latch \"third_register:i_3\|funct3M\[1\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1713595797205 "|main|third_register:i_3|funct3M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[2\] third_register:i_3\|funct3M\[2\]~synth third_register:i_3\|funct3M\[2\]~synth " "Register \"third_register:i_3\|funct3M\[2\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[2\]~synth\" and latch \"third_register:i_3\|funct3M\[2\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1713595797205 "|main|third_register:i_3|funct3M[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 2 1713595797205 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[11\] GND " "Pin \"instruction\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[18\] GND " "Pin \"instruction\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|instruction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[0\] GND " "Pin \"checkx4\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[1\] GND " "Pin \"checkx4\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[2\] GND " "Pin \"checkx4\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[3\] GND " "Pin \"checkx4\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[4\] GND " "Pin \"checkx4\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[5\] GND " "Pin \"checkx4\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[6\] GND " "Pin \"checkx4\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[7\] GND " "Pin \"checkx4\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[8\] GND " "Pin \"checkx4\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[9\] GND " "Pin \"checkx4\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[10\] GND " "Pin \"checkx4\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[11\] GND " "Pin \"checkx4\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[12\] GND " "Pin \"checkx4\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[13\] GND " "Pin \"checkx4\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[14\] GND " "Pin \"checkx4\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[15\] GND " "Pin \"checkx4\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[16\] GND " "Pin \"checkx4\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[17\] GND " "Pin \"checkx4\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[18\] GND " "Pin \"checkx4\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[19\] GND " "Pin \"checkx4\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[20\] GND " "Pin \"checkx4\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[21\] GND " "Pin \"checkx4\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[22\] GND " "Pin \"checkx4\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[23\] GND " "Pin \"checkx4\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[24\] GND " "Pin \"checkx4\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[25\] GND " "Pin \"checkx4\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[26\] GND " "Pin \"checkx4\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[27\] GND " "Pin \"checkx4\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[28\] GND " "Pin \"checkx4\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[29\] GND " "Pin \"checkx4\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[30\] GND " "Pin \"checkx4\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx4\[31\] GND " "Pin \"checkx4\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx4[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[0\] GND " "Pin \"checkx5\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[1\] GND " "Pin \"checkx5\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[2\] GND " "Pin \"checkx5\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[3\] GND " "Pin \"checkx5\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[4\] GND " "Pin \"checkx5\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[5\] GND " "Pin \"checkx5\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[6\] GND " "Pin \"checkx5\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[7\] GND " "Pin \"checkx5\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[8\] GND " "Pin \"checkx5\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[9\] GND " "Pin \"checkx5\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[10\] GND " "Pin \"checkx5\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[11\] GND " "Pin \"checkx5\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[12\] GND " "Pin \"checkx5\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[13\] GND " "Pin \"checkx5\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[14\] GND " "Pin \"checkx5\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[15\] GND " "Pin \"checkx5\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[16\] GND " "Pin \"checkx5\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[17\] GND " "Pin \"checkx5\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[18\] GND " "Pin \"checkx5\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[19\] GND " "Pin \"checkx5\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[20\] GND " "Pin \"checkx5\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[21\] GND " "Pin \"checkx5\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[22\] GND " "Pin \"checkx5\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[23\] GND " "Pin \"checkx5\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[24\] GND " "Pin \"checkx5\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[25\] GND " "Pin \"checkx5\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[26\] GND " "Pin \"checkx5\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[27\] GND " "Pin \"checkx5\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[28\] GND " "Pin \"checkx5\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[29\] GND " "Pin \"checkx5\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[30\] GND " "Pin \"checkx5\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx5\[31\] GND " "Pin \"checkx5\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx5[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[0\] GND " "Pin \"checkx6\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[1\] GND " "Pin \"checkx6\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[2\] GND " "Pin \"checkx6\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[3\] GND " "Pin \"checkx6\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[4\] GND " "Pin \"checkx6\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[5\] GND " "Pin \"checkx6\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[6\] GND " "Pin \"checkx6\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[7\] GND " "Pin \"checkx6\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[8\] GND " "Pin \"checkx6\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[9\] GND " "Pin \"checkx6\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[10\] GND " "Pin \"checkx6\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[11\] GND " "Pin \"checkx6\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[12\] GND " "Pin \"checkx6\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[13\] GND " "Pin \"checkx6\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[14\] GND " "Pin \"checkx6\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[15\] GND " "Pin \"checkx6\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[16\] GND " "Pin \"checkx6\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[17\] GND " "Pin \"checkx6\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[18\] GND " "Pin \"checkx6\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[19\] GND " "Pin \"checkx6\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[20\] GND " "Pin \"checkx6\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[21\] GND " "Pin \"checkx6\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[22\] GND " "Pin \"checkx6\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[23\] GND " "Pin \"checkx6\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[24\] GND " "Pin \"checkx6\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[25\] GND " "Pin \"checkx6\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[26\] GND " "Pin \"checkx6\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[27\] GND " "Pin \"checkx6\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[28\] GND " "Pin \"checkx6\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[29\] GND " "Pin \"checkx6\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[30\] GND " "Pin \"checkx6\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx6\[31\] GND " "Pin \"checkx6\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595800037 "|main|checkx6[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713595800037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713595800594 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713595803457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595803836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713595804527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595804527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13572 " "Implemented 13572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713595805332 ""} { "Info" "ICUT_CUT_TM_OPINS" "259 " "Implemented 259 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713595805332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13309 " "Implemented 13309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713595805332 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713595805332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713595805332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713595805360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 13:50:05 2024 " "Processing ended: Sat Apr 20 13:50:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713595805360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713595805360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713595805360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595805360 ""}
