# D_Flipflop_using_Verilog
A D (or Delay) Flip Flop  is a digital electronic circuit used to delay the change of state of its output signal (Q) until the next rising edge of a clock timing input signal occurs.

## Truth Table 
![image](https://user-images.githubusercontent.com/71958454/115244862-fa58c580-a141-11eb-89db-477b4aba5c61.png)

## RTL SCHEMATIC
![image](https://user-images.githubusercontent.com/71958454/115244953-1197b300-a142-11eb-86a8-05b2835b61c7.png)

## WAVEFORM (OUTPUT)
![image](https://user-images.githubusercontent.com/71958454/115245058-283e0a00-a142-11eb-9675-aeae32f43366.png)


