
servo_ares_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004064  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08004120  08004120  00005120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004300  08004300  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004300  08004300  00005300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004308  08004308  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004308  08004308  00005308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800430c  0800430c  0000530c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004310  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  2000005c  0800436c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  0800436c  00006378  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f8a2  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002095  00000000  00000000  00015926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  000179c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aee  00000000  00000000  00018798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018994  00000000  00000000  00019286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e2e  00000000  00000000  00031c1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0eae  00000000  00000000  00042a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e38f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034a8  00000000  00000000  000e393c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000e6de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004108 	.word	0x08004108

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08004108 	.word	0x08004108

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f000 fc07 	bl	8000e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f84b 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 fa2d 	bl	8000a88 <MX_GPIO_Init>
  MX_TIM2_Init();
 800062e:	f000 f88f 	bl	8000750 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000632:	f000 f98d 	bl	8000950 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000636:	f000 f9d9 	bl	80009ec <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800063a:	f000 f909 	bl	8000850 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800063e:	4b1c      	ldr	r3, [pc, #112]	@ (80006b0 <main+0x94>)
 8000640:	2104      	movs	r1, #4
 8000642:	0018      	movs	r0, r3
 8000644:	f001 fe38 	bl	80022b8 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		char message[5]; // 3 caractères de rx_data + 2 pour "\r\n"
		memcpy(message, rx_data, 3); // Copier rx_data dans message
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	4a1a      	ldr	r2, [pc, #104]	@ (80006b4 <main+0x98>)
 800064c:	8811      	ldrh	r1, [r2, #0]
 800064e:	8019      	strh	r1, [r3, #0]
 8000650:	7892      	ldrb	r2, [r2, #2]
 8000652:	709a      	strb	r2, [r3, #2]
		message[4] = '\r'; // Ajouter retour chariot
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	220d      	movs	r2, #13
 8000658:	711a      	strb	r2, [r3, #4]
		message[5] = '\n'; // Ajouter nouvelle ligne
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	220a      	movs	r2, #10
 800065e:	715a      	strb	r2, [r3, #5]
		HAL_UART_Transmit(&huart2, (uint8_t *)message, sizeof(message), HAL_MAX_DELAY);
 8000660:	2301      	movs	r3, #1
 8000662:	425b      	negs	r3, r3
 8000664:	1d39      	adds	r1, r7, #4
 8000666:	4814      	ldr	r0, [pc, #80]	@ (80006b8 <main+0x9c>)
 8000668:	2205      	movs	r2, #5
 800066a:	f002 fdbb 	bl	80031e4 <HAL_UART_Transmit>

		char servo[4];      // 3 caractères + '\0' pour la vitesse
		strncpy(servo, (char *)&rx_data, 3);
 800066e:	4911      	ldr	r1, [pc, #68]	@ (80006b4 <main+0x98>)
 8000670:	003b      	movs	r3, r7
 8000672:	2203      	movs	r2, #3
 8000674:	0018      	movs	r0, r3
 8000676:	f003 fd09 	bl	800408c <strncpy>
		servo[4] = '\0';    // Null terminate
 800067a:	003b      	movs	r3, r7
 800067c:	2200      	movs	r2, #0
 800067e:	711a      	strb	r2, [r3, #4]
		int servo_value = atoi(servo);
 8000680:	003b      	movs	r3, r7
 8000682:	0018      	movs	r0, r3
 8000684:	f003 fc5e 	bl	8003f44 <atoi>
 8000688:	0003      	movs	r3, r0
 800068a:	60fb      	str	r3, [r7, #12]

		if (servo_value == 111){
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2b6f      	cmp	r3, #111	@ 0x6f
 8000690:	d1da      	bne.n	8000648 <main+0x2c>
			TIM3->CCR2 = 2000;
 8000692:	4b0a      	ldr	r3, [pc, #40]	@ (80006bc <main+0xa0>)
 8000694:	22fa      	movs	r2, #250	@ 0xfa
 8000696:	00d2      	lsls	r2, r2, #3
 8000698:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_Delay(100);
 800069a:	2064      	movs	r0, #100	@ 0x64
 800069c:	f000 fc50 	bl	8000f40 <HAL_Delay>
			TIM3->CCR2 = 1200;
 80006a0:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <main+0xa0>)
 80006a2:	2296      	movs	r2, #150	@ 0x96
 80006a4:	00d2      	lsls	r2, r2, #3
 80006a6:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_Delay(100);
 80006a8:	2064      	movs	r0, #100	@ 0x64
 80006aa:	f000 fc49 	bl	8000f40 <HAL_Delay>
	{
 80006ae:	e7cb      	b.n	8000648 <main+0x2c>
 80006b0:	200000c4 	.word	0x200000c4
 80006b4:	20000238 	.word	0x20000238
 80006b8:	200001a4 	.word	0x200001a4
 80006bc:	40000400 	.word	0x40000400

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b093      	sub	sp, #76	@ 0x4c
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	2410      	movs	r4, #16
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	0018      	movs	r0, r3
 80006cc:	2338      	movs	r3, #56	@ 0x38
 80006ce:	001a      	movs	r2, r3
 80006d0:	2100      	movs	r1, #0
 80006d2:	f003 fcd3 	bl	800407c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d6:	003b      	movs	r3, r7
 80006d8:	0018      	movs	r0, r3
 80006da:	2310      	movs	r3, #16
 80006dc:	001a      	movs	r2, r3
 80006de:	2100      	movs	r1, #0
 80006e0:	f003 fccc 	bl	800407c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e4:	2380      	movs	r3, #128	@ 0x80
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	0018      	movs	r0, r3
 80006ea:	f000 fe65 	bl	80013b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2202      	movs	r2, #2
 80006f2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	2280      	movs	r2, #128	@ 0x80
 80006f8:	0052      	lsls	r2, r2, #1
 80006fa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006fc:	193b      	adds	r3, r7, r4
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000702:	193b      	adds	r3, r7, r4
 8000704:	2240      	movs	r2, #64	@ 0x40
 8000706:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000708:	193b      	adds	r3, r7, r4
 800070a:	2200      	movs	r2, #0
 800070c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	193b      	adds	r3, r7, r4
 8000710:	0018      	movs	r0, r3
 8000712:	f000 fe9d 	bl	8001450 <HAL_RCC_OscConfig>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800071a:	f000 f9d7 	bl	8000acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071e:	003b      	movs	r3, r7
 8000720:	2207      	movs	r2, #7
 8000722:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000724:	003b      	movs	r3, r7
 8000726:	2200      	movs	r2, #0
 8000728:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	003b      	movs	r3, r7
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000730:	003b      	movs	r3, r7
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000736:	003b      	movs	r3, r7
 8000738:	2100      	movs	r1, #0
 800073a:	0018      	movs	r0, r3
 800073c:	f001 f9a2 	bl	8001a84 <HAL_RCC_ClockConfig>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000744:	f000 f9c2 	bl	8000acc <Error_Handler>
  }
}
 8000748:	46c0      	nop			@ (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	b013      	add	sp, #76	@ 0x4c
 800074e:	bd90      	pop	{r4, r7, pc}

08000750 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08e      	sub	sp, #56	@ 0x38
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000756:	2328      	movs	r3, #40	@ 0x28
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	0018      	movs	r0, r3
 800075c:	2310      	movs	r3, #16
 800075e:	001a      	movs	r2, r3
 8000760:	2100      	movs	r1, #0
 8000762:	f003 fc8b 	bl	800407c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000766:	231c      	movs	r3, #28
 8000768:	18fb      	adds	r3, r7, r3
 800076a:	0018      	movs	r0, r3
 800076c:	230c      	movs	r3, #12
 800076e:	001a      	movs	r2, r3
 8000770:	2100      	movs	r1, #0
 8000772:	f003 fc83 	bl	800407c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000776:	003b      	movs	r3, r7
 8000778:	0018      	movs	r0, r3
 800077a:	231c      	movs	r3, #28
 800077c:	001a      	movs	r2, r3
 800077e:	2100      	movs	r1, #0
 8000780:	f003 fc7c 	bl	800407c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000784:	4b30      	ldr	r3, [pc, #192]	@ (8000848 <MX_TIM2_Init+0xf8>)
 8000786:	2280      	movs	r2, #128	@ 0x80
 8000788:	05d2      	lsls	r2, r2, #23
 800078a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 800078c:	4b2e      	ldr	r3, [pc, #184]	@ (8000848 <MX_TIM2_Init+0xf8>)
 800078e:	220f      	movs	r2, #15
 8000790:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000792:	4b2d      	ldr	r3, [pc, #180]	@ (8000848 <MX_TIM2_Init+0xf8>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3002-1;
 8000798:	4b2b      	ldr	r3, [pc, #172]	@ (8000848 <MX_TIM2_Init+0xf8>)
 800079a:	4a2c      	ldr	r2, [pc, #176]	@ (800084c <MX_TIM2_Init+0xfc>)
 800079c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800079e:	4b2a      	ldr	r3, [pc, #168]	@ (8000848 <MX_TIM2_Init+0xf8>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007a4:	4b28      	ldr	r3, [pc, #160]	@ (8000848 <MX_TIM2_Init+0xf8>)
 80007a6:	2280      	movs	r2, #128	@ 0x80
 80007a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007aa:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <MX_TIM2_Init+0xf8>)
 80007ac:	0018      	movs	r0, r3
 80007ae:	f001 fccb 	bl	8002148 <HAL_TIM_Base_Init>
 80007b2:	1e03      	subs	r3, r0, #0
 80007b4:	d001      	beq.n	80007ba <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80007b6:	f000 f989 	bl	8000acc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ba:	2128      	movs	r1, #40	@ 0x28
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2280      	movs	r2, #128	@ 0x80
 80007c0:	0152      	lsls	r2, r2, #5
 80007c2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007c4:	187a      	adds	r2, r7, r1
 80007c6:	4b20      	ldr	r3, [pc, #128]	@ (8000848 <MX_TIM2_Init+0xf8>)
 80007c8:	0011      	movs	r1, r2
 80007ca:	0018      	movs	r0, r3
 80007cc:	f001 ff5e 	bl	800268c <HAL_TIM_ConfigClockSource>
 80007d0:	1e03      	subs	r3, r0, #0
 80007d2:	d001      	beq.n	80007d8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80007d4:	f000 f97a 	bl	8000acc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000848 <MX_TIM2_Init+0xf8>)
 80007da:	0018      	movs	r0, r3
 80007dc:	f001 fd0c 	bl	80021f8 <HAL_TIM_PWM_Init>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80007e4:	f000 f972 	bl	8000acc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007e8:	211c      	movs	r1, #28
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007f6:	187a      	adds	r2, r7, r1
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <MX_TIM2_Init+0xf8>)
 80007fa:	0011      	movs	r1, r2
 80007fc:	0018      	movs	r0, r3
 80007fe:	f002 fc2d 	bl	800305c <HAL_TIMEx_MasterConfigSynchronization>
 8000802:	1e03      	subs	r3, r0, #0
 8000804:	d001      	beq.n	800080a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000806:	f000 f961 	bl	8000acc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800080a:	003b      	movs	r3, r7
 800080c:	2260      	movs	r2, #96	@ 0x60
 800080e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000810:	003b      	movs	r3, r7
 8000812:	2200      	movs	r2, #0
 8000814:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000816:	003b      	movs	r3, r7
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800081c:	003b      	movs	r3, r7
 800081e:	2200      	movs	r2, #0
 8000820:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000822:	0039      	movs	r1, r7
 8000824:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <MX_TIM2_Init+0xf8>)
 8000826:	2208      	movs	r2, #8
 8000828:	0018      	movs	r0, r3
 800082a:	f001 fe2f 	bl	800248c <HAL_TIM_PWM_ConfigChannel>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000832:	f000 f94b 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000836:	4b04      	ldr	r3, [pc, #16]	@ (8000848 <MX_TIM2_Init+0xf8>)
 8000838:	0018      	movs	r0, r3
 800083a:	f000 f9a1 	bl	8000b80 <HAL_TIM_MspPostInit>

}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b00e      	add	sp, #56	@ 0x38
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	20000078 	.word	0x20000078
 800084c:	00000bb9 	.word	0x00000bb9

08000850 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08e      	sub	sp, #56	@ 0x38
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000856:	2328      	movs	r3, #40	@ 0x28
 8000858:	18fb      	adds	r3, r7, r3
 800085a:	0018      	movs	r0, r3
 800085c:	2310      	movs	r3, #16
 800085e:	001a      	movs	r2, r3
 8000860:	2100      	movs	r1, #0
 8000862:	f003 fc0b 	bl	800407c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000866:	231c      	movs	r3, #28
 8000868:	18fb      	adds	r3, r7, r3
 800086a:	0018      	movs	r0, r3
 800086c:	230c      	movs	r3, #12
 800086e:	001a      	movs	r2, r3
 8000870:	2100      	movs	r1, #0
 8000872:	f003 fc03 	bl	800407c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000876:	003b      	movs	r3, r7
 8000878:	0018      	movs	r0, r3
 800087a:	231c      	movs	r3, #28
 800087c:	001a      	movs	r2, r3
 800087e:	2100      	movs	r1, #0
 8000880:	f003 fbfc 	bl	800407c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000884:	4b2f      	ldr	r3, [pc, #188]	@ (8000944 <MX_TIM3_Init+0xf4>)
 8000886:	4a30      	ldr	r2, [pc, #192]	@ (8000948 <MX_TIM3_Init+0xf8>)
 8000888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 800088a:	4b2e      	ldr	r3, [pc, #184]	@ (8000944 <MX_TIM3_Init+0xf4>)
 800088c:	220f      	movs	r2, #15
 800088e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000890:	4b2c      	ldr	r3, [pc, #176]	@ (8000944 <MX_TIM3_Init+0xf4>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3002-1;
 8000896:	4b2b      	ldr	r3, [pc, #172]	@ (8000944 <MX_TIM3_Init+0xf4>)
 8000898:	4a2c      	ldr	r2, [pc, #176]	@ (800094c <MX_TIM3_Init+0xfc>)
 800089a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089c:	4b29      	ldr	r3, [pc, #164]	@ (8000944 <MX_TIM3_Init+0xf4>)
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008a2:	4b28      	ldr	r3, [pc, #160]	@ (8000944 <MX_TIM3_Init+0xf4>)
 80008a4:	2280      	movs	r2, #128	@ 0x80
 80008a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008a8:	4b26      	ldr	r3, [pc, #152]	@ (8000944 <MX_TIM3_Init+0xf4>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f001 fc4c 	bl	8002148 <HAL_TIM_Base_Init>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80008b4:	f000 f90a 	bl	8000acc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008b8:	2128      	movs	r1, #40	@ 0x28
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2280      	movs	r2, #128	@ 0x80
 80008be:	0152      	lsls	r2, r2, #5
 80008c0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008c2:	187a      	adds	r2, r7, r1
 80008c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000944 <MX_TIM3_Init+0xf4>)
 80008c6:	0011      	movs	r1, r2
 80008c8:	0018      	movs	r0, r3
 80008ca:	f001 fedf 	bl	800268c <HAL_TIM_ConfigClockSource>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80008d2:	f000 f8fb 	bl	8000acc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000944 <MX_TIM3_Init+0xf4>)
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 fc8d 	bl	80021f8 <HAL_TIM_PWM_Init>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80008e2:	f000 f8f3 	bl	8000acc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e6:	211c      	movs	r1, #28
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008f4:	187a      	adds	r2, r7, r1
 80008f6:	4b13      	ldr	r3, [pc, #76]	@ (8000944 <MX_TIM3_Init+0xf4>)
 80008f8:	0011      	movs	r1, r2
 80008fa:	0018      	movs	r0, r3
 80008fc:	f002 fbae 	bl	800305c <HAL_TIMEx_MasterConfigSynchronization>
 8000900:	1e03      	subs	r3, r0, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000904:	f000 f8e2 	bl	8000acc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000908:	003b      	movs	r3, r7
 800090a:	2260      	movs	r2, #96	@ 0x60
 800090c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800090e:	003b      	movs	r3, r7
 8000910:	2200      	movs	r2, #0
 8000912:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000914:	003b      	movs	r3, r7
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800091a:	003b      	movs	r3, r7
 800091c:	2200      	movs	r2, #0
 800091e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000920:	0039      	movs	r1, r7
 8000922:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <MX_TIM3_Init+0xf4>)
 8000924:	2204      	movs	r2, #4
 8000926:	0018      	movs	r0, r3
 8000928:	f001 fdb0 	bl	800248c <HAL_TIM_PWM_ConfigChannel>
 800092c:	1e03      	subs	r3, r0, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000930:	f000 f8cc 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000934:	4b03      	ldr	r3, [pc, #12]	@ (8000944 <MX_TIM3_Init+0xf4>)
 8000936:	0018      	movs	r0, r3
 8000938:	f000 f922 	bl	8000b80 <HAL_TIM_MspPostInit>

}
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	b00e      	add	sp, #56	@ 0x38
 8000942:	bd80      	pop	{r7, pc}
 8000944:	200000c4 	.word	0x200000c4
 8000948:	40000400 	.word	0x40000400
 800094c:	00000bb9 	.word	0x00000bb9

08000950 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000954:	4b23      	ldr	r3, [pc, #140]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000956:	4a24      	ldr	r2, [pc, #144]	@ (80009e8 <MX_USART1_UART_Init+0x98>)
 8000958:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800095a:	4b22      	ldr	r3, [pc, #136]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 800095c:	22e1      	movs	r2, #225	@ 0xe1
 800095e:	0252      	lsls	r2, r2, #9
 8000960:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000962:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000968:	4b1e      	ldr	r3, [pc, #120]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 800096a:	2200      	movs	r2, #0
 800096c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800096e:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000974:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000976:	220c      	movs	r2, #12
 8000978:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097a:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000980:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000982:	2200      	movs	r2, #0
 8000984:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000988:	2200      	movs	r2, #0
 800098a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800098c:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 800098e:	2200      	movs	r2, #0
 8000990:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000992:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 8000994:	2200      	movs	r2, #0
 8000996:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000998:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 800099a:	0018      	movs	r0, r3
 800099c:	f002 fbcc 	bl	8003138 <HAL_UART_Init>
 80009a0:	1e03      	subs	r3, r0, #0
 80009a2:	d001      	beq.n	80009a8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009a4:	f000 f892 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a8:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 80009aa:	2100      	movs	r1, #0
 80009ac:	0018      	movs	r0, r3
 80009ae:	f003 f9e9 	bl	8003d84 <HAL_UARTEx_SetTxFifoThreshold>
 80009b2:	1e03      	subs	r3, r0, #0
 80009b4:	d001      	beq.n	80009ba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009b6:	f000 f889 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ba:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 80009bc:	2100      	movs	r1, #0
 80009be:	0018      	movs	r0, r3
 80009c0:	f003 fa20 	bl	8003e04 <HAL_UARTEx_SetRxFifoThreshold>
 80009c4:	1e03      	subs	r3, r0, #0
 80009c6:	d001      	beq.n	80009cc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009c8:	f000 f880 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009cc:	4b05      	ldr	r3, [pc, #20]	@ (80009e4 <MX_USART1_UART_Init+0x94>)
 80009ce:	0018      	movs	r0, r3
 80009d0:	f003 f99e 	bl	8003d10 <HAL_UARTEx_DisableFifoMode>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009d8:	f000 f878 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	20000110 	.word	0x20000110
 80009e8:	40013800 	.word	0x40013800

080009ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009f0:	4b23      	ldr	r3, [pc, #140]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 80009f2:	4a24      	ldr	r2, [pc, #144]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 80009f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009f6:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 80009f8:	22e1      	movs	r2, #225	@ 0xe1
 80009fa:	0252      	lsls	r2, r2, #9
 80009fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009fe:	4b20      	ldr	r3, [pc, #128]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a04:	4b1e      	ldr	r3, [pc, #120]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a10:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a12:	220c      	movs	r2, #12
 8000a14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a16:	4b1a      	ldr	r3, [pc, #104]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a1c:	4b18      	ldr	r3, [pc, #96]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a22:	4b17      	ldr	r3, [pc, #92]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a28:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a2e:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a36:	0018      	movs	r0, r3
 8000a38:	f002 fb7e 	bl	8003138 <HAL_UART_Init>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a40:	f000 f844 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a44:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a46:	2100      	movs	r1, #0
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f003 f99b 	bl	8003d84 <HAL_UARTEx_SetTxFifoThreshold>
 8000a4e:	1e03      	subs	r3, r0, #0
 8000a50:	d001      	beq.n	8000a56 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a52:	f000 f83b 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a56:	4b0a      	ldr	r3, [pc, #40]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a58:	2100      	movs	r1, #0
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f003 f9d2 	bl	8003e04 <HAL_UARTEx_SetRxFifoThreshold>
 8000a60:	1e03      	subs	r3, r0, #0
 8000a62:	d001      	beq.n	8000a68 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a64:	f000 f832 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <MX_USART2_UART_Init+0x94>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f003 f950 	bl	8003d10 <HAL_UARTEx_DisableFifoMode>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a74:	f000 f82a 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a78:	46c0      	nop			@ (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	200001a4 	.word	0x200001a4
 8000a84:	40004400 	.word	0x40004400

08000a88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_GPIO_Init+0x40>)
 8000a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac8 <MX_GPIO_Init+0x40>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	430a      	orrs	r2, r1
 8000a98:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <MX_GPIO_Init+0x40>)
 8000a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <MX_GPIO_Init+0x40>)
 8000aa8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ac8 <MX_GPIO_Init+0x40>)
 8000aac:	2102      	movs	r1, #2
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ab2:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <MX_GPIO_Init+0x40>)
 8000ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	4013      	ands	r3, r2
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b002      	add	sp, #8
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	40021000 	.word	0x40021000

08000acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad0:	b672      	cpsid	i
}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	e7fd      	b.n	8000ad4 <Error_Handler+0x8>

08000ad8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <HAL_MspInit+0x44>)
 8000ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <HAL_MspInit+0x44>)
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <HAL_MspInit+0x44>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aee:	2201      	movs	r2, #1
 8000af0:	4013      	ands	r3, r2
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x44>)
 8000af8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <HAL_MspInit+0x44>)
 8000afc:	2180      	movs	r1, #128	@ 0x80
 8000afe:	0549      	lsls	r1, r1, #21
 8000b00:	430a      	orrs	r2, r1
 8000b02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b04:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <HAL_MspInit+0x44>)
 8000b06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b08:	2380      	movs	r3, #128	@ 0x80
 8000b0a:	055b      	lsls	r3, r3, #21
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b12:	46c0      	nop			@ (mov r8, r8)
 8000b14:	46bd      	mov	sp, r7
 8000b16:	b002      	add	sp, #8
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	2380      	movs	r3, #128	@ 0x80
 8000b2e:	05db      	lsls	r3, r3, #23
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d10c      	bne.n	8000b4e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b34:	4b10      	ldr	r3, [pc, #64]	@ (8000b78 <HAL_TIM_Base_MspInit+0x58>)
 8000b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <HAL_TIM_Base_MspInit+0x58>)
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b40:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <HAL_TIM_Base_MspInit+0x58>)
 8000b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b44:	2201      	movs	r2, #1
 8000b46:	4013      	ands	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b4c:	e010      	b.n	8000b70 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM3)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a0a      	ldr	r2, [pc, #40]	@ (8000b7c <HAL_TIM_Base_MspInit+0x5c>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d10b      	bne.n	8000b70 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b58:	4b07      	ldr	r3, [pc, #28]	@ (8000b78 <HAL_TIM_Base_MspInit+0x58>)
 8000b5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <HAL_TIM_Base_MspInit+0x58>)
 8000b5e:	2102      	movs	r1, #2
 8000b60:	430a      	orrs	r2, r1
 8000b62:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b64:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <HAL_TIM_Base_MspInit+0x58>)
 8000b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b68:	2202      	movs	r2, #2
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b004      	add	sp, #16
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	40000400 	.word	0x40000400

08000b80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	b08b      	sub	sp, #44	@ 0x2c
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	2414      	movs	r4, #20
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	2314      	movs	r3, #20
 8000b90:	001a      	movs	r2, r3
 8000b92:	2100      	movs	r1, #0
 8000b94:	f003 fa72 	bl	800407c <memset>
  if(htim->Instance==TIM2)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	2380      	movs	r3, #128	@ 0x80
 8000b9e:	05db      	lsls	r3, r3, #23
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d123      	bne.n	8000bec <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba4:	4b27      	ldr	r3, [pc, #156]	@ (8000c44 <HAL_TIM_MspPostInit+0xc4>)
 8000ba6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ba8:	4b26      	ldr	r3, [pc, #152]	@ (8000c44 <HAL_TIM_MspPostInit+0xc4>)
 8000baa:	2102      	movs	r1, #2
 8000bac:	430a      	orrs	r2, r1
 8000bae:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <HAL_TIM_MspPostInit+0xc4>)
 8000bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	2280      	movs	r2, #128	@ 0x80
 8000bc0:	00d2      	lsls	r2, r2, #3
 8000bc2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	0021      	movs	r1, r4
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2202      	movs	r2, #2
 8000bca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	187b      	adds	r3, r7, r1
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	2202      	movs	r2, #2
 8000bdc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bde:	187b      	adds	r3, r7, r1
 8000be0:	4a19      	ldr	r2, [pc, #100]	@ (8000c48 <HAL_TIM_MspPostInit+0xc8>)
 8000be2:	0019      	movs	r1, r3
 8000be4:	0010      	movs	r0, r2
 8000be6:	f000 fa83 	bl	80010f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000bea:	e027      	b.n	8000c3c <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM3)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a16      	ldr	r2, [pc, #88]	@ (8000c4c <HAL_TIM_MspPostInit+0xcc>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d122      	bne.n	8000c3c <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <HAL_TIM_MspPostInit+0xc4>)
 8000bf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bfa:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <HAL_TIM_MspPostInit+0xc4>)
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	430a      	orrs	r2, r1
 8000c00:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c02:	4b10      	ldr	r3, [pc, #64]	@ (8000c44 <HAL_TIM_MspPostInit+0xc4>)
 8000c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c06:	2201      	movs	r2, #1
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c0e:	2114      	movs	r1, #20
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	2280      	movs	r2, #128	@ 0x80
 8000c14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2202      	movs	r2, #2
 8000c1a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	2200      	movs	r2, #0
 8000c26:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2e:	187a      	adds	r2, r7, r1
 8000c30:	23a0      	movs	r3, #160	@ 0xa0
 8000c32:	05db      	lsls	r3, r3, #23
 8000c34:	0011      	movs	r1, r2
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 fa5a 	bl	80010f0 <HAL_GPIO_Init>
}
 8000c3c:	46c0      	nop			@ (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b00b      	add	sp, #44	@ 0x2c
 8000c42:	bd90      	pop	{r4, r7, pc}
 8000c44:	40021000 	.word	0x40021000
 8000c48:	50000400 	.word	0x50000400
 8000c4c:	40000400 	.word	0x40000400

08000c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b099      	sub	sp, #100	@ 0x64
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	234c      	movs	r3, #76	@ 0x4c
 8000c5a:	18fb      	adds	r3, r7, r3
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	2314      	movs	r3, #20
 8000c60:	001a      	movs	r2, r3
 8000c62:	2100      	movs	r1, #0
 8000c64:	f003 fa0a 	bl	800407c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c68:	2418      	movs	r4, #24
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	2334      	movs	r3, #52	@ 0x34
 8000c70:	001a      	movs	r2, r3
 8000c72:	2100      	movs	r1, #0
 8000c74:	f003 fa02 	bl	800407c <memset>
  if(huart->Instance==USART1)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a45      	ldr	r2, [pc, #276]	@ (8000d94 <HAL_UART_MspInit+0x144>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d13e      	bne.n	8000d00 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	2201      	movs	r2, #1
 8000c86:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000c88:	193b      	adds	r3, r7, r4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c8e:	193b      	adds	r3, r7, r4
 8000c90:	0018      	movs	r0, r3
 8000c92:	f001 f8a1 	bl	8001dd8 <HAL_RCCEx_PeriphCLKConfig>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c9a:	f7ff ff17 	bl	8000acc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000ca0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000ca4:	2180      	movs	r1, #128	@ 0x80
 8000ca6:	01c9      	lsls	r1, r1, #7
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cac:	4b3a      	ldr	r3, [pc, #232]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000cae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cb0:	2380      	movs	r3, #128	@ 0x80
 8000cb2:	01db      	lsls	r3, r3, #7
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cba:	4b37      	ldr	r3, [pc, #220]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cbe:	4b36      	ldr	r3, [pc, #216]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc6:	4b34      	ldr	r3, [pc, #208]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cca:	2202      	movs	r2, #2
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
 8000cd0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cd2:	214c      	movs	r1, #76	@ 0x4c
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	22c0      	movs	r2, #192	@ 0xc0
 8000cd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	2202      	movs	r2, #2
 8000cde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	187b      	adds	r3, r7, r1
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	4a29      	ldr	r2, [pc, #164]	@ (8000d9c <HAL_UART_MspInit+0x14c>)
 8000cf6:	0019      	movs	r1, r3
 8000cf8:	0010      	movs	r0, r2
 8000cfa:	f000 f9f9 	bl	80010f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000cfe:	e044      	b.n	8000d8a <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a26      	ldr	r2, [pc, #152]	@ (8000da0 <HAL_UART_MspInit+0x150>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d13f      	bne.n	8000d8a <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d0a:	2118      	movs	r1, #24
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2202      	movs	r2, #2
 8000d10:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f001 f85c 	bl	8001dd8 <HAL_RCCEx_PeriphCLKConfig>
 8000d20:	1e03      	subs	r3, r0, #0
 8000d22:	d001      	beq.n	8000d28 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8000d24:	f7ff fed2 	bl	8000acc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d28:	4b1b      	ldr	r3, [pc, #108]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000d2e:	2180      	movs	r1, #128	@ 0x80
 8000d30:	0289      	lsls	r1, r1, #10
 8000d32:	430a      	orrs	r2, r1
 8000d34:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d36:	4b18      	ldr	r3, [pc, #96]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000d38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d3a:	2380      	movs	r3, #128	@ 0x80
 8000d3c:	029b      	lsls	r3, r3, #10
 8000d3e:	4013      	ands	r3, r2
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d44:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000d46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d48:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d50:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <HAL_UART_MspInit+0x148>)
 8000d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d54:	2201      	movs	r2, #1
 8000d56:	4013      	ands	r3, r2
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d5c:	214c      	movs	r1, #76	@ 0x4c
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	220c      	movs	r2, #12
 8000d62:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	187b      	adds	r3, r7, r1
 8000d66:	2202      	movs	r2, #2
 8000d68:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	187b      	adds	r3, r7, r1
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	2200      	movs	r2, #0
 8000d74:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d76:	187b      	adds	r3, r7, r1
 8000d78:	2201      	movs	r2, #1
 8000d7a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	187a      	adds	r2, r7, r1
 8000d7e:	23a0      	movs	r3, #160	@ 0xa0
 8000d80:	05db      	lsls	r3, r3, #23
 8000d82:	0011      	movs	r1, r2
 8000d84:	0018      	movs	r0, r3
 8000d86:	f000 f9b3 	bl	80010f0 <HAL_GPIO_Init>
}
 8000d8a:	46c0      	nop			@ (mov r8, r8)
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b019      	add	sp, #100	@ 0x64
 8000d90:	bd90      	pop	{r4, r7, pc}
 8000d92:	46c0      	nop			@ (mov r8, r8)
 8000d94:	40013800 	.word	0x40013800
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	50000400 	.word	0x50000400
 8000da0:	40004400 	.word	0x40004400

08000da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000da8:	46c0      	nop			@ (mov r8, r8)
 8000daa:	e7fd      	b.n	8000da8 <NMI_Handler+0x4>

08000dac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	e7fd      	b.n	8000db0 <HardFault_Handler+0x4>

08000db4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000db8:	46c0      	nop			@ (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc2:	46c0      	nop			@ (mov r8, r8)
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dcc:	f000 f89c 	bl	8000f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dd0:	46c0      	nop			@ (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dda:	46c0      	nop			@ (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000de0:	480d      	ldr	r0, [pc, #52]	@ (8000e18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000de2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000de4:	f7ff fff7 	bl	8000dd6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de8:	480c      	ldr	r0, [pc, #48]	@ (8000e1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000dea:	490d      	ldr	r1, [pc, #52]	@ (8000e20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dec:	4a0d      	ldr	r2, [pc, #52]	@ (8000e24 <LoopForever+0xe>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000df0:	e002      	b.n	8000df8 <LoopCopyDataInit>

08000df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df6:	3304      	adds	r3, #4

08000df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dfc:	d3f9      	bcc.n	8000df2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000e28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e00:	4c0a      	ldr	r4, [pc, #40]	@ (8000e2c <LoopForever+0x16>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e04:	e001      	b.n	8000e0a <LoopFillZerobss>

08000e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e08:	3204      	adds	r2, #4

08000e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e0c:	d3fb      	bcc.n	8000e06 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e0e:	f003 f957 	bl	80040c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e12:	f7ff fc03 	bl	800061c <main>

08000e16 <LoopForever>:

LoopForever:
  b LoopForever
 8000e16:	e7fe      	b.n	8000e16 <LoopForever>
  ldr   r0, =_estack
 8000e18:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e20:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e24:	08004310 	.word	0x08004310
  ldr r2, =_sbss
 8000e28:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e2c:	20000378 	.word	0x20000378

08000e30 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC1_COMP_IRQHandler>
	...

08000e34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e40:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <HAL_Init+0x3c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_Init+0x3c>)
 8000e46:	2180      	movs	r1, #128	@ 0x80
 8000e48:	0049      	lsls	r1, r1, #1
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e4e:	2003      	movs	r0, #3
 8000e50:	f000 f810 	bl	8000e74 <HAL_InitTick>
 8000e54:	1e03      	subs	r3, r0, #0
 8000e56:	d003      	beq.n	8000e60 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e58:	1dfb      	adds	r3, r7, #7
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	701a      	strb	r2, [r3, #0]
 8000e5e:	e001      	b.n	8000e64 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e60:	f7ff fe3a 	bl	8000ad8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e64:	1dfb      	adds	r3, r7, #7
 8000e66:	781b      	ldrb	r3, [r3, #0]
}
 8000e68:	0018      	movs	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40022000 	.word	0x40022000

08000e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e7c:	230f      	movs	r3, #15
 8000e7e:	18fb      	adds	r3, r7, r3
 8000e80:	2200      	movs	r2, #0
 8000e82:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e84:	4b1d      	ldr	r3, [pc, #116]	@ (8000efc <HAL_InitTick+0x88>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d02b      	beq.n	8000ee4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000f00 <HAL_InitTick+0x8c>)
 8000e8e:	681c      	ldr	r4, [r3, #0]
 8000e90:	4b1a      	ldr	r3, [pc, #104]	@ (8000efc <HAL_InitTick+0x88>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	0019      	movs	r1, r3
 8000e96:	23fa      	movs	r3, #250	@ 0xfa
 8000e98:	0098      	lsls	r0, r3, #2
 8000e9a:	f7ff f933 	bl	8000104 <__udivsi3>
 8000e9e:	0003      	movs	r3, r0
 8000ea0:	0019      	movs	r1, r3
 8000ea2:	0020      	movs	r0, r4
 8000ea4:	f7ff f92e 	bl	8000104 <__udivsi3>
 8000ea8:	0003      	movs	r3, r0
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f000 f913 	bl	80010d6 <HAL_SYSTICK_Config>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d112      	bne.n	8000eda <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2b03      	cmp	r3, #3
 8000eb8:	d80a      	bhi.n	8000ed0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	425b      	negs	r3, r3
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f000 f8f2 	bl	80010ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <HAL_InitTick+0x90>)
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	e00d      	b.n	8000eec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ed0:	230f      	movs	r3, #15
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
 8000ed8:	e008      	b.n	8000eec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000eda:	230f      	movs	r3, #15
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	2201      	movs	r2, #1
 8000ee0:	701a      	strb	r2, [r3, #0]
 8000ee2:	e003      	b.n	8000eec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000eec:	230f      	movs	r3, #15
 8000eee:	18fb      	adds	r3, r7, r3
 8000ef0:	781b      	ldrb	r3, [r3, #0]
}
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b005      	add	sp, #20
 8000ef8:	bd90      	pop	{r4, r7, pc}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	20000008 	.word	0x20000008
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000004 	.word	0x20000004

08000f08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <HAL_IncTick+0x1c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	001a      	movs	r2, r3
 8000f12:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <HAL_IncTick+0x20>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	18d2      	adds	r2, r2, r3
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <HAL_IncTick+0x20>)
 8000f1a:	601a      	str	r2, [r3, #0]
}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	20000008 	.word	0x20000008
 8000f28:	2000023c 	.word	0x2000023c

08000f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b02      	ldr	r3, [pc, #8]	@ (8000f3c <HAL_GetTick+0x10>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	2000023c 	.word	0x2000023c

08000f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f48:	f7ff fff0 	bl	8000f2c <HAL_GetTick>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	3301      	adds	r3, #1
 8000f58:	d005      	beq.n	8000f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <HAL_Delay+0x44>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	001a      	movs	r2, r3
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	189b      	adds	r3, r3, r2
 8000f64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f66:	46c0      	nop			@ (mov r8, r8)
 8000f68:	f7ff ffe0 	bl	8000f2c <HAL_GetTick>
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d8f7      	bhi.n	8000f68 <HAL_Delay+0x28>
  {
  }
}
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b004      	add	sp, #16
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	46c0      	nop			@ (mov r8, r8)
 8000f84:	20000008 	.word	0x20000008

08000f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	0002      	movs	r2, r0
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f9c:	d828      	bhi.n	8000ff0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f9e:	4a2f      	ldr	r2, [pc, #188]	@ (800105c <__NVIC_SetPriority+0xd4>)
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	33c0      	adds	r3, #192	@ 0xc0
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	589b      	ldr	r3, [r3, r2]
 8000fae:	1dfa      	adds	r2, r7, #7
 8000fb0:	7812      	ldrb	r2, [r2, #0]
 8000fb2:	0011      	movs	r1, r2
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	00d2      	lsls	r2, r2, #3
 8000fba:	21ff      	movs	r1, #255	@ 0xff
 8000fbc:	4091      	lsls	r1, r2
 8000fbe:	000a      	movs	r2, r1
 8000fc0:	43d2      	mvns	r2, r2
 8000fc2:	401a      	ands	r2, r3
 8000fc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	019b      	lsls	r3, r3, #6
 8000fca:	22ff      	movs	r2, #255	@ 0xff
 8000fcc:	401a      	ands	r2, r3
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	4003      	ands	r3, r0
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fdc:	481f      	ldr	r0, [pc, #124]	@ (800105c <__NVIC_SetPriority+0xd4>)
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b25b      	sxtb	r3, r3
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	33c0      	adds	r3, #192	@ 0xc0
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fee:	e031      	b.n	8001054 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <__NVIC_SetPriority+0xd8>)
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	0019      	movs	r1, r3
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	400b      	ands	r3, r1
 8000ffc:	3b08      	subs	r3, #8
 8000ffe:	089b      	lsrs	r3, r3, #2
 8001000:	3306      	adds	r3, #6
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	18d3      	adds	r3, r2, r3
 8001006:	3304      	adds	r3, #4
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	1dfa      	adds	r2, r7, #7
 800100c:	7812      	ldrb	r2, [r2, #0]
 800100e:	0011      	movs	r1, r2
 8001010:	2203      	movs	r2, #3
 8001012:	400a      	ands	r2, r1
 8001014:	00d2      	lsls	r2, r2, #3
 8001016:	21ff      	movs	r1, #255	@ 0xff
 8001018:	4091      	lsls	r1, r2
 800101a:	000a      	movs	r2, r1
 800101c:	43d2      	mvns	r2, r2
 800101e:	401a      	ands	r2, r3
 8001020:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	019b      	lsls	r3, r3, #6
 8001026:	22ff      	movs	r2, #255	@ 0xff
 8001028:	401a      	ands	r2, r3
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	0018      	movs	r0, r3
 8001030:	2303      	movs	r3, #3
 8001032:	4003      	ands	r3, r0
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001038:	4809      	ldr	r0, [pc, #36]	@ (8001060 <__NVIC_SetPriority+0xd8>)
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	001c      	movs	r4, r3
 8001040:	230f      	movs	r3, #15
 8001042:	4023      	ands	r3, r4
 8001044:	3b08      	subs	r3, #8
 8001046:	089b      	lsrs	r3, r3, #2
 8001048:	430a      	orrs	r2, r1
 800104a:	3306      	adds	r3, #6
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	18c3      	adds	r3, r0, r3
 8001050:	3304      	adds	r3, #4
 8001052:	601a      	str	r2, [r3, #0]
}
 8001054:	46c0      	nop			@ (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	b003      	add	sp, #12
 800105a:	bd90      	pop	{r4, r7, pc}
 800105c:	e000e100 	.word	0xe000e100
 8001060:	e000ed00 	.word	0xe000ed00

08001064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	1e5a      	subs	r2, r3, #1
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	045b      	lsls	r3, r3, #17
 8001074:	429a      	cmp	r2, r3
 8001076:	d301      	bcc.n	800107c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001078:	2301      	movs	r3, #1
 800107a:	e010      	b.n	800109e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800107c:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <SysTick_Config+0x44>)
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	3a01      	subs	r2, #1
 8001082:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001084:	2301      	movs	r3, #1
 8001086:	425b      	negs	r3, r3
 8001088:	2103      	movs	r1, #3
 800108a:	0018      	movs	r0, r3
 800108c:	f7ff ff7c 	bl	8000f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001090:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <SysTick_Config+0x44>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001096:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <SysTick_Config+0x44>)
 8001098:	2207      	movs	r2, #7
 800109a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800109c:	2300      	movs	r3, #0
}
 800109e:	0018      	movs	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			@ (mov r8, r8)
 80010a8:	e000e010 	.word	0xe000e010

080010ac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
 80010b6:	210f      	movs	r1, #15
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	1c02      	adds	r2, r0, #0
 80010bc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	0011      	movs	r1, r2
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff ff5d 	bl	8000f88 <__NVIC_SetPriority>
}
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	46bd      	mov	sp, r7
 80010d2:	b004      	add	sp, #16
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff ffbf 	bl	8001064 <SysTick_Config>
 80010e6:	0003      	movs	r3, r0
}
 80010e8:	0018      	movs	r0, r3
 80010ea:	46bd      	mov	sp, r7
 80010ec:	b002      	add	sp, #8
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010fe:	e147      	b.n	8001390 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2101      	movs	r1, #1
 8001106:	697a      	ldr	r2, [r7, #20]
 8001108:	4091      	lsls	r1, r2
 800110a:	000a      	movs	r2, r1
 800110c:	4013      	ands	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d100      	bne.n	8001118 <HAL_GPIO_Init+0x28>
 8001116:	e138      	b.n	800138a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	2203      	movs	r2, #3
 800111e:	4013      	ands	r3, r2
 8001120:	2b01      	cmp	r3, #1
 8001122:	d005      	beq.n	8001130 <HAL_GPIO_Init+0x40>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2203      	movs	r2, #3
 800112a:	4013      	ands	r3, r2
 800112c:	2b02      	cmp	r3, #2
 800112e:	d130      	bne.n	8001192 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	2203      	movs	r2, #3
 800113c:	409a      	lsls	r2, r3
 800113e:	0013      	movs	r3, r2
 8001140:	43da      	mvns	r2, r3
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	68da      	ldr	r2, [r3, #12]
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	409a      	lsls	r2, r3
 8001152:	0013      	movs	r3, r2
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4313      	orrs	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001166:	2201      	movs	r2, #1
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	409a      	lsls	r2, r3
 800116c:	0013      	movs	r3, r2
 800116e:	43da      	mvns	r2, r3
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	091b      	lsrs	r3, r3, #4
 800117c:	2201      	movs	r2, #1
 800117e:	401a      	ands	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
 8001184:	0013      	movs	r3, r2
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4313      	orrs	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2203      	movs	r2, #3
 8001198:	4013      	ands	r3, r2
 800119a:	2b03      	cmp	r3, #3
 800119c:	d017      	beq.n	80011ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	2203      	movs	r2, #3
 80011aa:	409a      	lsls	r2, r3
 80011ac:	0013      	movs	r3, r2
 80011ae:	43da      	mvns	r2, r3
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	4013      	ands	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	409a      	lsls	r2, r3
 80011c0:	0013      	movs	r3, r2
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2203      	movs	r2, #3
 80011d4:	4013      	ands	r3, r2
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d123      	bne.n	8001222 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	08da      	lsrs	r2, r3, #3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3208      	adds	r2, #8
 80011e2:	0092      	lsls	r2, r2, #2
 80011e4:	58d3      	ldr	r3, [r2, r3]
 80011e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	2207      	movs	r2, #7
 80011ec:	4013      	ands	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	220f      	movs	r2, #15
 80011f2:	409a      	lsls	r2, r3
 80011f4:	0013      	movs	r3, r2
 80011f6:	43da      	mvns	r2, r3
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4013      	ands	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	691a      	ldr	r2, [r3, #16]
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	2107      	movs	r1, #7
 8001206:	400b      	ands	r3, r1
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	409a      	lsls	r2, r3
 800120c:	0013      	movs	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	08da      	lsrs	r2, r3, #3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3208      	adds	r2, #8
 800121c:	0092      	lsls	r2, r2, #2
 800121e:	6939      	ldr	r1, [r7, #16]
 8001220:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	2203      	movs	r2, #3
 800122e:	409a      	lsls	r2, r3
 8001230:	0013      	movs	r3, r2
 8001232:	43da      	mvns	r2, r3
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4013      	ands	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2203      	movs	r2, #3
 8001240:	401a      	ands	r2, r3
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	409a      	lsls	r2, r3
 8001248:	0013      	movs	r3, r2
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	4313      	orrs	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	23c0      	movs	r3, #192	@ 0xc0
 800125c:	029b      	lsls	r3, r3, #10
 800125e:	4013      	ands	r3, r2
 8001260:	d100      	bne.n	8001264 <HAL_GPIO_Init+0x174>
 8001262:	e092      	b.n	800138a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001264:	4a50      	ldr	r2, [pc, #320]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	089b      	lsrs	r3, r3, #2
 800126a:	3318      	adds	r3, #24
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	589b      	ldr	r3, [r3, r2]
 8001270:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	2203      	movs	r2, #3
 8001276:	4013      	ands	r3, r2
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	220f      	movs	r2, #15
 800127c:	409a      	lsls	r2, r3
 800127e:	0013      	movs	r3, r2
 8001280:	43da      	mvns	r2, r3
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	23a0      	movs	r3, #160	@ 0xa0
 800128c:	05db      	lsls	r3, r3, #23
 800128e:	429a      	cmp	r2, r3
 8001290:	d013      	beq.n	80012ba <HAL_GPIO_Init+0x1ca>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a45      	ldr	r2, [pc, #276]	@ (80013ac <HAL_GPIO_Init+0x2bc>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d00d      	beq.n	80012b6 <HAL_GPIO_Init+0x1c6>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a44      	ldr	r2, [pc, #272]	@ (80013b0 <HAL_GPIO_Init+0x2c0>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d007      	beq.n	80012b2 <HAL_GPIO_Init+0x1c2>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a43      	ldr	r2, [pc, #268]	@ (80013b4 <HAL_GPIO_Init+0x2c4>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d101      	bne.n	80012ae <HAL_GPIO_Init+0x1be>
 80012aa:	2303      	movs	r3, #3
 80012ac:	e006      	b.n	80012bc <HAL_GPIO_Init+0x1cc>
 80012ae:	2305      	movs	r3, #5
 80012b0:	e004      	b.n	80012bc <HAL_GPIO_Init+0x1cc>
 80012b2:	2302      	movs	r3, #2
 80012b4:	e002      	b.n	80012bc <HAL_GPIO_Init+0x1cc>
 80012b6:	2301      	movs	r3, #1
 80012b8:	e000      	b.n	80012bc <HAL_GPIO_Init+0x1cc>
 80012ba:	2300      	movs	r3, #0
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	2103      	movs	r1, #3
 80012c0:	400a      	ands	r2, r1
 80012c2:	00d2      	lsls	r2, r2, #3
 80012c4:	4093      	lsls	r3, r2
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80012cc:	4936      	ldr	r1, [pc, #216]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	089b      	lsrs	r3, r3, #2
 80012d2:	3318      	adds	r3, #24
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012da:	4b33      	ldr	r3, [pc, #204]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	43da      	mvns	r2, r3
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	4013      	ands	r3, r2
 80012e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	2380      	movs	r3, #128	@ 0x80
 80012f0:	035b      	lsls	r3, r3, #13
 80012f2:	4013      	ands	r3, r2
 80012f4:	d003      	beq.n	80012fe <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012fe:	4b2a      	ldr	r3, [pc, #168]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001304:	4b28      	ldr	r3, [pc, #160]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	43da      	mvns	r2, r3
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	4013      	ands	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685a      	ldr	r2, [r3, #4]
 8001318:	2380      	movs	r3, #128	@ 0x80
 800131a:	039b      	lsls	r3, r3, #14
 800131c:	4013      	ands	r3, r2
 800131e:	d003      	beq.n	8001328 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001328:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800132e:	4a1e      	ldr	r2, [pc, #120]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 8001330:	2384      	movs	r3, #132	@ 0x84
 8001332:	58d3      	ldr	r3, [r2, r3]
 8001334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	43da      	mvns	r2, r3
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	4013      	ands	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	2380      	movs	r3, #128	@ 0x80
 8001346:	029b      	lsls	r3, r3, #10
 8001348:	4013      	ands	r3, r2
 800134a:	d003      	beq.n	8001354 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001354:	4914      	ldr	r1, [pc, #80]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 8001356:	2284      	movs	r2, #132	@ 0x84
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800135c:	4a12      	ldr	r2, [pc, #72]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 800135e:	2380      	movs	r3, #128	@ 0x80
 8001360:	58d3      	ldr	r3, [r2, r3]
 8001362:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	43da      	mvns	r2, r3
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	4013      	ands	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	2380      	movs	r3, #128	@ 0x80
 8001374:	025b      	lsls	r3, r3, #9
 8001376:	4013      	ands	r3, r2
 8001378:	d003      	beq.n	8001382 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4313      	orrs	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001382:	4909      	ldr	r1, [pc, #36]	@ (80013a8 <HAL_GPIO_Init+0x2b8>)
 8001384:	2280      	movs	r2, #128	@ 0x80
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	3301      	adds	r3, #1
 800138e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	40da      	lsrs	r2, r3
 8001398:	1e13      	subs	r3, r2, #0
 800139a:	d000      	beq.n	800139e <HAL_GPIO_Init+0x2ae>
 800139c:	e6b0      	b.n	8001100 <HAL_GPIO_Init+0x10>
  }
}
 800139e:	46c0      	nop			@ (mov r8, r8)
 80013a0:	46c0      	nop			@ (mov r8, r8)
 80013a2:	46bd      	mov	sp, r7
 80013a4:	b006      	add	sp, #24
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40021800 	.word	0x40021800
 80013ac:	50000400 	.word	0x50000400
 80013b0:	50000800 	.word	0x50000800
 80013b4:	50000c00 	.word	0x50000c00

080013b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80013c0:	4b19      	ldr	r3, [pc, #100]	@ (8001428 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a19      	ldr	r2, [pc, #100]	@ (800142c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80013c6:	4013      	ands	r3, r2
 80013c8:	0019      	movs	r1, r3
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	430a      	orrs	r2, r1
 80013d0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	2380      	movs	r3, #128	@ 0x80
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	429a      	cmp	r2, r3
 80013da:	d11f      	bne.n	800141c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80013dc:	4b14      	ldr	r3, [pc, #80]	@ (8001430 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	0013      	movs	r3, r2
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	189b      	adds	r3, r3, r2
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	4912      	ldr	r1, [pc, #72]	@ (8001434 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80013ea:	0018      	movs	r0, r3
 80013ec:	f7fe fe8a 	bl	8000104 <__udivsi3>
 80013f0:	0003      	movs	r3, r0
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013f6:	e008      	b.n	800140a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	3b01      	subs	r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	e001      	b.n	800140a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e009      	b.n	800141e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800140a:	4b07      	ldr	r3, [pc, #28]	@ (8001428 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800140c:	695a      	ldr	r2, [r3, #20]
 800140e:	2380      	movs	r3, #128	@ 0x80
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	401a      	ands	r2, r3
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	429a      	cmp	r2, r3
 800141a:	d0ed      	beq.n	80013f8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	0018      	movs	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	b004      	add	sp, #16
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			@ (mov r8, r8)
 8001428:	40007000 	.word	0x40007000
 800142c:	fffff9ff 	.word	0xfffff9ff
 8001430:	20000000 	.word	0x20000000
 8001434:	000f4240 	.word	0x000f4240

08001438 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800143c:	4b03      	ldr	r3, [pc, #12]	@ (800144c <LL_RCC_GetAPB1Prescaler+0x14>)
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	23e0      	movs	r3, #224	@ 0xe0
 8001442:	01db      	lsls	r3, r3, #7
 8001444:	4013      	ands	r3, r2
}
 8001446:	0018      	movs	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40021000 	.word	0x40021000

08001450 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e2fe      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2201      	movs	r2, #1
 8001468:	4013      	ands	r3, r2
 800146a:	d100      	bne.n	800146e <HAL_RCC_OscConfig+0x1e>
 800146c:	e07c      	b.n	8001568 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800146e:	4bc3      	ldr	r3, [pc, #780]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	2238      	movs	r2, #56	@ 0x38
 8001474:	4013      	ands	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001478:	4bc0      	ldr	r3, [pc, #768]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	2203      	movs	r2, #3
 800147e:	4013      	ands	r3, r2
 8001480:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	2b10      	cmp	r3, #16
 8001486:	d102      	bne.n	800148e <HAL_RCC_OscConfig+0x3e>
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	2b03      	cmp	r3, #3
 800148c:	d002      	beq.n	8001494 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2b08      	cmp	r3, #8
 8001492:	d10b      	bne.n	80014ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001494:	4bb9      	ldr	r3, [pc, #740]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	029b      	lsls	r3, r3, #10
 800149c:	4013      	ands	r3, r2
 800149e:	d062      	beq.n	8001566 <HAL_RCC_OscConfig+0x116>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d15e      	bne.n	8001566 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e2d9      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	2380      	movs	r3, #128	@ 0x80
 80014b2:	025b      	lsls	r3, r3, #9
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d107      	bne.n	80014c8 <HAL_RCC_OscConfig+0x78>
 80014b8:	4bb0      	ldr	r3, [pc, #704]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4baf      	ldr	r3, [pc, #700]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014be:	2180      	movs	r1, #128	@ 0x80
 80014c0:	0249      	lsls	r1, r1, #9
 80014c2:	430a      	orrs	r2, r1
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	e020      	b.n	800150a <HAL_RCC_OscConfig+0xba>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	23a0      	movs	r3, #160	@ 0xa0
 80014ce:	02db      	lsls	r3, r3, #11
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d10e      	bne.n	80014f2 <HAL_RCC_OscConfig+0xa2>
 80014d4:	4ba9      	ldr	r3, [pc, #676]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4ba8      	ldr	r3, [pc, #672]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014da:	2180      	movs	r1, #128	@ 0x80
 80014dc:	02c9      	lsls	r1, r1, #11
 80014de:	430a      	orrs	r2, r1
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	4ba6      	ldr	r3, [pc, #664]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	4ba5      	ldr	r3, [pc, #660]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	0249      	lsls	r1, r1, #9
 80014ec:	430a      	orrs	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e00b      	b.n	800150a <HAL_RCC_OscConfig+0xba>
 80014f2:	4ba2      	ldr	r3, [pc, #648]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4ba1      	ldr	r3, [pc, #644]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80014f8:	49a1      	ldr	r1, [pc, #644]	@ (8001780 <HAL_RCC_OscConfig+0x330>)
 80014fa:	400a      	ands	r2, r1
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	4b9f      	ldr	r3, [pc, #636]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	4b9e      	ldr	r3, [pc, #632]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001504:	499f      	ldr	r1, [pc, #636]	@ (8001784 <HAL_RCC_OscConfig+0x334>)
 8001506:	400a      	ands	r2, r1
 8001508:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d014      	beq.n	800153c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001512:	f7ff fd0b 	bl	8000f2c <HAL_GetTick>
 8001516:	0003      	movs	r3, r0
 8001518:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800151c:	f7ff fd06 	bl	8000f2c <HAL_GetTick>
 8001520:	0002      	movs	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b64      	cmp	r3, #100	@ 0x64
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e298      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800152e:	4b93      	ldr	r3, [pc, #588]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	2380      	movs	r3, #128	@ 0x80
 8001534:	029b      	lsls	r3, r3, #10
 8001536:	4013      	ands	r3, r2
 8001538:	d0f0      	beq.n	800151c <HAL_RCC_OscConfig+0xcc>
 800153a:	e015      	b.n	8001568 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153c:	f7ff fcf6 	bl	8000f2c <HAL_GetTick>
 8001540:	0003      	movs	r3, r0
 8001542:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001546:	f7ff fcf1 	bl	8000f2c <HAL_GetTick>
 800154a:	0002      	movs	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b64      	cmp	r3, #100	@ 0x64
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e283      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001558:	4b88      	ldr	r3, [pc, #544]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	029b      	lsls	r3, r3, #10
 8001560:	4013      	ands	r3, r2
 8001562:	d1f0      	bne.n	8001546 <HAL_RCC_OscConfig+0xf6>
 8001564:	e000      	b.n	8001568 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001566:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2202      	movs	r2, #2
 800156e:	4013      	ands	r3, r2
 8001570:	d100      	bne.n	8001574 <HAL_RCC_OscConfig+0x124>
 8001572:	e099      	b.n	80016a8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001574:	4b81      	ldr	r3, [pc, #516]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	2238      	movs	r2, #56	@ 0x38
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800157e:	4b7f      	ldr	r3, [pc, #508]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	2203      	movs	r2, #3
 8001584:	4013      	ands	r3, r2
 8001586:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	2b10      	cmp	r3, #16
 800158c:	d102      	bne.n	8001594 <HAL_RCC_OscConfig+0x144>
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2b02      	cmp	r3, #2
 8001592:	d002      	beq.n	800159a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d135      	bne.n	8001606 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800159a:	4b78      	ldr	r3, [pc, #480]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	2380      	movs	r3, #128	@ 0x80
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	4013      	ands	r3, r2
 80015a4:	d005      	beq.n	80015b2 <HAL_RCC_OscConfig+0x162>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e256      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b2:	4b72      	ldr	r3, [pc, #456]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	4a74      	ldr	r2, [pc, #464]	@ (8001788 <HAL_RCC_OscConfig+0x338>)
 80015b8:	4013      	ands	r3, r2
 80015ba:	0019      	movs	r1, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	021a      	lsls	r2, r3, #8
 80015c2:	4b6e      	ldr	r3, [pc, #440]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80015c4:	430a      	orrs	r2, r1
 80015c6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d112      	bne.n	80015f4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80015ce:	4b6b      	ldr	r3, [pc, #428]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a6e      	ldr	r2, [pc, #440]	@ (800178c <HAL_RCC_OscConfig+0x33c>)
 80015d4:	4013      	ands	r3, r2
 80015d6:	0019      	movs	r1, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691a      	ldr	r2, [r3, #16]
 80015dc:	4b67      	ldr	r3, [pc, #412]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80015de:	430a      	orrs	r2, r1
 80015e0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80015e2:	4b66      	ldr	r3, [pc, #408]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	0adb      	lsrs	r3, r3, #11
 80015e8:	2207      	movs	r2, #7
 80015ea:	4013      	ands	r3, r2
 80015ec:	4a68      	ldr	r2, [pc, #416]	@ (8001790 <HAL_RCC_OscConfig+0x340>)
 80015ee:	40da      	lsrs	r2, r3
 80015f0:	4b68      	ldr	r3, [pc, #416]	@ (8001794 <HAL_RCC_OscConfig+0x344>)
 80015f2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80015f4:	4b68      	ldr	r3, [pc, #416]	@ (8001798 <HAL_RCC_OscConfig+0x348>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	0018      	movs	r0, r3
 80015fa:	f7ff fc3b 	bl	8000e74 <HAL_InitTick>
 80015fe:	1e03      	subs	r3, r0, #0
 8001600:	d051      	beq.n	80016a6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e22c      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d030      	beq.n	8001670 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800160e:	4b5b      	ldr	r3, [pc, #364]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a5e      	ldr	r2, [pc, #376]	@ (800178c <HAL_RCC_OscConfig+0x33c>)
 8001614:	4013      	ands	r3, r2
 8001616:	0019      	movs	r1, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691a      	ldr	r2, [r3, #16]
 800161c:	4b57      	ldr	r3, [pc, #348]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800161e:	430a      	orrs	r2, r1
 8001620:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001622:	4b56      	ldr	r3, [pc, #344]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	4b55      	ldr	r3, [pc, #340]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001628:	2180      	movs	r1, #128	@ 0x80
 800162a:	0049      	lsls	r1, r1, #1
 800162c:	430a      	orrs	r2, r1
 800162e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001630:	f7ff fc7c 	bl	8000f2c <HAL_GetTick>
 8001634:	0003      	movs	r3, r0
 8001636:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800163a:	f7ff fc77 	bl	8000f2c <HAL_GetTick>
 800163e:	0002      	movs	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e209      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800164c:	4b4b      	ldr	r3, [pc, #300]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	2380      	movs	r3, #128	@ 0x80
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	4013      	ands	r3, r2
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001658:	4b48      	ldr	r3, [pc, #288]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	4a4a      	ldr	r2, [pc, #296]	@ (8001788 <HAL_RCC_OscConfig+0x338>)
 800165e:	4013      	ands	r3, r2
 8001660:	0019      	movs	r1, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	695b      	ldr	r3, [r3, #20]
 8001666:	021a      	lsls	r2, r3, #8
 8001668:	4b44      	ldr	r3, [pc, #272]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800166a:	430a      	orrs	r2, r1
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	e01b      	b.n	80016a8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001670:	4b42      	ldr	r3, [pc, #264]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b41      	ldr	r3, [pc, #260]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001676:	4949      	ldr	r1, [pc, #292]	@ (800179c <HAL_RCC_OscConfig+0x34c>)
 8001678:	400a      	ands	r2, r1
 800167a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167c:	f7ff fc56 	bl	8000f2c <HAL_GetTick>
 8001680:	0003      	movs	r3, r0
 8001682:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001686:	f7ff fc51 	bl	8000f2c <HAL_GetTick>
 800168a:	0002      	movs	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e1e3      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001698:	4b38      	ldr	r3, [pc, #224]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	4013      	ands	r3, r2
 80016a2:	d1f0      	bne.n	8001686 <HAL_RCC_OscConfig+0x236>
 80016a4:	e000      	b.n	80016a8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016a6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2208      	movs	r2, #8
 80016ae:	4013      	ands	r3, r2
 80016b0:	d047      	beq.n	8001742 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80016b2:	4b32      	ldr	r3, [pc, #200]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2238      	movs	r2, #56	@ 0x38
 80016b8:	4013      	ands	r3, r2
 80016ba:	2b18      	cmp	r3, #24
 80016bc:	d10a      	bne.n	80016d4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80016be:	4b2f      	ldr	r3, [pc, #188]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c2:	2202      	movs	r2, #2
 80016c4:	4013      	ands	r3, r2
 80016c6:	d03c      	beq.n	8001742 <HAL_RCC_OscConfig+0x2f2>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d138      	bne.n	8001742 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e1c5      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d019      	beq.n	8001710 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80016dc:	4b27      	ldr	r3, [pc, #156]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80016de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016e0:	4b26      	ldr	r3, [pc, #152]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 80016e2:	2101      	movs	r1, #1
 80016e4:	430a      	orrs	r2, r1
 80016e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e8:	f7ff fc20 	bl	8000f2c <HAL_GetTick>
 80016ec:	0003      	movs	r3, r0
 80016ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f2:	f7ff fc1b 	bl	8000f2c <HAL_GetTick>
 80016f6:	0002      	movs	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e1ad      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001708:	2202      	movs	r2, #2
 800170a:	4013      	ands	r3, r2
 800170c:	d0f1      	beq.n	80016f2 <HAL_RCC_OscConfig+0x2a2>
 800170e:	e018      	b.n	8001742 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001712:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001716:	2101      	movs	r1, #1
 8001718:	438a      	bics	r2, r1
 800171a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800171c:	f7ff fc06 	bl	8000f2c <HAL_GetTick>
 8001720:	0003      	movs	r3, r0
 8001722:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001724:	e008      	b.n	8001738 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001726:	f7ff fc01 	bl	8000f2c <HAL_GetTick>
 800172a:	0002      	movs	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e193      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001738:	4b10      	ldr	r3, [pc, #64]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 800173a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800173c:	2202      	movs	r2, #2
 800173e:	4013      	ands	r3, r2
 8001740:	d1f1      	bne.n	8001726 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2204      	movs	r2, #4
 8001748:	4013      	ands	r3, r2
 800174a:	d100      	bne.n	800174e <HAL_RCC_OscConfig+0x2fe>
 800174c:	e0c6      	b.n	80018dc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800174e:	231f      	movs	r3, #31
 8001750:	18fb      	adds	r3, r7, r3
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2238      	movs	r2, #56	@ 0x38
 800175c:	4013      	ands	r3, r2
 800175e:	2b20      	cmp	r3, #32
 8001760:	d11e      	bne.n	80017a0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_RCC_OscConfig+0x32c>)
 8001764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001766:	2202      	movs	r2, #2
 8001768:	4013      	ands	r3, r2
 800176a:	d100      	bne.n	800176e <HAL_RCC_OscConfig+0x31e>
 800176c:	e0b6      	b.n	80018dc <HAL_RCC_OscConfig+0x48c>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d000      	beq.n	8001778 <HAL_RCC_OscConfig+0x328>
 8001776:	e0b1      	b.n	80018dc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e171      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
 800177c:	40021000 	.word	0x40021000
 8001780:	fffeffff 	.word	0xfffeffff
 8001784:	fffbffff 	.word	0xfffbffff
 8001788:	ffff80ff 	.word	0xffff80ff
 800178c:	ffffc7ff 	.word	0xffffc7ff
 8001790:	00f42400 	.word	0x00f42400
 8001794:	20000000 	.word	0x20000000
 8001798:	20000004 	.word	0x20000004
 800179c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80017a0:	4bb1      	ldr	r3, [pc, #708]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80017a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017a4:	2380      	movs	r3, #128	@ 0x80
 80017a6:	055b      	lsls	r3, r3, #21
 80017a8:	4013      	ands	r3, r2
 80017aa:	d101      	bne.n	80017b0 <HAL_RCC_OscConfig+0x360>
 80017ac:	2301      	movs	r3, #1
 80017ae:	e000      	b.n	80017b2 <HAL_RCC_OscConfig+0x362>
 80017b0:	2300      	movs	r3, #0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d011      	beq.n	80017da <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80017b6:	4bac      	ldr	r3, [pc, #688]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80017b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017ba:	4bab      	ldr	r3, [pc, #684]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80017bc:	2180      	movs	r1, #128	@ 0x80
 80017be:	0549      	lsls	r1, r1, #21
 80017c0:	430a      	orrs	r2, r1
 80017c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017c4:	4ba8      	ldr	r3, [pc, #672]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80017c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017c8:	2380      	movs	r3, #128	@ 0x80
 80017ca:	055b      	lsls	r3, r3, #21
 80017cc:	4013      	ands	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80017d2:	231f      	movs	r3, #31
 80017d4:	18fb      	adds	r3, r7, r3
 80017d6:	2201      	movs	r2, #1
 80017d8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017da:	4ba4      	ldr	r3, [pc, #656]	@ (8001a6c <HAL_RCC_OscConfig+0x61c>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	2380      	movs	r3, #128	@ 0x80
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4013      	ands	r3, r2
 80017e4:	d11a      	bne.n	800181c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017e6:	4ba1      	ldr	r3, [pc, #644]	@ (8001a6c <HAL_RCC_OscConfig+0x61c>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	4ba0      	ldr	r3, [pc, #640]	@ (8001a6c <HAL_RCC_OscConfig+0x61c>)
 80017ec:	2180      	movs	r1, #128	@ 0x80
 80017ee:	0049      	lsls	r1, r1, #1
 80017f0:	430a      	orrs	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80017f4:	f7ff fb9a 	bl	8000f2c <HAL_GetTick>
 80017f8:	0003      	movs	r3, r0
 80017fa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017fc:	e008      	b.n	8001810 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017fe:	f7ff fb95 	bl	8000f2c <HAL_GetTick>
 8001802:	0002      	movs	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	2b02      	cmp	r3, #2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e127      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001810:	4b96      	ldr	r3, [pc, #600]	@ (8001a6c <HAL_RCC_OscConfig+0x61c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	4013      	ands	r3, r2
 800181a:	d0f0      	beq.n	80017fe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d106      	bne.n	8001832 <HAL_RCC_OscConfig+0x3e2>
 8001824:	4b90      	ldr	r3, [pc, #576]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001826:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001828:	4b8f      	ldr	r3, [pc, #572]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 800182a:	2101      	movs	r1, #1
 800182c:	430a      	orrs	r2, r1
 800182e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001830:	e01c      	b.n	800186c <HAL_RCC_OscConfig+0x41c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b05      	cmp	r3, #5
 8001838:	d10c      	bne.n	8001854 <HAL_RCC_OscConfig+0x404>
 800183a:	4b8b      	ldr	r3, [pc, #556]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 800183c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800183e:	4b8a      	ldr	r3, [pc, #552]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001840:	2104      	movs	r1, #4
 8001842:	430a      	orrs	r2, r1
 8001844:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001846:	4b88      	ldr	r3, [pc, #544]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001848:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800184a:	4b87      	ldr	r3, [pc, #540]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 800184c:	2101      	movs	r1, #1
 800184e:	430a      	orrs	r2, r1
 8001850:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001852:	e00b      	b.n	800186c <HAL_RCC_OscConfig+0x41c>
 8001854:	4b84      	ldr	r3, [pc, #528]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001856:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001858:	4b83      	ldr	r3, [pc, #524]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 800185a:	2101      	movs	r1, #1
 800185c:	438a      	bics	r2, r1
 800185e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001860:	4b81      	ldr	r3, [pc, #516]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001862:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001864:	4b80      	ldr	r3, [pc, #512]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001866:	2104      	movs	r1, #4
 8001868:	438a      	bics	r2, r1
 800186a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d014      	beq.n	800189e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001874:	f7ff fb5a 	bl	8000f2c <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800187c:	e009      	b.n	8001892 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7ff fb55 	bl	8000f2c <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4a79      	ldr	r2, [pc, #484]	@ (8001a70 <HAL_RCC_OscConfig+0x620>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e0e6      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001892:	4b75      	ldr	r3, [pc, #468]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001896:	2202      	movs	r2, #2
 8001898:	4013      	ands	r3, r2
 800189a:	d0f0      	beq.n	800187e <HAL_RCC_OscConfig+0x42e>
 800189c:	e013      	b.n	80018c6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800189e:	f7ff fb45 	bl	8000f2c <HAL_GetTick>
 80018a2:	0003      	movs	r3, r0
 80018a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018a6:	e009      	b.n	80018bc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a8:	f7ff fb40 	bl	8000f2c <HAL_GetTick>
 80018ac:	0002      	movs	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	4a6f      	ldr	r2, [pc, #444]	@ (8001a70 <HAL_RCC_OscConfig+0x620>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e0d1      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80018be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018c0:	2202      	movs	r2, #2
 80018c2:	4013      	ands	r3, r2
 80018c4:	d1f0      	bne.n	80018a8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80018c6:	231f      	movs	r3, #31
 80018c8:	18fb      	adds	r3, r7, r3
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d105      	bne.n	80018dc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80018d0:	4b65      	ldr	r3, [pc, #404]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80018d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018d4:	4b64      	ldr	r3, [pc, #400]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80018d6:	4967      	ldr	r1, [pc, #412]	@ (8001a74 <HAL_RCC_OscConfig+0x624>)
 80018d8:	400a      	ands	r2, r1
 80018da:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69db      	ldr	r3, [r3, #28]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d100      	bne.n	80018e6 <HAL_RCC_OscConfig+0x496>
 80018e4:	e0bb      	b.n	8001a5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018e6:	4b60      	ldr	r3, [pc, #384]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	2238      	movs	r2, #56	@ 0x38
 80018ec:	4013      	ands	r3, r2
 80018ee:	2b10      	cmp	r3, #16
 80018f0:	d100      	bne.n	80018f4 <HAL_RCC_OscConfig+0x4a4>
 80018f2:	e07b      	b.n	80019ec <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69db      	ldr	r3, [r3, #28]
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d156      	bne.n	80019aa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fc:	4b5a      	ldr	r3, [pc, #360]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4b59      	ldr	r3, [pc, #356]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001902:	495d      	ldr	r1, [pc, #372]	@ (8001a78 <HAL_RCC_OscConfig+0x628>)
 8001904:	400a      	ands	r2, r1
 8001906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001908:	f7ff fb10 	bl	8000f2c <HAL_GetTick>
 800190c:	0003      	movs	r3, r0
 800190e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001910:	e008      	b.n	8001924 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001912:	f7ff fb0b 	bl	8000f2c <HAL_GetTick>
 8001916:	0002      	movs	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e09d      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001924:	4b50      	ldr	r3, [pc, #320]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	2380      	movs	r3, #128	@ 0x80
 800192a:	049b      	lsls	r3, r3, #18
 800192c:	4013      	ands	r3, r2
 800192e:	d1f0      	bne.n	8001912 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001930:	4b4d      	ldr	r3, [pc, #308]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	4a51      	ldr	r2, [pc, #324]	@ (8001a7c <HAL_RCC_OscConfig+0x62c>)
 8001936:	4013      	ands	r3, r2
 8001938:	0019      	movs	r1, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1a      	ldr	r2, [r3, #32]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001942:	431a      	orrs	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	431a      	orrs	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800195c:	431a      	orrs	r2, r3
 800195e:	4b42      	ldr	r3, [pc, #264]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001960:	430a      	orrs	r2, r1
 8001962:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001964:	4b40      	ldr	r3, [pc, #256]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b3f      	ldr	r3, [pc, #252]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 800196a:	2180      	movs	r1, #128	@ 0x80
 800196c:	0449      	lsls	r1, r1, #17
 800196e:	430a      	orrs	r2, r1
 8001970:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001972:	4b3d      	ldr	r3, [pc, #244]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	4b3c      	ldr	r3, [pc, #240]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	0549      	lsls	r1, r1, #21
 800197c:	430a      	orrs	r2, r1
 800197e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001980:	f7ff fad4 	bl	8000f2c <HAL_GetTick>
 8001984:	0003      	movs	r3, r0
 8001986:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001988:	e008      	b.n	800199c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800198a:	f7ff facf 	bl	8000f2c <HAL_GetTick>
 800198e:	0002      	movs	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e061      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800199c:	4b32      	ldr	r3, [pc, #200]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	049b      	lsls	r3, r3, #18
 80019a4:	4013      	ands	r3, r2
 80019a6:	d0f0      	beq.n	800198a <HAL_RCC_OscConfig+0x53a>
 80019a8:	e059      	b.n	8001a5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80019b0:	4931      	ldr	r1, [pc, #196]	@ (8001a78 <HAL_RCC_OscConfig+0x628>)
 80019b2:	400a      	ands	r2, r1
 80019b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b6:	f7ff fab9 	bl	8000f2c <HAL_GetTick>
 80019ba:	0003      	movs	r3, r0
 80019bc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff fab4 	bl	8000f2c <HAL_GetTick>
 80019c4:	0002      	movs	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e046      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d2:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	2380      	movs	r3, #128	@ 0x80
 80019d8:	049b      	lsls	r3, r3, #18
 80019da:	4013      	ands	r3, r2
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80019de:	4b22      	ldr	r3, [pc, #136]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80019e4:	4926      	ldr	r1, [pc, #152]	@ (8001a80 <HAL_RCC_OscConfig+0x630>)
 80019e6:	400a      	ands	r2, r1
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	e038      	b.n	8001a5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	69db      	ldr	r3, [r3, #28]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d101      	bne.n	80019f8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e033      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <HAL_RCC_OscConfig+0x618>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	2203      	movs	r2, #3
 8001a02:	401a      	ands	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d126      	bne.n	8001a5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	2270      	movs	r2, #112	@ 0x70
 8001a10:	401a      	ands	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d11f      	bne.n	8001a5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	23fe      	movs	r3, #254	@ 0xfe
 8001a1e:	01db      	lsls	r3, r3, #7
 8001a20:	401a      	ands	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a26:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d116      	bne.n	8001a5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	23f8      	movs	r3, #248	@ 0xf8
 8001a30:	039b      	lsls	r3, r3, #14
 8001a32:	401a      	ands	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d10e      	bne.n	8001a5a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	23e0      	movs	r3, #224	@ 0xe0
 8001a40:	051b      	lsls	r3, r3, #20
 8001a42:	401a      	ands	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d106      	bne.n	8001a5a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	0f5b      	lsrs	r3, r3, #29
 8001a50:	075a      	lsls	r2, r3, #29
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d001      	beq.n	8001a5e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e000      	b.n	8001a60 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b008      	add	sp, #32
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40007000 	.word	0x40007000
 8001a70:	00001388 	.word	0x00001388
 8001a74:	efffffff 	.word	0xefffffff
 8001a78:	feffffff 	.word	0xfeffffff
 8001a7c:	11c1808c 	.word	0x11c1808c
 8001a80:	eefefffc 	.word	0xeefefffc

08001a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d101      	bne.n	8001a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e0e9      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a98:	4b76      	ldr	r3, [pc, #472]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2207      	movs	r2, #7
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d91e      	bls.n	8001ae4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b73      	ldr	r3, [pc, #460]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2207      	movs	r2, #7
 8001aac:	4393      	bics	r3, r2
 8001aae:	0019      	movs	r1, r3
 8001ab0:	4b70      	ldr	r3, [pc, #448]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ab8:	f7ff fa38 	bl	8000f2c <HAL_GetTick>
 8001abc:	0003      	movs	r3, r0
 8001abe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ac0:	e009      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac2:	f7ff fa33 	bl	8000f2c <HAL_GetTick>
 8001ac6:	0002      	movs	r2, r0
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	4a6a      	ldr	r2, [pc, #424]	@ (8001c78 <HAL_RCC_ClockConfig+0x1f4>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e0ca      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ad6:	4b67      	ldr	r3, [pc, #412]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2207      	movs	r2, #7
 8001adc:	4013      	ands	r3, r2
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d1ee      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2202      	movs	r2, #2
 8001aea:	4013      	ands	r3, r2
 8001aec:	d015      	beq.n	8001b1a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2204      	movs	r2, #4
 8001af4:	4013      	ands	r3, r2
 8001af6:	d006      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001af8:	4b60      	ldr	r3, [pc, #384]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	4b5f      	ldr	r3, [pc, #380]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001afe:	21e0      	movs	r1, #224	@ 0xe0
 8001b00:	01c9      	lsls	r1, r1, #7
 8001b02:	430a      	orrs	r2, r1
 8001b04:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b06:	4b5d      	ldr	r3, [pc, #372]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	4a5d      	ldr	r2, [pc, #372]	@ (8001c80 <HAL_RCC_ClockConfig+0x1fc>)
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	0019      	movs	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	4b59      	ldr	r3, [pc, #356]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b16:	430a      	orrs	r2, r1
 8001b18:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	4013      	ands	r3, r2
 8001b22:	d057      	beq.n	8001bd4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d107      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b2c:	4b53      	ldr	r3, [pc, #332]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	2380      	movs	r3, #128	@ 0x80
 8001b32:	029b      	lsls	r3, r3, #10
 8001b34:	4013      	ands	r3, r2
 8001b36:	d12b      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e097      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d107      	bne.n	8001b54 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b44:	4b4d      	ldr	r3, [pc, #308]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	049b      	lsls	r3, r3, #18
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d11f      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e08b      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d107      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b5c:	4b47      	ldr	r3, [pc, #284]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	2380      	movs	r3, #128	@ 0x80
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	4013      	ands	r3, r2
 8001b66:	d113      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e07f      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b03      	cmp	r3, #3
 8001b72:	d106      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b74:	4b41      	ldr	r3, [pc, #260]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b78:	2202      	movs	r2, #2
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d108      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e074      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b82:	4b3e      	ldr	r3, [pc, #248]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b86:	2202      	movs	r2, #2
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d101      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e06d      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b90:	4b3a      	ldr	r3, [pc, #232]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	2207      	movs	r2, #7
 8001b96:	4393      	bics	r3, r2
 8001b98:	0019      	movs	r1, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	4b37      	ldr	r3, [pc, #220]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ba4:	f7ff f9c2 	bl	8000f2c <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bac:	e009      	b.n	8001bc2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bae:	f7ff f9bd 	bl	8000f2c <HAL_GetTick>
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	4a2f      	ldr	r2, [pc, #188]	@ (8001c78 <HAL_RCC_ClockConfig+0x1f4>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e054      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	2238      	movs	r2, #56	@ 0x38
 8001bc8:	401a      	ands	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d1ec      	bne.n	8001bae <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bd4:	4b27      	ldr	r3, [pc, #156]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2207      	movs	r2, #7
 8001bda:	4013      	ands	r3, r2
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d21e      	bcs.n	8001c20 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be2:	4b24      	ldr	r3, [pc, #144]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2207      	movs	r2, #7
 8001be8:	4393      	bics	r3, r2
 8001bea:	0019      	movs	r1, r3
 8001bec:	4b21      	ldr	r3, [pc, #132]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bf4:	f7ff f99a 	bl	8000f2c <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bfc:	e009      	b.n	8001c12 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bfe:	f7ff f995 	bl	8000f2c <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	4a1b      	ldr	r2, [pc, #108]	@ (8001c78 <HAL_RCC_ClockConfig+0x1f4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e02c      	b.n	8001c6c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c12:	4b18      	ldr	r3, [pc, #96]	@ (8001c74 <HAL_RCC_ClockConfig+0x1f0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2207      	movs	r2, #7
 8001c18:	4013      	ands	r3, r2
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d1ee      	bne.n	8001bfe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2204      	movs	r2, #4
 8001c26:	4013      	ands	r3, r2
 8001c28:	d009      	beq.n	8001c3e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c2a:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	4a15      	ldr	r2, [pc, #84]	@ (8001c84 <HAL_RCC_ClockConfig+0x200>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	0019      	movs	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68da      	ldr	r2, [r3, #12]
 8001c38:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c3e:	f000 f829 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8001c42:	0001      	movs	r1, r0
 8001c44:	4b0d      	ldr	r3, [pc, #52]	@ (8001c7c <HAL_RCC_ClockConfig+0x1f8>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	220f      	movs	r2, #15
 8001c4c:	401a      	ands	r2, r3
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <HAL_RCC_ClockConfig+0x204>)
 8001c50:	0092      	lsls	r2, r2, #2
 8001c52:	58d3      	ldr	r3, [r2, r3]
 8001c54:	221f      	movs	r2, #31
 8001c56:	4013      	ands	r3, r2
 8001c58:	000a      	movs	r2, r1
 8001c5a:	40da      	lsrs	r2, r3
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c8c <HAL_RCC_ClockConfig+0x208>)
 8001c5e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_RCC_ClockConfig+0x20c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	0018      	movs	r0, r3
 8001c66:	f7ff f905 	bl	8000e74 <HAL_InitTick>
 8001c6a:	0003      	movs	r3, r0
}
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b004      	add	sp, #16
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40022000 	.word	0x40022000
 8001c78:	00001388 	.word	0x00001388
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	fffff0ff 	.word	0xfffff0ff
 8001c84:	ffff8fff 	.word	0xffff8fff
 8001c88:	08004120 	.word	0x08004120
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	20000004 	.word	0x20000004

08001c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2238      	movs	r2, #56	@ 0x38
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d10f      	bne.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001ca4:	4b39      	ldr	r3, [pc, #228]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	0adb      	lsrs	r3, r3, #11
 8001caa:	2207      	movs	r2, #7
 8001cac:	4013      	ands	r3, r2
 8001cae:	2201      	movs	r2, #1
 8001cb0:	409a      	lsls	r2, r3
 8001cb2:	0013      	movs	r3, r2
 8001cb4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001cb6:	6839      	ldr	r1, [r7, #0]
 8001cb8:	4835      	ldr	r0, [pc, #212]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001cba:	f7fe fa23 	bl	8000104 <__udivsi3>
 8001cbe:	0003      	movs	r3, r0
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	e05d      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc4:	4b31      	ldr	r3, [pc, #196]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2238      	movs	r2, #56	@ 0x38
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d102      	bne.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cd0:	4b30      	ldr	r3, [pc, #192]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x100>)
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	e054      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2238      	movs	r2, #56	@ 0x38
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b10      	cmp	r3, #16
 8001ce0:	d138      	bne.n	8001d54 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001ce2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cec:	4b27      	ldr	r3, [pc, #156]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	091b      	lsrs	r3, r3, #4
 8001cf2:	2207      	movs	r2, #7
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2b03      	cmp	r3, #3
 8001cfe:	d10d      	bne.n	8001d1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	4824      	ldr	r0, [pc, #144]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d04:	f7fe f9fe 	bl	8000104 <__udivsi3>
 8001d08:	0003      	movs	r3, r0
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	227f      	movs	r2, #127	@ 0x7f
 8001d14:	4013      	ands	r3, r2
 8001d16:	434b      	muls	r3, r1
 8001d18:	617b      	str	r3, [r7, #20]
        break;
 8001d1a:	e00d      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001d1c:	68b9      	ldr	r1, [r7, #8]
 8001d1e:	481c      	ldr	r0, [pc, #112]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d20:	f7fe f9f0 	bl	8000104 <__udivsi3>
 8001d24:	0003      	movs	r3, r0
 8001d26:	0019      	movs	r1, r3
 8001d28:	4b18      	ldr	r3, [pc, #96]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	0a1b      	lsrs	r3, r3, #8
 8001d2e:	227f      	movs	r2, #127	@ 0x7f
 8001d30:	4013      	ands	r3, r2
 8001d32:	434b      	muls	r3, r1
 8001d34:	617b      	str	r3, [r7, #20]
        break;
 8001d36:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001d38:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	0f5b      	lsrs	r3, r3, #29
 8001d3e:	2207      	movs	r2, #7
 8001d40:	4013      	ands	r3, r2
 8001d42:	3301      	adds	r3, #1
 8001d44:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	6978      	ldr	r0, [r7, #20]
 8001d4a:	f7fe f9db 	bl	8000104 <__udivsi3>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	e015      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001d54:	4b0d      	ldr	r3, [pc, #52]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2238      	movs	r2, #56	@ 0x38
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b20      	cmp	r3, #32
 8001d5e:	d103      	bne.n	8001d68 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001d60:	2380      	movs	r3, #128	@ 0x80
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	e00b      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	2238      	movs	r2, #56	@ 0x38
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b18      	cmp	r3, #24
 8001d72:	d103      	bne.n	8001d7c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001d74:	23fa      	movs	r3, #250	@ 0xfa
 8001d76:	01db      	lsls	r3, r3, #7
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	e001      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d80:	693b      	ldr	r3, [r7, #16]
}
 8001d82:	0018      	movs	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b006      	add	sp, #24
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	46c0      	nop			@ (mov r8, r8)
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	00f42400 	.word	0x00f42400
 8001d94:	007a1200 	.word	0x007a1200

08001d98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d9c:	4b02      	ldr	r3, [pc, #8]	@ (8001da8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
}
 8001da0:	0018      	movs	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	46c0      	nop			@ (mov r8, r8)
 8001da8:	20000000 	.word	0x20000000

08001dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dac:	b5b0      	push	{r4, r5, r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001db0:	f7ff fff2 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001db4:	0004      	movs	r4, r0
 8001db6:	f7ff fb3f 	bl	8001438 <LL_RCC_GetAPB1Prescaler>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	0b1a      	lsrs	r2, r3, #12
 8001dbe:	4b05      	ldr	r3, [pc, #20]	@ (8001dd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dc0:	0092      	lsls	r2, r2, #2
 8001dc2:	58d3      	ldr	r3, [r2, r3]
 8001dc4:	221f      	movs	r2, #31
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	40dc      	lsrs	r4, r3
 8001dca:	0023      	movs	r3, r4
}
 8001dcc:	0018      	movs	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8001dd2:	46c0      	nop			@ (mov r8, r8)
 8001dd4:	08004160 	.word	0x08004160

08001dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001de0:	2313      	movs	r3, #19
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001de8:	2312      	movs	r3, #18
 8001dea:	18fb      	adds	r3, r7, r3
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	2380      	movs	r3, #128	@ 0x80
 8001df6:	029b      	lsls	r3, r3, #10
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d100      	bne.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001dfc:	e0a3      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dfe:	2011      	movs	r0, #17
 8001e00:	183b      	adds	r3, r7, r0
 8001e02:	2200      	movs	r2, #0
 8001e04:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e06:	4bc3      	ldr	r3, [pc, #780]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	055b      	lsls	r3, r3, #21
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d110      	bne.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e12:	4bc0      	ldr	r3, [pc, #768]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e16:	4bbf      	ldr	r3, [pc, #764]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e18:	2180      	movs	r1, #128	@ 0x80
 8001e1a:	0549      	lsls	r1, r1, #21
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e20:	4bbc      	ldr	r3, [pc, #752]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e24:	2380      	movs	r3, #128	@ 0x80
 8001e26:	055b      	lsls	r3, r3, #21
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
 8001e2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e2e:	183b      	adds	r3, r7, r0
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e34:	4bb8      	ldr	r3, [pc, #736]	@ (8002118 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4bb7      	ldr	r3, [pc, #732]	@ (8002118 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001e3a:	2180      	movs	r1, #128	@ 0x80
 8001e3c:	0049      	lsls	r1, r1, #1
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e42:	f7ff f873 	bl	8000f2c <HAL_GetTick>
 8001e46:	0003      	movs	r3, r0
 8001e48:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e4a:	e00b      	b.n	8001e64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4c:	f7ff f86e 	bl	8000f2c <HAL_GetTick>
 8001e50:	0002      	movs	r2, r0
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d904      	bls.n	8001e64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001e5a:	2313      	movs	r3, #19
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	2203      	movs	r2, #3
 8001e60:	701a      	strb	r2, [r3, #0]
        break;
 8001e62:	e005      	b.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e64:	4bac      	ldr	r3, [pc, #688]	@ (8002118 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	@ 0x80
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d0ed      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001e70:	2313      	movs	r3, #19
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d154      	bne.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e7a:	4ba6      	ldr	r3, [pc, #664]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e7e:	23c0      	movs	r3, #192	@ 0xc0
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4013      	ands	r3, r2
 8001e84:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d019      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e90:	697a      	ldr	r2, [r7, #20]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d014      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001e96:	4b9f      	ldr	r3, [pc, #636]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9a:	4aa0      	ldr	r2, [pc, #640]	@ (800211c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ea0:	4b9c      	ldr	r3, [pc, #624]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ea4:	4b9b      	ldr	r3, [pc, #620]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea6:	2180      	movs	r1, #128	@ 0x80
 8001ea8:	0249      	lsls	r1, r1, #9
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001eae:	4b99      	ldr	r3, [pc, #612]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001eb2:	4b98      	ldr	r3, [pc, #608]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb4:	499a      	ldr	r1, [pc, #616]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001eb6:	400a      	ands	r2, r1
 8001eb8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001eba:	4b96      	ldr	r3, [pc, #600]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ebc:	697a      	ldr	r2, [r7, #20]
 8001ebe:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d016      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec8:	f7ff f830 	bl	8000f2c <HAL_GetTick>
 8001ecc:	0003      	movs	r3, r0
 8001ece:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ed0:	e00c      	b.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed2:	f7ff f82b 	bl	8000f2c <HAL_GetTick>
 8001ed6:	0002      	movs	r2, r0
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	4a91      	ldr	r2, [pc, #580]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d904      	bls.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001ee2:	2313      	movs	r3, #19
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	2203      	movs	r2, #3
 8001ee8:	701a      	strb	r2, [r3, #0]
            break;
 8001eea:	e004      	b.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eec:	4b89      	ldr	r3, [pc, #548]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d0ed      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001ef6:	2313      	movs	r3, #19
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10a      	bne.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f00:	4b84      	ldr	r3, [pc, #528]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f04:	4a85      	ldr	r2, [pc, #532]	@ (800211c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f06:	4013      	ands	r3, r2
 8001f08:	0019      	movs	r1, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f0e:	4b81      	ldr	r3, [pc, #516]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f10:	430a      	orrs	r2, r1
 8001f12:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f14:	e00c      	b.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f16:	2312      	movs	r3, #18
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2213      	movs	r2, #19
 8001f1c:	18ba      	adds	r2, r7, r2
 8001f1e:	7812      	ldrb	r2, [r2, #0]
 8001f20:	701a      	strb	r2, [r3, #0]
 8001f22:	e005      	b.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f24:	2312      	movs	r3, #18
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	2213      	movs	r2, #19
 8001f2a:	18ba      	adds	r2, r7, r2
 8001f2c:	7812      	ldrb	r2, [r2, #0]
 8001f2e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f30:	2311      	movs	r3, #17
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d105      	bne.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f3a:	4b76      	ldr	r3, [pc, #472]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f3e:	4b75      	ldr	r3, [pc, #468]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f40:	4979      	ldr	r1, [pc, #484]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d009      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f50:	4b70      	ldr	r3, [pc, #448]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f54:	2203      	movs	r2, #3
 8001f56:	4393      	bics	r3, r2
 8001f58:	0019      	movs	r1, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	4b6d      	ldr	r3, [pc, #436]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f60:	430a      	orrs	r2, r1
 8001f62:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2202      	movs	r2, #2
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d009      	beq.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f6e:	4b69      	ldr	r3, [pc, #420]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f72:	220c      	movs	r2, #12
 8001f74:	4393      	bics	r3, r2
 8001f76:	0019      	movs	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	4b65      	ldr	r3, [pc, #404]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2210      	movs	r2, #16
 8001f88:	4013      	ands	r3, r2
 8001f8a:	d009      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f8c:	4b61      	ldr	r3, [pc, #388]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f90:	4a66      	ldr	r2, [pc, #408]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	0019      	movs	r1, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d009      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fac:	4b59      	ldr	r3, [pc, #356]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb0:	4a5f      	ldr	r2, [pc, #380]	@ (8002130 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	0019      	movs	r1, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	699a      	ldr	r2, [r3, #24]
 8001fba:	4b56      	ldr	r3, [pc, #344]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d009      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001fcc:	4b51      	ldr	r3, [pc, #324]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd0:	4a58      	ldr	r2, [pc, #352]	@ (8002134 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	0019      	movs	r1, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	69da      	ldr	r2, [r3, #28]
 8001fda:	4b4e      	ldr	r3, [pc, #312]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d009      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fea:	4b4a      	ldr	r3, [pc, #296]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fee:	4a52      	ldr	r2, [pc, #328]	@ (8002138 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	0019      	movs	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	4b46      	ldr	r3, [pc, #280]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	2380      	movs	r3, #128	@ 0x80
 8002004:	01db      	lsls	r3, r3, #7
 8002006:	4013      	ands	r3, r2
 8002008:	d015      	beq.n	8002036 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800200a:	4b42      	ldr	r3, [pc, #264]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800200c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	0899      	lsrs	r1, r3, #2
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1a      	ldr	r2, [r3, #32]
 8002016:	4b3f      	ldr	r3, [pc, #252]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002018:	430a      	orrs	r2, r1
 800201a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1a      	ldr	r2, [r3, #32]
 8002020:	2380      	movs	r3, #128	@ 0x80
 8002022:	05db      	lsls	r3, r3, #23
 8002024:	429a      	cmp	r2, r3
 8002026:	d106      	bne.n	8002036 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002028:	4b3a      	ldr	r3, [pc, #232]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	4b39      	ldr	r3, [pc, #228]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800202e:	2180      	movs	r1, #128	@ 0x80
 8002030:	0249      	lsls	r1, r1, #9
 8002032:	430a      	orrs	r2, r1
 8002034:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	2380      	movs	r3, #128	@ 0x80
 800203c:	031b      	lsls	r3, r3, #12
 800203e:	4013      	ands	r3, r2
 8002040:	d009      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002042:	4b34      	ldr	r3, [pc, #208]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	4393      	bics	r3, r2
 800204a:	0019      	movs	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002050:	4b30      	ldr	r3, [pc, #192]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002052:	430a      	orrs	r2, r1
 8002054:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	039b      	lsls	r3, r3, #14
 800205e:	4013      	ands	r3, r2
 8002060:	d016      	beq.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002062:	4b2c      	ldr	r3, [pc, #176]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002066:	4a35      	ldr	r2, [pc, #212]	@ (800213c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002068:	4013      	ands	r3, r2
 800206a:	0019      	movs	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002070:	4b28      	ldr	r3, [pc, #160]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002072:	430a      	orrs	r2, r1
 8002074:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800207a:	2380      	movs	r3, #128	@ 0x80
 800207c:	03db      	lsls	r3, r3, #15
 800207e:	429a      	cmp	r2, r3
 8002080:	d106      	bne.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002082:	4b24      	ldr	r3, [pc, #144]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002088:	2180      	movs	r1, #128	@ 0x80
 800208a:	0449      	lsls	r1, r1, #17
 800208c:	430a      	orrs	r2, r1
 800208e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	@ 0x80
 8002096:	03db      	lsls	r3, r3, #15
 8002098:	4013      	ands	r3, r2
 800209a:	d016      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800209c:	4b1d      	ldr	r3, [pc, #116]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800209e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a0:	4a27      	ldr	r2, [pc, #156]	@ (8002140 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ac:	430a      	orrs	r2, r1
 80020ae:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020b4:	2380      	movs	r3, #128	@ 0x80
 80020b6:	045b      	lsls	r3, r3, #17
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d106      	bne.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80020bc:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020c2:	2180      	movs	r1, #128	@ 0x80
 80020c4:	0449      	lsls	r1, r1, #17
 80020c6:	430a      	orrs	r2, r1
 80020c8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2380      	movs	r3, #128	@ 0x80
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	4013      	ands	r3, r2
 80020d4:	d016      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80020d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020da:	4a1a      	ldr	r2, [pc, #104]	@ (8002144 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80020dc:	4013      	ands	r3, r2
 80020de:	0019      	movs	r1, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	695a      	ldr	r2, [r3, #20]
 80020e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e6:	430a      	orrs	r2, r1
 80020e8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	695a      	ldr	r2, [r3, #20]
 80020ee:	2380      	movs	r3, #128	@ 0x80
 80020f0:	01db      	lsls	r3, r3, #7
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d106      	bne.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020f6:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fc:	2180      	movs	r1, #128	@ 0x80
 80020fe:	0249      	lsls	r1, r1, #9
 8002100:	430a      	orrs	r2, r1
 8002102:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002104:	2312      	movs	r3, #18
 8002106:	18fb      	adds	r3, r7, r3
 8002108:	781b      	ldrb	r3, [r3, #0]
}
 800210a:	0018      	movs	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	b006      	add	sp, #24
 8002110:	bd80      	pop	{r7, pc}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	40021000 	.word	0x40021000
 8002118:	40007000 	.word	0x40007000
 800211c:	fffffcff 	.word	0xfffffcff
 8002120:	fffeffff 	.word	0xfffeffff
 8002124:	00001388 	.word	0x00001388
 8002128:	efffffff 	.word	0xefffffff
 800212c:	fffff3ff 	.word	0xfffff3ff
 8002130:	fff3ffff 	.word	0xfff3ffff
 8002134:	ffcfffff 	.word	0xffcfffff
 8002138:	ffffcfff 	.word	0xffffcfff
 800213c:	ffbfffff 	.word	0xffbfffff
 8002140:	feffffff 	.word	0xfeffffff
 8002144:	ffff3fff 	.word	0xffff3fff

08002148 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e04a      	b.n	80021f0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	223d      	movs	r2, #61	@ 0x3d
 800215e:	5c9b      	ldrb	r3, [r3, r2]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d107      	bne.n	8002176 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	223c      	movs	r2, #60	@ 0x3c
 800216a:	2100      	movs	r1, #0
 800216c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	0018      	movs	r0, r3
 8002172:	f7fe fcd5 	bl	8000b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	223d      	movs	r2, #61	@ 0x3d
 800217a:	2102      	movs	r1, #2
 800217c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3304      	adds	r3, #4
 8002186:	0019      	movs	r1, r3
 8002188:	0010      	movs	r0, r2
 800218a:	f000 fb55 	bl	8002838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2248      	movs	r2, #72	@ 0x48
 8002192:	2101      	movs	r1, #1
 8002194:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	223e      	movs	r2, #62	@ 0x3e
 800219a:	2101      	movs	r1, #1
 800219c:	5499      	strb	r1, [r3, r2]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	223f      	movs	r2, #63	@ 0x3f
 80021a2:	2101      	movs	r1, #1
 80021a4:	5499      	strb	r1, [r3, r2]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2240      	movs	r2, #64	@ 0x40
 80021aa:	2101      	movs	r1, #1
 80021ac:	5499      	strb	r1, [r3, r2]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2241      	movs	r2, #65	@ 0x41
 80021b2:	2101      	movs	r1, #1
 80021b4:	5499      	strb	r1, [r3, r2]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2242      	movs	r2, #66	@ 0x42
 80021ba:	2101      	movs	r1, #1
 80021bc:	5499      	strb	r1, [r3, r2]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2243      	movs	r2, #67	@ 0x43
 80021c2:	2101      	movs	r1, #1
 80021c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2244      	movs	r2, #68	@ 0x44
 80021ca:	2101      	movs	r1, #1
 80021cc:	5499      	strb	r1, [r3, r2]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2245      	movs	r2, #69	@ 0x45
 80021d2:	2101      	movs	r1, #1
 80021d4:	5499      	strb	r1, [r3, r2]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2246      	movs	r2, #70	@ 0x46
 80021da:	2101      	movs	r1, #1
 80021dc:	5499      	strb	r1, [r3, r2]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2247      	movs	r2, #71	@ 0x47
 80021e2:	2101      	movs	r1, #1
 80021e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	223d      	movs	r2, #61	@ 0x3d
 80021ea:	2101      	movs	r1, #1
 80021ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e04a      	b.n	80022a0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	223d      	movs	r2, #61	@ 0x3d
 800220e:	5c9b      	ldrb	r3, [r3, r2]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d107      	bne.n	8002226 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	223c      	movs	r2, #60	@ 0x3c
 800221a:	2100      	movs	r1, #0
 800221c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	0018      	movs	r0, r3
 8002222:	f000 f841 	bl	80022a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	223d      	movs	r2, #61	@ 0x3d
 800222a:	2102      	movs	r1, #2
 800222c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3304      	adds	r3, #4
 8002236:	0019      	movs	r1, r3
 8002238:	0010      	movs	r0, r2
 800223a:	f000 fafd 	bl	8002838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2248      	movs	r2, #72	@ 0x48
 8002242:	2101      	movs	r1, #1
 8002244:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	223e      	movs	r2, #62	@ 0x3e
 800224a:	2101      	movs	r1, #1
 800224c:	5499      	strb	r1, [r3, r2]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	223f      	movs	r2, #63	@ 0x3f
 8002252:	2101      	movs	r1, #1
 8002254:	5499      	strb	r1, [r3, r2]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2240      	movs	r2, #64	@ 0x40
 800225a:	2101      	movs	r1, #1
 800225c:	5499      	strb	r1, [r3, r2]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2241      	movs	r2, #65	@ 0x41
 8002262:	2101      	movs	r1, #1
 8002264:	5499      	strb	r1, [r3, r2]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2242      	movs	r2, #66	@ 0x42
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2243      	movs	r2, #67	@ 0x43
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2244      	movs	r2, #68	@ 0x44
 800227a:	2101      	movs	r1, #1
 800227c:	5499      	strb	r1, [r3, r2]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2245      	movs	r2, #69	@ 0x45
 8002282:	2101      	movs	r1, #1
 8002284:	5499      	strb	r1, [r3, r2]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2246      	movs	r2, #70	@ 0x46
 800228a:	2101      	movs	r1, #1
 800228c:	5499      	strb	r1, [r3, r2]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2247      	movs	r2, #71	@ 0x47
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	223d      	movs	r2, #61	@ 0x3d
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	0018      	movs	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	b002      	add	sp, #8
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80022b0:	46c0      	nop			@ (mov r8, r8)
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b002      	add	sp, #8
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d108      	bne.n	80022da <HAL_TIM_PWM_Start+0x22>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	223e      	movs	r2, #62	@ 0x3e
 80022cc:	5c9b      	ldrb	r3, [r3, r2]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	3b01      	subs	r3, #1
 80022d2:	1e5a      	subs	r2, r3, #1
 80022d4:	4193      	sbcs	r3, r2
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	e037      	b.n	800234a <HAL_TIM_PWM_Start+0x92>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d108      	bne.n	80022f2 <HAL_TIM_PWM_Start+0x3a>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	223f      	movs	r2, #63	@ 0x3f
 80022e4:	5c9b      	ldrb	r3, [r3, r2]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	3b01      	subs	r3, #1
 80022ea:	1e5a      	subs	r2, r3, #1
 80022ec:	4193      	sbcs	r3, r2
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	e02b      	b.n	800234a <HAL_TIM_PWM_Start+0x92>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d108      	bne.n	800230a <HAL_TIM_PWM_Start+0x52>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2240      	movs	r2, #64	@ 0x40
 80022fc:	5c9b      	ldrb	r3, [r3, r2]
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	3b01      	subs	r3, #1
 8002302:	1e5a      	subs	r2, r3, #1
 8002304:	4193      	sbcs	r3, r2
 8002306:	b2db      	uxtb	r3, r3
 8002308:	e01f      	b.n	800234a <HAL_TIM_PWM_Start+0x92>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2b0c      	cmp	r3, #12
 800230e:	d108      	bne.n	8002322 <HAL_TIM_PWM_Start+0x6a>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2241      	movs	r2, #65	@ 0x41
 8002314:	5c9b      	ldrb	r3, [r3, r2]
 8002316:	b2db      	uxtb	r3, r3
 8002318:	3b01      	subs	r3, #1
 800231a:	1e5a      	subs	r2, r3, #1
 800231c:	4193      	sbcs	r3, r2
 800231e:	b2db      	uxtb	r3, r3
 8002320:	e013      	b.n	800234a <HAL_TIM_PWM_Start+0x92>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	2b10      	cmp	r3, #16
 8002326:	d108      	bne.n	800233a <HAL_TIM_PWM_Start+0x82>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2242      	movs	r2, #66	@ 0x42
 800232c:	5c9b      	ldrb	r3, [r3, r2]
 800232e:	b2db      	uxtb	r3, r3
 8002330:	3b01      	subs	r3, #1
 8002332:	1e5a      	subs	r2, r3, #1
 8002334:	4193      	sbcs	r3, r2
 8002336:	b2db      	uxtb	r3, r3
 8002338:	e007      	b.n	800234a <HAL_TIM_PWM_Start+0x92>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2243      	movs	r2, #67	@ 0x43
 800233e:	5c9b      	ldrb	r3, [r3, r2]
 8002340:	b2db      	uxtb	r3, r3
 8002342:	3b01      	subs	r3, #1
 8002344:	1e5a      	subs	r2, r3, #1
 8002346:	4193      	sbcs	r3, r2
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e08b      	b.n	800246a <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d104      	bne.n	8002362 <HAL_TIM_PWM_Start+0xaa>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	223e      	movs	r2, #62	@ 0x3e
 800235c:	2102      	movs	r1, #2
 800235e:	5499      	strb	r1, [r3, r2]
 8002360:	e023      	b.n	80023aa <HAL_TIM_PWM_Start+0xf2>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b04      	cmp	r3, #4
 8002366:	d104      	bne.n	8002372 <HAL_TIM_PWM_Start+0xba>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	223f      	movs	r2, #63	@ 0x3f
 800236c:	2102      	movs	r1, #2
 800236e:	5499      	strb	r1, [r3, r2]
 8002370:	e01b      	b.n	80023aa <HAL_TIM_PWM_Start+0xf2>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	2b08      	cmp	r3, #8
 8002376:	d104      	bne.n	8002382 <HAL_TIM_PWM_Start+0xca>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2240      	movs	r2, #64	@ 0x40
 800237c:	2102      	movs	r1, #2
 800237e:	5499      	strb	r1, [r3, r2]
 8002380:	e013      	b.n	80023aa <HAL_TIM_PWM_Start+0xf2>
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	2b0c      	cmp	r3, #12
 8002386:	d104      	bne.n	8002392 <HAL_TIM_PWM_Start+0xda>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2241      	movs	r2, #65	@ 0x41
 800238c:	2102      	movs	r1, #2
 800238e:	5499      	strb	r1, [r3, r2]
 8002390:	e00b      	b.n	80023aa <HAL_TIM_PWM_Start+0xf2>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	2b10      	cmp	r3, #16
 8002396:	d104      	bne.n	80023a2 <HAL_TIM_PWM_Start+0xea>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2242      	movs	r2, #66	@ 0x42
 800239c:	2102      	movs	r1, #2
 800239e:	5499      	strb	r1, [r3, r2]
 80023a0:	e003      	b.n	80023aa <HAL_TIM_PWM_Start+0xf2>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2243      	movs	r2, #67	@ 0x43
 80023a6:	2102      	movs	r1, #2
 80023a8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6839      	ldr	r1, [r7, #0]
 80023b0:	2201      	movs	r2, #1
 80023b2:	0018      	movs	r0, r3
 80023b4:	f000 fe2e 	bl	8003014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a2d      	ldr	r2, [pc, #180]	@ (8002474 <HAL_TIM_PWM_Start+0x1bc>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d00e      	beq.n	80023e0 <HAL_TIM_PWM_Start+0x128>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002478 <HAL_TIM_PWM_Start+0x1c0>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d009      	beq.n	80023e0 <HAL_TIM_PWM_Start+0x128>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a2a      	ldr	r2, [pc, #168]	@ (800247c <HAL_TIM_PWM_Start+0x1c4>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d004      	beq.n	80023e0 <HAL_TIM_PWM_Start+0x128>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a29      	ldr	r2, [pc, #164]	@ (8002480 <HAL_TIM_PWM_Start+0x1c8>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d101      	bne.n	80023e4 <HAL_TIM_PWM_Start+0x12c>
 80023e0:	2301      	movs	r3, #1
 80023e2:	e000      	b.n	80023e6 <HAL_TIM_PWM_Start+0x12e>
 80023e4:	2300      	movs	r3, #0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d008      	beq.n	80023fc <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2180      	movs	r1, #128	@ 0x80
 80023f6:	0209      	lsls	r1, r1, #8
 80023f8:	430a      	orrs	r2, r1
 80023fa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a1c      	ldr	r2, [pc, #112]	@ (8002474 <HAL_TIM_PWM_Start+0x1bc>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d00f      	beq.n	8002426 <HAL_TIM_PWM_Start+0x16e>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	2380      	movs	r3, #128	@ 0x80
 800240c:	05db      	lsls	r3, r3, #23
 800240e:	429a      	cmp	r2, r3
 8002410:	d009      	beq.n	8002426 <HAL_TIM_PWM_Start+0x16e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a1b      	ldr	r2, [pc, #108]	@ (8002484 <HAL_TIM_PWM_Start+0x1cc>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d004      	beq.n	8002426 <HAL_TIM_PWM_Start+0x16e>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a15      	ldr	r2, [pc, #84]	@ (8002478 <HAL_TIM_PWM_Start+0x1c0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d116      	bne.n	8002454 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	4a16      	ldr	r2, [pc, #88]	@ (8002488 <HAL_TIM_PWM_Start+0x1d0>)
 800242e:	4013      	ands	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b06      	cmp	r3, #6
 8002436:	d016      	beq.n	8002466 <HAL_TIM_PWM_Start+0x1ae>
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	2380      	movs	r3, #128	@ 0x80
 800243c:	025b      	lsls	r3, r3, #9
 800243e:	429a      	cmp	r2, r3
 8002440:	d011      	beq.n	8002466 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2101      	movs	r1, #1
 800244e:	430a      	orrs	r2, r1
 8002450:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002452:	e008      	b.n	8002466 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2101      	movs	r1, #1
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	e000      	b.n	8002468 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002466:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b004      	add	sp, #16
 8002470:	bd80      	pop	{r7, pc}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	40012c00 	.word	0x40012c00
 8002478:	40014000 	.word	0x40014000
 800247c:	40014400 	.word	0x40014400
 8002480:	40014800 	.word	0x40014800
 8002484:	40000400 	.word	0x40000400
 8002488:	00010007 	.word	0x00010007

0800248c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002498:	2317      	movs	r3, #23
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	223c      	movs	r2, #60	@ 0x3c
 80024a4:	5c9b      	ldrb	r3, [r3, r2]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d101      	bne.n	80024ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e0e5      	b.n	800267a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	223c      	movs	r2, #60	@ 0x3c
 80024b2:	2101      	movs	r1, #1
 80024b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b14      	cmp	r3, #20
 80024ba:	d900      	bls.n	80024be <HAL_TIM_PWM_ConfigChannel+0x32>
 80024bc:	e0d1      	b.n	8002662 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	009a      	lsls	r2, r3, #2
 80024c2:	4b70      	ldr	r3, [pc, #448]	@ (8002684 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80024c4:	18d3      	adds	r3, r2, r3
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	0011      	movs	r1, r2
 80024d2:	0018      	movs	r0, r3
 80024d4:	f000 fa3e 	bl	8002954 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	699a      	ldr	r2, [r3, #24]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2108      	movs	r1, #8
 80024e4:	430a      	orrs	r2, r1
 80024e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699a      	ldr	r2, [r3, #24]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2104      	movs	r1, #4
 80024f4:	438a      	bics	r2, r1
 80024f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6999      	ldr	r1, [r3, #24]
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	619a      	str	r2, [r3, #24]
      break;
 800250a:	e0af      	b.n	800266c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	0011      	movs	r1, r2
 8002514:	0018      	movs	r0, r3
 8002516:	f000 faa7 	bl	8002a68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	699a      	ldr	r2, [r3, #24]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2180      	movs	r1, #128	@ 0x80
 8002526:	0109      	lsls	r1, r1, #4
 8002528:	430a      	orrs	r2, r1
 800252a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699a      	ldr	r2, [r3, #24]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4954      	ldr	r1, [pc, #336]	@ (8002688 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002538:	400a      	ands	r2, r1
 800253a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6999      	ldr	r1, [r3, #24]
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	021a      	lsls	r2, r3, #8
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	619a      	str	r2, [r3, #24]
      break;
 8002550:	e08c      	b.n	800266c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	0011      	movs	r1, r2
 800255a:	0018      	movs	r0, r3
 800255c:	f000 fb08 	bl	8002b70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	69da      	ldr	r2, [r3, #28]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2108      	movs	r1, #8
 800256c:	430a      	orrs	r2, r1
 800256e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	69da      	ldr	r2, [r3, #28]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2104      	movs	r1, #4
 800257c:	438a      	bics	r2, r1
 800257e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69d9      	ldr	r1, [r3, #28]
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	691a      	ldr	r2, [r3, #16]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	61da      	str	r2, [r3, #28]
      break;
 8002592:	e06b      	b.n	800266c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	0011      	movs	r1, r2
 800259c:	0018      	movs	r0, r3
 800259e:	f000 fb6f 	bl	8002c80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	69da      	ldr	r2, [r3, #28]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2180      	movs	r1, #128	@ 0x80
 80025ae:	0109      	lsls	r1, r1, #4
 80025b0:	430a      	orrs	r2, r1
 80025b2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	69da      	ldr	r2, [r3, #28]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4932      	ldr	r1, [pc, #200]	@ (8002688 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80025c0:	400a      	ands	r2, r1
 80025c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	69d9      	ldr	r1, [r3, #28]
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	021a      	lsls	r2, r3, #8
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	61da      	str	r2, [r3, #28]
      break;
 80025d8:	e048      	b.n	800266c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	0011      	movs	r1, r2
 80025e2:	0018      	movs	r0, r3
 80025e4:	f000 fbb6 	bl	8002d54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2108      	movs	r1, #8
 80025f4:	430a      	orrs	r2, r1
 80025f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2104      	movs	r1, #4
 8002604:	438a      	bics	r2, r1
 8002606:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800261a:	e027      	b.n	800266c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	0011      	movs	r1, r2
 8002624:	0018      	movs	r0, r3
 8002626:	f000 fbf5 	bl	8002e14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	0109      	lsls	r1, r1, #4
 8002638:	430a      	orrs	r2, r1
 800263a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4910      	ldr	r1, [pc, #64]	@ (8002688 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002648:	400a      	ands	r2, r1
 800264a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	021a      	lsls	r2, r3, #8
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	430a      	orrs	r2, r1
 800265e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002660:	e004      	b.n	800266c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002662:	2317      	movs	r3, #23
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	2201      	movs	r2, #1
 8002668:	701a      	strb	r2, [r3, #0]
      break;
 800266a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	223c      	movs	r2, #60	@ 0x3c
 8002670:	2100      	movs	r1, #0
 8002672:	5499      	strb	r1, [r3, r2]

  return status;
 8002674:	2317      	movs	r3, #23
 8002676:	18fb      	adds	r3, r7, r3
 8002678:	781b      	ldrb	r3, [r3, #0]
}
 800267a:	0018      	movs	r0, r3
 800267c:	46bd      	mov	sp, r7
 800267e:	b006      	add	sp, #24
 8002680:	bd80      	pop	{r7, pc}
 8002682:	46c0      	nop			@ (mov r8, r8)
 8002684:	08004180 	.word	0x08004180
 8002688:	fffffbff 	.word	0xfffffbff

0800268c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002696:	230f      	movs	r3, #15
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	2200      	movs	r2, #0
 800269c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	223c      	movs	r2, #60	@ 0x3c
 80026a2:	5c9b      	ldrb	r3, [r3, r2]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_TIM_ConfigClockSource+0x20>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e0bc      	b.n	8002826 <HAL_TIM_ConfigClockSource+0x19a>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	223c      	movs	r2, #60	@ 0x3c
 80026b0:	2101      	movs	r1, #1
 80026b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	223d      	movs	r2, #61	@ 0x3d
 80026b8:	2102      	movs	r1, #2
 80026ba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	4a5a      	ldr	r2, [pc, #360]	@ (8002830 <HAL_TIM_ConfigClockSource+0x1a4>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	4a59      	ldr	r2, [pc, #356]	@ (8002834 <HAL_TIM_ConfigClockSource+0x1a8>)
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2280      	movs	r2, #128	@ 0x80
 80026e2:	0192      	lsls	r2, r2, #6
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d040      	beq.n	800276a <HAL_TIM_ConfigClockSource+0xde>
 80026e8:	2280      	movs	r2, #128	@ 0x80
 80026ea:	0192      	lsls	r2, r2, #6
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d900      	bls.n	80026f2 <HAL_TIM_ConfigClockSource+0x66>
 80026f0:	e088      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 80026f2:	2280      	movs	r2, #128	@ 0x80
 80026f4:	0152      	lsls	r2, r2, #5
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d100      	bne.n	80026fc <HAL_TIM_ConfigClockSource+0x70>
 80026fa:	e088      	b.n	800280e <HAL_TIM_ConfigClockSource+0x182>
 80026fc:	2280      	movs	r2, #128	@ 0x80
 80026fe:	0152      	lsls	r2, r2, #5
 8002700:	4293      	cmp	r3, r2
 8002702:	d900      	bls.n	8002706 <HAL_TIM_ConfigClockSource+0x7a>
 8002704:	e07e      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 8002706:	2b70      	cmp	r3, #112	@ 0x70
 8002708:	d018      	beq.n	800273c <HAL_TIM_ConfigClockSource+0xb0>
 800270a:	d900      	bls.n	800270e <HAL_TIM_ConfigClockSource+0x82>
 800270c:	e07a      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 800270e:	2b60      	cmp	r3, #96	@ 0x60
 8002710:	d04f      	beq.n	80027b2 <HAL_TIM_ConfigClockSource+0x126>
 8002712:	d900      	bls.n	8002716 <HAL_TIM_ConfigClockSource+0x8a>
 8002714:	e076      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 8002716:	2b50      	cmp	r3, #80	@ 0x50
 8002718:	d03b      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x106>
 800271a:	d900      	bls.n	800271e <HAL_TIM_ConfigClockSource+0x92>
 800271c:	e072      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 800271e:	2b40      	cmp	r3, #64	@ 0x40
 8002720:	d057      	beq.n	80027d2 <HAL_TIM_ConfigClockSource+0x146>
 8002722:	d900      	bls.n	8002726 <HAL_TIM_ConfigClockSource+0x9a>
 8002724:	e06e      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 8002726:	2b30      	cmp	r3, #48	@ 0x30
 8002728:	d063      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x166>
 800272a:	d86b      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 800272c:	2b20      	cmp	r3, #32
 800272e:	d060      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x166>
 8002730:	d868      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
 8002732:	2b00      	cmp	r3, #0
 8002734:	d05d      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x166>
 8002736:	2b10      	cmp	r3, #16
 8002738:	d05b      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x166>
 800273a:	e063      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800274c:	f000 fc42 	bl	8002fd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2277      	movs	r2, #119	@ 0x77
 800275c:	4313      	orrs	r3, r2
 800275e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	609a      	str	r2, [r3, #8]
      break;
 8002768:	e052      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800277a:	f000 fc2b 	bl	8002fd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2180      	movs	r1, #128	@ 0x80
 800278a:	01c9      	lsls	r1, r1, #7
 800278c:	430a      	orrs	r2, r1
 800278e:	609a      	str	r2, [r3, #8]
      break;
 8002790:	e03e      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800279e:	001a      	movs	r2, r3
 80027a0:	f000 fb9c 	bl	8002edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2150      	movs	r1, #80	@ 0x50
 80027aa:	0018      	movs	r0, r3
 80027ac:	f000 fbf6 	bl	8002f9c <TIM_ITRx_SetConfig>
      break;
 80027b0:	e02e      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027be:	001a      	movs	r2, r3
 80027c0:	f000 fbba 	bl	8002f38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2160      	movs	r1, #96	@ 0x60
 80027ca:	0018      	movs	r0, r3
 80027cc:	f000 fbe6 	bl	8002f9c <TIM_ITRx_SetConfig>
      break;
 80027d0:	e01e      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027de:	001a      	movs	r2, r3
 80027e0:	f000 fb7c 	bl	8002edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2140      	movs	r1, #64	@ 0x40
 80027ea:	0018      	movs	r0, r3
 80027ec:	f000 fbd6 	bl	8002f9c <TIM_ITRx_SetConfig>
      break;
 80027f0:	e00e      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	0019      	movs	r1, r3
 80027fc:	0010      	movs	r0, r2
 80027fe:	f000 fbcd 	bl	8002f9c <TIM_ITRx_SetConfig>
      break;
 8002802:	e005      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002804:	230f      	movs	r3, #15
 8002806:	18fb      	adds	r3, r7, r3
 8002808:	2201      	movs	r2, #1
 800280a:	701a      	strb	r2, [r3, #0]
      break;
 800280c:	e000      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800280e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	223d      	movs	r2, #61	@ 0x3d
 8002814:	2101      	movs	r1, #1
 8002816:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	223c      	movs	r2, #60	@ 0x3c
 800281c:	2100      	movs	r1, #0
 800281e:	5499      	strb	r1, [r3, r2]

  return status;
 8002820:	230f      	movs	r3, #15
 8002822:	18fb      	adds	r3, r7, r3
 8002824:	781b      	ldrb	r3, [r3, #0]
}
 8002826:	0018      	movs	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	b004      	add	sp, #16
 800282c:	bd80      	pop	{r7, pc}
 800282e:	46c0      	nop			@ (mov r8, r8)
 8002830:	ffceff88 	.word	0xffceff88
 8002834:	ffff00ff 	.word	0xffff00ff

08002838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a3b      	ldr	r2, [pc, #236]	@ (8002938 <TIM_Base_SetConfig+0x100>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d008      	beq.n	8002862 <TIM_Base_SetConfig+0x2a>
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	2380      	movs	r3, #128	@ 0x80
 8002854:	05db      	lsls	r3, r3, #23
 8002856:	429a      	cmp	r2, r3
 8002858:	d003      	beq.n	8002862 <TIM_Base_SetConfig+0x2a>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a37      	ldr	r2, [pc, #220]	@ (800293c <TIM_Base_SetConfig+0x104>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d108      	bne.n	8002874 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2270      	movs	r2, #112	@ 0x70
 8002866:	4393      	bics	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	4313      	orrs	r3, r2
 8002872:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a30      	ldr	r2, [pc, #192]	@ (8002938 <TIM_Base_SetConfig+0x100>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d018      	beq.n	80028ae <TIM_Base_SetConfig+0x76>
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	2380      	movs	r3, #128	@ 0x80
 8002880:	05db      	lsls	r3, r3, #23
 8002882:	429a      	cmp	r2, r3
 8002884:	d013      	beq.n	80028ae <TIM_Base_SetConfig+0x76>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a2c      	ldr	r2, [pc, #176]	@ (800293c <TIM_Base_SetConfig+0x104>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d00f      	beq.n	80028ae <TIM_Base_SetConfig+0x76>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a2b      	ldr	r2, [pc, #172]	@ (8002940 <TIM_Base_SetConfig+0x108>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d00b      	beq.n	80028ae <TIM_Base_SetConfig+0x76>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a2a      	ldr	r2, [pc, #168]	@ (8002944 <TIM_Base_SetConfig+0x10c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d007      	beq.n	80028ae <TIM_Base_SetConfig+0x76>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a29      	ldr	r2, [pc, #164]	@ (8002948 <TIM_Base_SetConfig+0x110>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d003      	beq.n	80028ae <TIM_Base_SetConfig+0x76>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a28      	ldr	r2, [pc, #160]	@ (800294c <TIM_Base_SetConfig+0x114>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d108      	bne.n	80028c0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	4a27      	ldr	r2, [pc, #156]	@ (8002950 <TIM_Base_SetConfig+0x118>)
 80028b2:	4013      	ands	r3, r2
 80028b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	4313      	orrs	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2280      	movs	r2, #128	@ 0x80
 80028c4:	4393      	bics	r3, r2
 80028c6:	001a      	movs	r2, r3
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a13      	ldr	r2, [pc, #76]	@ (8002938 <TIM_Base_SetConfig+0x100>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d00b      	beq.n	8002906 <TIM_Base_SetConfig+0xce>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a14      	ldr	r2, [pc, #80]	@ (8002944 <TIM_Base_SetConfig+0x10c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d007      	beq.n	8002906 <TIM_Base_SetConfig+0xce>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a13      	ldr	r2, [pc, #76]	@ (8002948 <TIM_Base_SetConfig+0x110>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d003      	beq.n	8002906 <TIM_Base_SetConfig+0xce>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a12      	ldr	r2, [pc, #72]	@ (800294c <TIM_Base_SetConfig+0x114>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d103      	bne.n	800290e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	691a      	ldr	r2, [r3, #16]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	2b01      	cmp	r3, #1
 800291e:	d106      	bne.n	800292e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	2201      	movs	r2, #1
 8002926:	4393      	bics	r3, r2
 8002928:	001a      	movs	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	611a      	str	r2, [r3, #16]
  }
}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	46bd      	mov	sp, r7
 8002932:	b004      	add	sp, #16
 8002934:	bd80      	pop	{r7, pc}
 8002936:	46c0      	nop			@ (mov r8, r8)
 8002938:	40012c00 	.word	0x40012c00
 800293c:	40000400 	.word	0x40000400
 8002940:	40002000 	.word	0x40002000
 8002944:	40014000 	.word	0x40014000
 8002948:	40014400 	.word	0x40014400
 800294c:	40014800 	.word	0x40014800
 8002950:	fffffcff 	.word	0xfffffcff

08002954 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	2201      	movs	r2, #1
 800296a:	4393      	bics	r3, r2
 800296c:	001a      	movs	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	4a32      	ldr	r2, [pc, #200]	@ (8002a4c <TIM_OC1_SetConfig+0xf8>)
 8002982:	4013      	ands	r3, r2
 8002984:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2203      	movs	r2, #3
 800298a:	4393      	bics	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2202      	movs	r2, #2
 800299c:	4393      	bics	r3, r2
 800299e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	697a      	ldr	r2, [r7, #20]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a28      	ldr	r2, [pc, #160]	@ (8002a50 <TIM_OC1_SetConfig+0xfc>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d00b      	beq.n	80029ca <TIM_OC1_SetConfig+0x76>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a27      	ldr	r2, [pc, #156]	@ (8002a54 <TIM_OC1_SetConfig+0x100>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d007      	beq.n	80029ca <TIM_OC1_SetConfig+0x76>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a26      	ldr	r2, [pc, #152]	@ (8002a58 <TIM_OC1_SetConfig+0x104>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d003      	beq.n	80029ca <TIM_OC1_SetConfig+0x76>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a25      	ldr	r2, [pc, #148]	@ (8002a5c <TIM_OC1_SetConfig+0x108>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d10c      	bne.n	80029e4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2208      	movs	r2, #8
 80029ce:	4393      	bics	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	2204      	movs	r2, #4
 80029e0:	4393      	bics	r3, r2
 80029e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a1a      	ldr	r2, [pc, #104]	@ (8002a50 <TIM_OC1_SetConfig+0xfc>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d00b      	beq.n	8002a04 <TIM_OC1_SetConfig+0xb0>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a19      	ldr	r2, [pc, #100]	@ (8002a54 <TIM_OC1_SetConfig+0x100>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d007      	beq.n	8002a04 <TIM_OC1_SetConfig+0xb0>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a18      	ldr	r2, [pc, #96]	@ (8002a58 <TIM_OC1_SetConfig+0x104>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d003      	beq.n	8002a04 <TIM_OC1_SetConfig+0xb0>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a17      	ldr	r2, [pc, #92]	@ (8002a5c <TIM_OC1_SetConfig+0x108>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d111      	bne.n	8002a28 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	4a16      	ldr	r2, [pc, #88]	@ (8002a60 <TIM_OC1_SetConfig+0x10c>)
 8002a08:	4013      	ands	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	4a15      	ldr	r2, [pc, #84]	@ (8002a64 <TIM_OC1_SetConfig+0x110>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	621a      	str	r2, [r3, #32]
}
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b006      	add	sp, #24
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	fffeff8f 	.word	0xfffeff8f
 8002a50:	40012c00 	.word	0x40012c00
 8002a54:	40014000 	.word	0x40014000
 8002a58:	40014400 	.word	0x40014400
 8002a5c:	40014800 	.word	0x40014800
 8002a60:	fffffeff 	.word	0xfffffeff
 8002a64:	fffffdff 	.word	0xfffffdff

08002a68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	4393      	bics	r3, r2
 8002a80:	001a      	movs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4a2e      	ldr	r2, [pc, #184]	@ (8002b50 <TIM_OC2_SetConfig+0xe8>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b54 <TIM_OC2_SetConfig+0xec>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	021b      	lsls	r3, r3, #8
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	4393      	bics	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a24      	ldr	r2, [pc, #144]	@ (8002b58 <TIM_OC2_SetConfig+0xf0>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d10d      	bne.n	8002ae6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2280      	movs	r2, #128	@ 0x80
 8002ace:	4393      	bics	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2240      	movs	r2, #64	@ 0x40
 8002ae2:	4393      	bics	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b58 <TIM_OC2_SetConfig+0xf0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d00b      	beq.n	8002b06 <TIM_OC2_SetConfig+0x9e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a1a      	ldr	r2, [pc, #104]	@ (8002b5c <TIM_OC2_SetConfig+0xf4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d007      	beq.n	8002b06 <TIM_OC2_SetConfig+0x9e>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a19      	ldr	r2, [pc, #100]	@ (8002b60 <TIM_OC2_SetConfig+0xf8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d003      	beq.n	8002b06 <TIM_OC2_SetConfig+0x9e>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a18      	ldr	r2, [pc, #96]	@ (8002b64 <TIM_OC2_SetConfig+0xfc>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d113      	bne.n	8002b2e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4a17      	ldr	r2, [pc, #92]	@ (8002b68 <TIM_OC2_SetConfig+0x100>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	4a16      	ldr	r2, [pc, #88]	@ (8002b6c <TIM_OC2_SetConfig+0x104>)
 8002b12:	4013      	ands	r3, r2
 8002b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	621a      	str	r2, [r3, #32]
}
 8002b48:	46c0      	nop			@ (mov r8, r8)
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b006      	add	sp, #24
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	feff8fff 	.word	0xfeff8fff
 8002b54:	fffffcff 	.word	0xfffffcff
 8002b58:	40012c00 	.word	0x40012c00
 8002b5c:	40014000 	.word	0x40014000
 8002b60:	40014400 	.word	0x40014400
 8002b64:	40014800 	.word	0x40014800
 8002b68:	fffffbff 	.word	0xfffffbff
 8002b6c:	fffff7ff 	.word	0xfffff7ff

08002b70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	4a33      	ldr	r2, [pc, #204]	@ (8002c54 <TIM_OC3_SetConfig+0xe4>)
 8002b86:	401a      	ands	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8002c58 <TIM_OC3_SetConfig+0xe8>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2203      	movs	r2, #3
 8002ba4:	4393      	bics	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	4a29      	ldr	r2, [pc, #164]	@ (8002c5c <TIM_OC3_SetConfig+0xec>)
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	021b      	lsls	r3, r3, #8
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a25      	ldr	r2, [pc, #148]	@ (8002c60 <TIM_OC3_SetConfig+0xf0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d10d      	bne.n	8002bea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	4a24      	ldr	r2, [pc, #144]	@ (8002c64 <TIM_OC3_SetConfig+0xf4>)
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	021b      	lsls	r3, r3, #8
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	4a20      	ldr	r2, [pc, #128]	@ (8002c68 <TIM_OC3_SetConfig+0xf8>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a1c      	ldr	r2, [pc, #112]	@ (8002c60 <TIM_OC3_SetConfig+0xf0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d00b      	beq.n	8002c0a <TIM_OC3_SetConfig+0x9a>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c6c <TIM_OC3_SetConfig+0xfc>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d007      	beq.n	8002c0a <TIM_OC3_SetConfig+0x9a>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8002c70 <TIM_OC3_SetConfig+0x100>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d003      	beq.n	8002c0a <TIM_OC3_SetConfig+0x9a>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a1b      	ldr	r2, [pc, #108]	@ (8002c74 <TIM_OC3_SetConfig+0x104>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d113      	bne.n	8002c32 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8002c78 <TIM_OC3_SetConfig+0x108>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	4a19      	ldr	r2, [pc, #100]	@ (8002c7c <TIM_OC3_SetConfig+0x10c>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	011b      	lsls	r3, r3, #4
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	621a      	str	r2, [r3, #32]
}
 8002c4c:	46c0      	nop			@ (mov r8, r8)
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b006      	add	sp, #24
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	fffffeff 	.word	0xfffffeff
 8002c58:	fffeff8f 	.word	0xfffeff8f
 8002c5c:	fffffdff 	.word	0xfffffdff
 8002c60:	40012c00 	.word	0x40012c00
 8002c64:	fffff7ff 	.word	0xfffff7ff
 8002c68:	fffffbff 	.word	0xfffffbff
 8002c6c:	40014000 	.word	0x40014000
 8002c70:	40014400 	.word	0x40014400
 8002c74:	40014800 	.word	0x40014800
 8002c78:	ffffefff 	.word	0xffffefff
 8002c7c:	ffffdfff 	.word	0xffffdfff

08002c80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	4a26      	ldr	r2, [pc, #152]	@ (8002d30 <TIM_OC4_SetConfig+0xb0>)
 8002c96:	401a      	ands	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4a22      	ldr	r2, [pc, #136]	@ (8002d34 <TIM_OC4_SetConfig+0xb4>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4a21      	ldr	r2, [pc, #132]	@ (8002d38 <TIM_OC4_SetConfig+0xb8>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	021b      	lsls	r3, r3, #8
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8002d3c <TIM_OC4_SetConfig+0xbc>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	031b      	lsls	r3, r3, #12
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a19      	ldr	r2, [pc, #100]	@ (8002d40 <TIM_OC4_SetConfig+0xc0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d00b      	beq.n	8002cf8 <TIM_OC4_SetConfig+0x78>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a18      	ldr	r2, [pc, #96]	@ (8002d44 <TIM_OC4_SetConfig+0xc4>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d007      	beq.n	8002cf8 <TIM_OC4_SetConfig+0x78>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a17      	ldr	r2, [pc, #92]	@ (8002d48 <TIM_OC4_SetConfig+0xc8>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d003      	beq.n	8002cf8 <TIM_OC4_SetConfig+0x78>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a16      	ldr	r2, [pc, #88]	@ (8002d4c <TIM_OC4_SetConfig+0xcc>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d109      	bne.n	8002d0c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4a15      	ldr	r2, [pc, #84]	@ (8002d50 <TIM_OC4_SetConfig+0xd0>)
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	695b      	ldr	r3, [r3, #20]
 8002d04:	019b      	lsls	r3, r3, #6
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	621a      	str	r2, [r3, #32]
}
 8002d26:	46c0      	nop			@ (mov r8, r8)
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b006      	add	sp, #24
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	ffffefff 	.word	0xffffefff
 8002d34:	feff8fff 	.word	0xfeff8fff
 8002d38:	fffffcff 	.word	0xfffffcff
 8002d3c:	ffffdfff 	.word	0xffffdfff
 8002d40:	40012c00 	.word	0x40012c00
 8002d44:	40014000 	.word	0x40014000
 8002d48:	40014400 	.word	0x40014400
 8002d4c:	40014800 	.word	0x40014800
 8002d50:	ffffbfff 	.word	0xffffbfff

08002d54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	4a23      	ldr	r2, [pc, #140]	@ (8002df8 <TIM_OC5_SetConfig+0xa4>)
 8002d6a:	401a      	ands	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8002dfc <TIM_OC5_SetConfig+0xa8>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4a1b      	ldr	r2, [pc, #108]	@ (8002e00 <TIM_OC5_SetConfig+0xac>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	041b      	lsls	r3, r3, #16
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a17      	ldr	r2, [pc, #92]	@ (8002e04 <TIM_OC5_SetConfig+0xb0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00b      	beq.n	8002dc2 <TIM_OC5_SetConfig+0x6e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a16      	ldr	r2, [pc, #88]	@ (8002e08 <TIM_OC5_SetConfig+0xb4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d007      	beq.n	8002dc2 <TIM_OC5_SetConfig+0x6e>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a15      	ldr	r2, [pc, #84]	@ (8002e0c <TIM_OC5_SetConfig+0xb8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d003      	beq.n	8002dc2 <TIM_OC5_SetConfig+0x6e>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a14      	ldr	r2, [pc, #80]	@ (8002e10 <TIM_OC5_SetConfig+0xbc>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d109      	bne.n	8002dd6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8002df8 <TIM_OC5_SetConfig+0xa4>)
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	021b      	lsls	r3, r3, #8
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	621a      	str	r2, [r3, #32]
}
 8002df0:	46c0      	nop			@ (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b006      	add	sp, #24
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	fffeffff 	.word	0xfffeffff
 8002dfc:	fffeff8f 	.word	0xfffeff8f
 8002e00:	fffdffff 	.word	0xfffdffff
 8002e04:	40012c00 	.word	0x40012c00
 8002e08:	40014000 	.word	0x40014000
 8002e0c:	40014400 	.word	0x40014400
 8002e10:	40014800 	.word	0x40014800

08002e14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4a24      	ldr	r2, [pc, #144]	@ (8002ebc <TIM_OC6_SetConfig+0xa8>)
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4a20      	ldr	r2, [pc, #128]	@ (8002ec0 <TIM_OC6_SetConfig+0xac>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	021b      	lsls	r3, r3, #8
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	4a1c      	ldr	r2, [pc, #112]	@ (8002ec4 <TIM_OC6_SetConfig+0xb0>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	051b      	lsls	r3, r3, #20
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a18      	ldr	r2, [pc, #96]	@ (8002ec8 <TIM_OC6_SetConfig+0xb4>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d00b      	beq.n	8002e84 <TIM_OC6_SetConfig+0x70>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a17      	ldr	r2, [pc, #92]	@ (8002ecc <TIM_OC6_SetConfig+0xb8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d007      	beq.n	8002e84 <TIM_OC6_SetConfig+0x70>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a16      	ldr	r2, [pc, #88]	@ (8002ed0 <TIM_OC6_SetConfig+0xbc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d003      	beq.n	8002e84 <TIM_OC6_SetConfig+0x70>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a15      	ldr	r2, [pc, #84]	@ (8002ed4 <TIM_OC6_SetConfig+0xc0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d109      	bne.n	8002e98 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	4a14      	ldr	r2, [pc, #80]	@ (8002ed8 <TIM_OC6_SetConfig+0xc4>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	029b      	lsls	r3, r3, #10
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	621a      	str	r2, [r3, #32]
}
 8002eb2:	46c0      	nop			@ (mov r8, r8)
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	b006      	add	sp, #24
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	46c0      	nop			@ (mov r8, r8)
 8002ebc:	ffefffff 	.word	0xffefffff
 8002ec0:	feff8fff 	.word	0xfeff8fff
 8002ec4:	ffdfffff 	.word	0xffdfffff
 8002ec8:	40012c00 	.word	0x40012c00
 8002ecc:	40014000 	.word	0x40014000
 8002ed0:	40014400 	.word	0x40014400
 8002ed4:	40014800 	.word	0x40014800
 8002ed8:	fffbffff 	.word	0xfffbffff

08002edc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	4393      	bics	r3, r2
 8002ef6:	001a      	movs	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	22f0      	movs	r2, #240	@ 0xf0
 8002f06:	4393      	bics	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	220a      	movs	r2, #10
 8002f18:	4393      	bics	r3, r2
 8002f1a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	621a      	str	r2, [r3, #32]
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b006      	add	sp, #24
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	2210      	movs	r2, #16
 8002f50:	4393      	bics	r3, r2
 8002f52:	001a      	movs	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	4a0d      	ldr	r2, [pc, #52]	@ (8002f98 <TIM_TI2_ConfigInputStage+0x60>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	031b      	lsls	r3, r3, #12
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	22a0      	movs	r2, #160	@ 0xa0
 8002f74:	4393      	bics	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	621a      	str	r2, [r3, #32]
}
 8002f8e:	46c0      	nop			@ (mov r8, r8)
 8002f90:	46bd      	mov	sp, r7
 8002f92:	b006      	add	sp, #24
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	46c0      	nop			@ (mov r8, r8)
 8002f98:	ffff0fff 	.word	0xffff0fff

08002f9c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4a08      	ldr	r2, [pc, #32]	@ (8002fd0 <TIM_ITRx_SetConfig+0x34>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	2207      	movs	r2, #7
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	609a      	str	r2, [r3, #8]
}
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b004      	add	sp, #16
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			@ (mov r8, r8)
 8002fd0:	ffcfff8f 	.word	0xffcfff8f

08002fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
 8002fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	4a09      	ldr	r2, [pc, #36]	@ (8003010 <TIM_ETR_SetConfig+0x3c>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	021a      	lsls	r2, r3, #8
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	609a      	str	r2, [r3, #8]
}
 8003008:	46c0      	nop			@ (mov r8, r8)
 800300a:	46bd      	mov	sp, r7
 800300c:	b006      	add	sp, #24
 800300e:	bd80      	pop	{r7, pc}
 8003010:	ffff00ff 	.word	0xffff00ff

08003014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	221f      	movs	r2, #31
 8003024:	4013      	ands	r3, r2
 8003026:	2201      	movs	r2, #1
 8003028:	409a      	lsls	r2, r3
 800302a:	0013      	movs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	43d2      	mvns	r2, r2
 8003036:	401a      	ands	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6a1a      	ldr	r2, [r3, #32]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	211f      	movs	r1, #31
 8003044:	400b      	ands	r3, r1
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4099      	lsls	r1, r3
 800304a:	000b      	movs	r3, r1
 800304c:	431a      	orrs	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	621a      	str	r2, [r3, #32]
}
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	46bd      	mov	sp, r7
 8003056:	b006      	add	sp, #24
 8003058:	bd80      	pop	{r7, pc}
	...

0800305c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	223c      	movs	r2, #60	@ 0x3c
 800306a:	5c9b      	ldrb	r3, [r3, r2]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003070:	2302      	movs	r3, #2
 8003072:	e055      	b.n	8003120 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	223c      	movs	r2, #60	@ 0x3c
 8003078:	2101      	movs	r1, #1
 800307a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	223d      	movs	r2, #61	@ 0x3d
 8003080:	2102      	movs	r1, #2
 8003082:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a23      	ldr	r2, [pc, #140]	@ (8003128 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d108      	bne.n	80030b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a22      	ldr	r2, [pc, #136]	@ (800312c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2270      	movs	r2, #112	@ 0x70
 80030b4:	4393      	bics	r3, r2
 80030b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	4313      	orrs	r3, r2
 80030c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a16      	ldr	r2, [pc, #88]	@ (8003128 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d00f      	beq.n	80030f4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	2380      	movs	r3, #128	@ 0x80
 80030da:	05db      	lsls	r3, r3, #23
 80030dc:	429a      	cmp	r2, r3
 80030de:	d009      	beq.n	80030f4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a12      	ldr	r2, [pc, #72]	@ (8003130 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d004      	beq.n	80030f4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a11      	ldr	r2, [pc, #68]	@ (8003134 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d10c      	bne.n	800310e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2280      	movs	r2, #128	@ 0x80
 80030f8:	4393      	bics	r3, r2
 80030fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	4313      	orrs	r3, r2
 8003104:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	223d      	movs	r2, #61	@ 0x3d
 8003112:	2101      	movs	r1, #1
 8003114:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	223c      	movs	r2, #60	@ 0x3c
 800311a:	2100      	movs	r1, #0
 800311c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	0018      	movs	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	b004      	add	sp, #16
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40012c00 	.word	0x40012c00
 800312c:	ff0fffff 	.word	0xff0fffff
 8003130:	40000400 	.word	0x40000400
 8003134:	40014000 	.word	0x40014000

08003138 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e046      	b.n	80031d8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2288      	movs	r2, #136	@ 0x88
 800314e:	589b      	ldr	r3, [r3, r2]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d107      	bne.n	8003164 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2284      	movs	r2, #132	@ 0x84
 8003158:	2100      	movs	r1, #0
 800315a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	0018      	movs	r0, r3
 8003160:	f7fd fd76 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2288      	movs	r2, #136	@ 0x88
 8003168:	2124      	movs	r1, #36	@ 0x24
 800316a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2101      	movs	r1, #1
 8003178:	438a      	bics	r2, r1
 800317a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	0018      	movs	r0, r3
 8003188:	f000 fb8e 	bl	80038a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	0018      	movs	r0, r3
 8003190:	f000 f8cc 	bl	800332c <UART_SetConfig>
 8003194:	0003      	movs	r3, r0
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e01c      	b.n	80031d8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	490d      	ldr	r1, [pc, #52]	@ (80031e0 <HAL_UART_Init+0xa8>)
 80031aa:	400a      	ands	r2, r1
 80031ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	212a      	movs	r1, #42	@ 0x2a
 80031ba:	438a      	bics	r2, r1
 80031bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2101      	movs	r1, #1
 80031ca:	430a      	orrs	r2, r1
 80031cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	0018      	movs	r0, r3
 80031d2:	f000 fc1d 	bl	8003a10 <UART_CheckIdleState>
 80031d6:	0003      	movs	r3, r0
}
 80031d8:	0018      	movs	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	b002      	add	sp, #8
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	ffffb7ff 	.word	0xffffb7ff

080031e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08a      	sub	sp, #40	@ 0x28
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	603b      	str	r3, [r7, #0]
 80031f0:	1dbb      	adds	r3, r7, #6
 80031f2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2288      	movs	r2, #136	@ 0x88
 80031f8:	589b      	ldr	r3, [r3, r2]
 80031fa:	2b20      	cmp	r3, #32
 80031fc:	d000      	beq.n	8003200 <HAL_UART_Transmit+0x1c>
 80031fe:	e090      	b.n	8003322 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_UART_Transmit+0x2a>
 8003206:	1dbb      	adds	r3, r7, #6
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e088      	b.n	8003324 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	2380      	movs	r3, #128	@ 0x80
 8003218:	015b      	lsls	r3, r3, #5
 800321a:	429a      	cmp	r2, r3
 800321c:	d109      	bne.n	8003232 <HAL_UART_Transmit+0x4e>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d105      	bne.n	8003232 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2201      	movs	r2, #1
 800322a:	4013      	ands	r3, r2
 800322c:	d001      	beq.n	8003232 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e078      	b.n	8003324 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2290      	movs	r2, #144	@ 0x90
 8003236:	2100      	movs	r1, #0
 8003238:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2288      	movs	r2, #136	@ 0x88
 800323e:	2121      	movs	r1, #33	@ 0x21
 8003240:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003242:	f7fd fe73 	bl	8000f2c <HAL_GetTick>
 8003246:	0003      	movs	r3, r0
 8003248:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1dba      	adds	r2, r7, #6
 800324e:	2154      	movs	r1, #84	@ 0x54
 8003250:	8812      	ldrh	r2, [r2, #0]
 8003252:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	1dba      	adds	r2, r7, #6
 8003258:	2156      	movs	r1, #86	@ 0x56
 800325a:	8812      	ldrh	r2, [r2, #0]
 800325c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	2380      	movs	r3, #128	@ 0x80
 8003264:	015b      	lsls	r3, r3, #5
 8003266:	429a      	cmp	r2, r3
 8003268:	d108      	bne.n	800327c <HAL_UART_Transmit+0x98>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d104      	bne.n	800327c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003272:	2300      	movs	r3, #0
 8003274:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	61bb      	str	r3, [r7, #24]
 800327a:	e003      	b.n	8003284 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003280:	2300      	movs	r3, #0
 8003282:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003284:	e030      	b.n	80032e8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	0013      	movs	r3, r2
 8003290:	2200      	movs	r2, #0
 8003292:	2180      	movs	r1, #128	@ 0x80
 8003294:	f000 fc66 	bl	8003b64 <UART_WaitOnFlagUntilTimeout>
 8003298:	1e03      	subs	r3, r0, #0
 800329a:	d005      	beq.n	80032a8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2288      	movs	r2, #136	@ 0x88
 80032a0:	2120      	movs	r1, #32
 80032a2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e03d      	b.n	8003324 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10b      	bne.n	80032c6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	001a      	movs	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	05d2      	lsls	r2, r2, #23
 80032ba:	0dd2      	lsrs	r2, r2, #23
 80032bc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	3302      	adds	r3, #2
 80032c2:	61bb      	str	r3, [r7, #24]
 80032c4:	e007      	b.n	80032d6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	781a      	ldrb	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	3301      	adds	r3, #1
 80032d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2256      	movs	r2, #86	@ 0x56
 80032da:	5a9b      	ldrh	r3, [r3, r2]
 80032dc:	b29b      	uxth	r3, r3
 80032de:	3b01      	subs	r3, #1
 80032e0:	b299      	uxth	r1, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2256      	movs	r2, #86	@ 0x56
 80032e6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2256      	movs	r2, #86	@ 0x56
 80032ec:	5a9b      	ldrh	r3, [r3, r2]
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1c8      	bne.n	8003286 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	0013      	movs	r3, r2
 80032fe:	2200      	movs	r2, #0
 8003300:	2140      	movs	r1, #64	@ 0x40
 8003302:	f000 fc2f 	bl	8003b64 <UART_WaitOnFlagUntilTimeout>
 8003306:	1e03      	subs	r3, r0, #0
 8003308:	d005      	beq.n	8003316 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2288      	movs	r2, #136	@ 0x88
 800330e:	2120      	movs	r1, #32
 8003310:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e006      	b.n	8003324 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2288      	movs	r2, #136	@ 0x88
 800331a:	2120      	movs	r1, #32
 800331c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	e000      	b.n	8003324 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003322:	2302      	movs	r3, #2
  }
}
 8003324:	0018      	movs	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	b008      	add	sp, #32
 800332a:	bd80      	pop	{r7, pc}

0800332c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800332c:	b5b0      	push	{r4, r5, r7, lr}
 800332e:	b090      	sub	sp, #64	@ 0x40
 8003330:	af00      	add	r7, sp, #0
 8003332:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003334:	231a      	movs	r3, #26
 8003336:	2220      	movs	r2, #32
 8003338:	189b      	adds	r3, r3, r2
 800333a:	19db      	adds	r3, r3, r7
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	431a      	orrs	r2, r3
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	431a      	orrs	r2, r3
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	4313      	orrs	r3, r2
 8003356:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4aaf      	ldr	r2, [pc, #700]	@ (800361c <UART_SetConfig+0x2f0>)
 8003360:	4013      	ands	r3, r2
 8003362:	0019      	movs	r1, r3
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800336a:	430b      	orrs	r3, r1
 800336c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	4aaa      	ldr	r2, [pc, #680]	@ (8003620 <UART_SetConfig+0x2f4>)
 8003376:	4013      	ands	r3, r2
 8003378:	0018      	movs	r0, r3
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	68d9      	ldr	r1, [r3, #12]
 800337e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	0003      	movs	r3, r0
 8003384:	430b      	orrs	r3, r1
 8003386:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4aa4      	ldr	r2, [pc, #656]	@ (8003624 <UART_SetConfig+0x2f8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d004      	beq.n	80033a2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800339e:	4313      	orrs	r3, r2
 80033a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	4a9f      	ldr	r2, [pc, #636]	@ (8003628 <UART_SetConfig+0x2fc>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	0019      	movs	r1, r3
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033be:	220f      	movs	r2, #15
 80033c0:	4393      	bics	r3, r2
 80033c2:	0018      	movs	r0, r3
 80033c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	0003      	movs	r3, r0
 80033ce:	430b      	orrs	r3, r1
 80033d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a95      	ldr	r2, [pc, #596]	@ (800362c <UART_SetConfig+0x300>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d131      	bne.n	8003440 <UART_SetConfig+0x114>
 80033dc:	4b94      	ldr	r3, [pc, #592]	@ (8003630 <UART_SetConfig+0x304>)
 80033de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e0:	2203      	movs	r2, #3
 80033e2:	4013      	ands	r3, r2
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d01d      	beq.n	8003424 <UART_SetConfig+0xf8>
 80033e8:	d823      	bhi.n	8003432 <UART_SetConfig+0x106>
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d00c      	beq.n	8003408 <UART_SetConfig+0xdc>
 80033ee:	d820      	bhi.n	8003432 <UART_SetConfig+0x106>
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <UART_SetConfig+0xce>
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d00e      	beq.n	8003416 <UART_SetConfig+0xea>
 80033f8:	e01b      	b.n	8003432 <UART_SetConfig+0x106>
 80033fa:	231b      	movs	r3, #27
 80033fc:	2220      	movs	r2, #32
 80033fe:	189b      	adds	r3, r3, r2
 8003400:	19db      	adds	r3, r3, r7
 8003402:	2200      	movs	r2, #0
 8003404:	701a      	strb	r2, [r3, #0]
 8003406:	e0b4      	b.n	8003572 <UART_SetConfig+0x246>
 8003408:	231b      	movs	r3, #27
 800340a:	2220      	movs	r2, #32
 800340c:	189b      	adds	r3, r3, r2
 800340e:	19db      	adds	r3, r3, r7
 8003410:	2202      	movs	r2, #2
 8003412:	701a      	strb	r2, [r3, #0]
 8003414:	e0ad      	b.n	8003572 <UART_SetConfig+0x246>
 8003416:	231b      	movs	r3, #27
 8003418:	2220      	movs	r2, #32
 800341a:	189b      	adds	r3, r3, r2
 800341c:	19db      	adds	r3, r3, r7
 800341e:	2204      	movs	r2, #4
 8003420:	701a      	strb	r2, [r3, #0]
 8003422:	e0a6      	b.n	8003572 <UART_SetConfig+0x246>
 8003424:	231b      	movs	r3, #27
 8003426:	2220      	movs	r2, #32
 8003428:	189b      	adds	r3, r3, r2
 800342a:	19db      	adds	r3, r3, r7
 800342c:	2208      	movs	r2, #8
 800342e:	701a      	strb	r2, [r3, #0]
 8003430:	e09f      	b.n	8003572 <UART_SetConfig+0x246>
 8003432:	231b      	movs	r3, #27
 8003434:	2220      	movs	r2, #32
 8003436:	189b      	adds	r3, r3, r2
 8003438:	19db      	adds	r3, r3, r7
 800343a:	2210      	movs	r2, #16
 800343c:	701a      	strb	r2, [r3, #0]
 800343e:	e098      	b.n	8003572 <UART_SetConfig+0x246>
 8003440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a7b      	ldr	r2, [pc, #492]	@ (8003634 <UART_SetConfig+0x308>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d131      	bne.n	80034ae <UART_SetConfig+0x182>
 800344a:	4b79      	ldr	r3, [pc, #484]	@ (8003630 <UART_SetConfig+0x304>)
 800344c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344e:	220c      	movs	r2, #12
 8003450:	4013      	ands	r3, r2
 8003452:	2b0c      	cmp	r3, #12
 8003454:	d01d      	beq.n	8003492 <UART_SetConfig+0x166>
 8003456:	d823      	bhi.n	80034a0 <UART_SetConfig+0x174>
 8003458:	2b08      	cmp	r3, #8
 800345a:	d00c      	beq.n	8003476 <UART_SetConfig+0x14a>
 800345c:	d820      	bhi.n	80034a0 <UART_SetConfig+0x174>
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <UART_SetConfig+0x13c>
 8003462:	2b04      	cmp	r3, #4
 8003464:	d00e      	beq.n	8003484 <UART_SetConfig+0x158>
 8003466:	e01b      	b.n	80034a0 <UART_SetConfig+0x174>
 8003468:	231b      	movs	r3, #27
 800346a:	2220      	movs	r2, #32
 800346c:	189b      	adds	r3, r3, r2
 800346e:	19db      	adds	r3, r3, r7
 8003470:	2200      	movs	r2, #0
 8003472:	701a      	strb	r2, [r3, #0]
 8003474:	e07d      	b.n	8003572 <UART_SetConfig+0x246>
 8003476:	231b      	movs	r3, #27
 8003478:	2220      	movs	r2, #32
 800347a:	189b      	adds	r3, r3, r2
 800347c:	19db      	adds	r3, r3, r7
 800347e:	2202      	movs	r2, #2
 8003480:	701a      	strb	r2, [r3, #0]
 8003482:	e076      	b.n	8003572 <UART_SetConfig+0x246>
 8003484:	231b      	movs	r3, #27
 8003486:	2220      	movs	r2, #32
 8003488:	189b      	adds	r3, r3, r2
 800348a:	19db      	adds	r3, r3, r7
 800348c:	2204      	movs	r2, #4
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	e06f      	b.n	8003572 <UART_SetConfig+0x246>
 8003492:	231b      	movs	r3, #27
 8003494:	2220      	movs	r2, #32
 8003496:	189b      	adds	r3, r3, r2
 8003498:	19db      	adds	r3, r3, r7
 800349a:	2208      	movs	r2, #8
 800349c:	701a      	strb	r2, [r3, #0]
 800349e:	e068      	b.n	8003572 <UART_SetConfig+0x246>
 80034a0:	231b      	movs	r3, #27
 80034a2:	2220      	movs	r2, #32
 80034a4:	189b      	adds	r3, r3, r2
 80034a6:	19db      	adds	r3, r3, r7
 80034a8:	2210      	movs	r2, #16
 80034aa:	701a      	strb	r2, [r3, #0]
 80034ac:	e061      	b.n	8003572 <UART_SetConfig+0x246>
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a61      	ldr	r2, [pc, #388]	@ (8003638 <UART_SetConfig+0x30c>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d106      	bne.n	80034c6 <UART_SetConfig+0x19a>
 80034b8:	231b      	movs	r3, #27
 80034ba:	2220      	movs	r2, #32
 80034bc:	189b      	adds	r3, r3, r2
 80034be:	19db      	adds	r3, r3, r7
 80034c0:	2200      	movs	r2, #0
 80034c2:	701a      	strb	r2, [r3, #0]
 80034c4:	e055      	b.n	8003572 <UART_SetConfig+0x246>
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a5c      	ldr	r2, [pc, #368]	@ (800363c <UART_SetConfig+0x310>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d106      	bne.n	80034de <UART_SetConfig+0x1b2>
 80034d0:	231b      	movs	r3, #27
 80034d2:	2220      	movs	r2, #32
 80034d4:	189b      	adds	r3, r3, r2
 80034d6:	19db      	adds	r3, r3, r7
 80034d8:	2200      	movs	r2, #0
 80034da:	701a      	strb	r2, [r3, #0]
 80034dc:	e049      	b.n	8003572 <UART_SetConfig+0x246>
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a50      	ldr	r2, [pc, #320]	@ (8003624 <UART_SetConfig+0x2f8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d13e      	bne.n	8003566 <UART_SetConfig+0x23a>
 80034e8:	4b51      	ldr	r3, [pc, #324]	@ (8003630 <UART_SetConfig+0x304>)
 80034ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034ec:	23c0      	movs	r3, #192	@ 0xc0
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	4013      	ands	r3, r2
 80034f2:	22c0      	movs	r2, #192	@ 0xc0
 80034f4:	0112      	lsls	r2, r2, #4
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d027      	beq.n	800354a <UART_SetConfig+0x21e>
 80034fa:	22c0      	movs	r2, #192	@ 0xc0
 80034fc:	0112      	lsls	r2, r2, #4
 80034fe:	4293      	cmp	r3, r2
 8003500:	d82a      	bhi.n	8003558 <UART_SetConfig+0x22c>
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	4293      	cmp	r3, r2
 8003508:	d011      	beq.n	800352e <UART_SetConfig+0x202>
 800350a:	2280      	movs	r2, #128	@ 0x80
 800350c:	0112      	lsls	r2, r2, #4
 800350e:	4293      	cmp	r3, r2
 8003510:	d822      	bhi.n	8003558 <UART_SetConfig+0x22c>
 8003512:	2b00      	cmp	r3, #0
 8003514:	d004      	beq.n	8003520 <UART_SetConfig+0x1f4>
 8003516:	2280      	movs	r2, #128	@ 0x80
 8003518:	00d2      	lsls	r2, r2, #3
 800351a:	4293      	cmp	r3, r2
 800351c:	d00e      	beq.n	800353c <UART_SetConfig+0x210>
 800351e:	e01b      	b.n	8003558 <UART_SetConfig+0x22c>
 8003520:	231b      	movs	r3, #27
 8003522:	2220      	movs	r2, #32
 8003524:	189b      	adds	r3, r3, r2
 8003526:	19db      	adds	r3, r3, r7
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]
 800352c:	e021      	b.n	8003572 <UART_SetConfig+0x246>
 800352e:	231b      	movs	r3, #27
 8003530:	2220      	movs	r2, #32
 8003532:	189b      	adds	r3, r3, r2
 8003534:	19db      	adds	r3, r3, r7
 8003536:	2202      	movs	r2, #2
 8003538:	701a      	strb	r2, [r3, #0]
 800353a:	e01a      	b.n	8003572 <UART_SetConfig+0x246>
 800353c:	231b      	movs	r3, #27
 800353e:	2220      	movs	r2, #32
 8003540:	189b      	adds	r3, r3, r2
 8003542:	19db      	adds	r3, r3, r7
 8003544:	2204      	movs	r2, #4
 8003546:	701a      	strb	r2, [r3, #0]
 8003548:	e013      	b.n	8003572 <UART_SetConfig+0x246>
 800354a:	231b      	movs	r3, #27
 800354c:	2220      	movs	r2, #32
 800354e:	189b      	adds	r3, r3, r2
 8003550:	19db      	adds	r3, r3, r7
 8003552:	2208      	movs	r2, #8
 8003554:	701a      	strb	r2, [r3, #0]
 8003556:	e00c      	b.n	8003572 <UART_SetConfig+0x246>
 8003558:	231b      	movs	r3, #27
 800355a:	2220      	movs	r2, #32
 800355c:	189b      	adds	r3, r3, r2
 800355e:	19db      	adds	r3, r3, r7
 8003560:	2210      	movs	r2, #16
 8003562:	701a      	strb	r2, [r3, #0]
 8003564:	e005      	b.n	8003572 <UART_SetConfig+0x246>
 8003566:	231b      	movs	r3, #27
 8003568:	2220      	movs	r2, #32
 800356a:	189b      	adds	r3, r3, r2
 800356c:	19db      	adds	r3, r3, r7
 800356e:	2210      	movs	r2, #16
 8003570:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a2b      	ldr	r2, [pc, #172]	@ (8003624 <UART_SetConfig+0x2f8>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d000      	beq.n	800357e <UART_SetConfig+0x252>
 800357c:	e0a9      	b.n	80036d2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800357e:	231b      	movs	r3, #27
 8003580:	2220      	movs	r2, #32
 8003582:	189b      	adds	r3, r3, r2
 8003584:	19db      	adds	r3, r3, r7
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	2b08      	cmp	r3, #8
 800358a:	d015      	beq.n	80035b8 <UART_SetConfig+0x28c>
 800358c:	dc18      	bgt.n	80035c0 <UART_SetConfig+0x294>
 800358e:	2b04      	cmp	r3, #4
 8003590:	d00d      	beq.n	80035ae <UART_SetConfig+0x282>
 8003592:	dc15      	bgt.n	80035c0 <UART_SetConfig+0x294>
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <UART_SetConfig+0x272>
 8003598:	2b02      	cmp	r3, #2
 800359a:	d005      	beq.n	80035a8 <UART_SetConfig+0x27c>
 800359c:	e010      	b.n	80035c0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800359e:	f7fe fc05 	bl	8001dac <HAL_RCC_GetPCLK1Freq>
 80035a2:	0003      	movs	r3, r0
 80035a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035a6:	e014      	b.n	80035d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035a8:	4b25      	ldr	r3, [pc, #148]	@ (8003640 <UART_SetConfig+0x314>)
 80035aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035ac:	e011      	b.n	80035d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ae:	f7fe fb71 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 80035b2:	0003      	movs	r3, r0
 80035b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035b6:	e00c      	b.n	80035d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035b8:	2380      	movs	r3, #128	@ 0x80
 80035ba:	021b      	lsls	r3, r3, #8
 80035bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035be:	e008      	b.n	80035d2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80035c4:	231a      	movs	r3, #26
 80035c6:	2220      	movs	r2, #32
 80035c8:	189b      	adds	r3, r3, r2
 80035ca:	19db      	adds	r3, r3, r7
 80035cc:	2201      	movs	r2, #1
 80035ce:	701a      	strb	r2, [r3, #0]
        break;
 80035d0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d100      	bne.n	80035da <UART_SetConfig+0x2ae>
 80035d8:	e14b      	b.n	8003872 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035de:	4b19      	ldr	r3, [pc, #100]	@ (8003644 <UART_SetConfig+0x318>)
 80035e0:	0052      	lsls	r2, r2, #1
 80035e2:	5ad3      	ldrh	r3, [r2, r3]
 80035e4:	0019      	movs	r1, r3
 80035e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80035e8:	f7fc fd8c 	bl	8000104 <__udivsi3>
 80035ec:	0003      	movs	r3, r0
 80035ee:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	0013      	movs	r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	189b      	adds	r3, r3, r2
 80035fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d305      	bcc.n	800360c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003606:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003608:	429a      	cmp	r2, r3
 800360a:	d91d      	bls.n	8003648 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800360c:	231a      	movs	r3, #26
 800360e:	2220      	movs	r2, #32
 8003610:	189b      	adds	r3, r3, r2
 8003612:	19db      	adds	r3, r3, r7
 8003614:	2201      	movs	r2, #1
 8003616:	701a      	strb	r2, [r3, #0]
 8003618:	e12b      	b.n	8003872 <UART_SetConfig+0x546>
 800361a:	46c0      	nop			@ (mov r8, r8)
 800361c:	cfff69f3 	.word	0xcfff69f3
 8003620:	ffffcfff 	.word	0xffffcfff
 8003624:	40008000 	.word	0x40008000
 8003628:	11fff4ff 	.word	0x11fff4ff
 800362c:	40013800 	.word	0x40013800
 8003630:	40021000 	.word	0x40021000
 8003634:	40004400 	.word	0x40004400
 8003638:	40004800 	.word	0x40004800
 800363c:	40004c00 	.word	0x40004c00
 8003640:	00f42400 	.word	0x00f42400
 8003644:	080041d4 	.word	0x080041d4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800364a:	61bb      	str	r3, [r7, #24]
 800364c:	2300      	movs	r3, #0
 800364e:	61fb      	str	r3, [r7, #28]
 8003650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003652:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003654:	4b92      	ldr	r3, [pc, #584]	@ (80038a0 <UART_SetConfig+0x574>)
 8003656:	0052      	lsls	r2, r2, #1
 8003658:	5ad3      	ldrh	r3, [r2, r3]
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	2300      	movs	r3, #0
 800365e:	617b      	str	r3, [r7, #20]
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	69b8      	ldr	r0, [r7, #24]
 8003666:	69f9      	ldr	r1, [r7, #28]
 8003668:	f7fc fec2 	bl	80003f0 <__aeabi_uldivmod>
 800366c:	0002      	movs	r2, r0
 800366e:	000b      	movs	r3, r1
 8003670:	0e11      	lsrs	r1, r2, #24
 8003672:	021d      	lsls	r5, r3, #8
 8003674:	430d      	orrs	r5, r1
 8003676:	0214      	lsls	r4, r2, #8
 8003678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	085b      	lsrs	r3, r3, #1
 800367e:	60bb      	str	r3, [r7, #8]
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	68b8      	ldr	r0, [r7, #8]
 8003686:	68f9      	ldr	r1, [r7, #12]
 8003688:	1900      	adds	r0, r0, r4
 800368a:	4169      	adcs	r1, r5
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	603b      	str	r3, [r7, #0]
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
 8003696:	683a      	ldr	r2, [r7, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f7fc fea9 	bl	80003f0 <__aeabi_uldivmod>
 800369e:	0002      	movs	r2, r0
 80036a0:	000b      	movs	r3, r1
 80036a2:	0013      	movs	r3, r2
 80036a4:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80036a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a8:	23c0      	movs	r3, #192	@ 0xc0
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d309      	bcc.n	80036c4 <UART_SetConfig+0x398>
 80036b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036b2:	2380      	movs	r3, #128	@ 0x80
 80036b4:	035b      	lsls	r3, r3, #13
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d204      	bcs.n	80036c4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036c0:	60da      	str	r2, [r3, #12]
 80036c2:	e0d6      	b.n	8003872 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80036c4:	231a      	movs	r3, #26
 80036c6:	2220      	movs	r2, #32
 80036c8:	189b      	adds	r3, r3, r2
 80036ca:	19db      	adds	r3, r3, r7
 80036cc:	2201      	movs	r2, #1
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	e0cf      	b.n	8003872 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d4:	69da      	ldr	r2, [r3, #28]
 80036d6:	2380      	movs	r3, #128	@ 0x80
 80036d8:	021b      	lsls	r3, r3, #8
 80036da:	429a      	cmp	r2, r3
 80036dc:	d000      	beq.n	80036e0 <UART_SetConfig+0x3b4>
 80036de:	e070      	b.n	80037c2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80036e0:	231b      	movs	r3, #27
 80036e2:	2220      	movs	r2, #32
 80036e4:	189b      	adds	r3, r3, r2
 80036e6:	19db      	adds	r3, r3, r7
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d015      	beq.n	800371a <UART_SetConfig+0x3ee>
 80036ee:	dc18      	bgt.n	8003722 <UART_SetConfig+0x3f6>
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d00d      	beq.n	8003710 <UART_SetConfig+0x3e4>
 80036f4:	dc15      	bgt.n	8003722 <UART_SetConfig+0x3f6>
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d002      	beq.n	8003700 <UART_SetConfig+0x3d4>
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d005      	beq.n	800370a <UART_SetConfig+0x3de>
 80036fe:	e010      	b.n	8003722 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003700:	f7fe fb54 	bl	8001dac <HAL_RCC_GetPCLK1Freq>
 8003704:	0003      	movs	r3, r0
 8003706:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003708:	e014      	b.n	8003734 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800370a:	4b66      	ldr	r3, [pc, #408]	@ (80038a4 <UART_SetConfig+0x578>)
 800370c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800370e:	e011      	b.n	8003734 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003710:	f7fe fac0 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8003714:	0003      	movs	r3, r0
 8003716:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003718:	e00c      	b.n	8003734 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800371a:	2380      	movs	r3, #128	@ 0x80
 800371c:	021b      	lsls	r3, r3, #8
 800371e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003720:	e008      	b.n	8003734 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003722:	2300      	movs	r3, #0
 8003724:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003726:	231a      	movs	r3, #26
 8003728:	2220      	movs	r2, #32
 800372a:	189b      	adds	r3, r3, r2
 800372c:	19db      	adds	r3, r3, r7
 800372e:	2201      	movs	r2, #1
 8003730:	701a      	strb	r2, [r3, #0]
        break;
 8003732:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003736:	2b00      	cmp	r3, #0
 8003738:	d100      	bne.n	800373c <UART_SetConfig+0x410>
 800373a:	e09a      	b.n	8003872 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800373c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003740:	4b57      	ldr	r3, [pc, #348]	@ (80038a0 <UART_SetConfig+0x574>)
 8003742:	0052      	lsls	r2, r2, #1
 8003744:	5ad3      	ldrh	r3, [r2, r3]
 8003746:	0019      	movs	r1, r3
 8003748:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800374a:	f7fc fcdb 	bl	8000104 <__udivsi3>
 800374e:	0003      	movs	r3, r0
 8003750:	005a      	lsls	r2, r3, #1
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	085b      	lsrs	r3, r3, #1
 8003758:	18d2      	adds	r2, r2, r3
 800375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	0019      	movs	r1, r3
 8003760:	0010      	movs	r0, r2
 8003762:	f7fc fccf 	bl	8000104 <__udivsi3>
 8003766:	0003      	movs	r3, r0
 8003768:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800376a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376c:	2b0f      	cmp	r3, #15
 800376e:	d921      	bls.n	80037b4 <UART_SetConfig+0x488>
 8003770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003772:	2380      	movs	r3, #128	@ 0x80
 8003774:	025b      	lsls	r3, r3, #9
 8003776:	429a      	cmp	r2, r3
 8003778:	d21c      	bcs.n	80037b4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800377a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377c:	b29a      	uxth	r2, r3
 800377e:	200e      	movs	r0, #14
 8003780:	2420      	movs	r4, #32
 8003782:	1903      	adds	r3, r0, r4
 8003784:	19db      	adds	r3, r3, r7
 8003786:	210f      	movs	r1, #15
 8003788:	438a      	bics	r2, r1
 800378a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800378c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378e:	085b      	lsrs	r3, r3, #1
 8003790:	b29b      	uxth	r3, r3
 8003792:	2207      	movs	r2, #7
 8003794:	4013      	ands	r3, r2
 8003796:	b299      	uxth	r1, r3
 8003798:	1903      	adds	r3, r0, r4
 800379a:	19db      	adds	r3, r3, r7
 800379c:	1902      	adds	r2, r0, r4
 800379e:	19d2      	adds	r2, r2, r7
 80037a0:	8812      	ldrh	r2, [r2, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	1902      	adds	r2, r0, r4
 80037ac:	19d2      	adds	r2, r2, r7
 80037ae:	8812      	ldrh	r2, [r2, #0]
 80037b0:	60da      	str	r2, [r3, #12]
 80037b2:	e05e      	b.n	8003872 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80037b4:	231a      	movs	r3, #26
 80037b6:	2220      	movs	r2, #32
 80037b8:	189b      	adds	r3, r3, r2
 80037ba:	19db      	adds	r3, r3, r7
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]
 80037c0:	e057      	b.n	8003872 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80037c2:	231b      	movs	r3, #27
 80037c4:	2220      	movs	r2, #32
 80037c6:	189b      	adds	r3, r3, r2
 80037c8:	19db      	adds	r3, r3, r7
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d015      	beq.n	80037fc <UART_SetConfig+0x4d0>
 80037d0:	dc18      	bgt.n	8003804 <UART_SetConfig+0x4d8>
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d00d      	beq.n	80037f2 <UART_SetConfig+0x4c6>
 80037d6:	dc15      	bgt.n	8003804 <UART_SetConfig+0x4d8>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <UART_SetConfig+0x4b6>
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d005      	beq.n	80037ec <UART_SetConfig+0x4c0>
 80037e0:	e010      	b.n	8003804 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037e2:	f7fe fae3 	bl	8001dac <HAL_RCC_GetPCLK1Freq>
 80037e6:	0003      	movs	r3, r0
 80037e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037ea:	e014      	b.n	8003816 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037ec:	4b2d      	ldr	r3, [pc, #180]	@ (80038a4 <UART_SetConfig+0x578>)
 80037ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037f0:	e011      	b.n	8003816 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037f2:	f7fe fa4f 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 80037f6:	0003      	movs	r3, r0
 80037f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037fa:	e00c      	b.n	8003816 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037fc:	2380      	movs	r3, #128	@ 0x80
 80037fe:	021b      	lsls	r3, r3, #8
 8003800:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003802:	e008      	b.n	8003816 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003804:	2300      	movs	r3, #0
 8003806:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003808:	231a      	movs	r3, #26
 800380a:	2220      	movs	r2, #32
 800380c:	189b      	adds	r3, r3, r2
 800380e:	19db      	adds	r3, r3, r7
 8003810:	2201      	movs	r2, #1
 8003812:	701a      	strb	r2, [r3, #0]
        break;
 8003814:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003818:	2b00      	cmp	r3, #0
 800381a:	d02a      	beq.n	8003872 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003820:	4b1f      	ldr	r3, [pc, #124]	@ (80038a0 <UART_SetConfig+0x574>)
 8003822:	0052      	lsls	r2, r2, #1
 8003824:	5ad3      	ldrh	r3, [r2, r3]
 8003826:	0019      	movs	r1, r3
 8003828:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800382a:	f7fc fc6b 	bl	8000104 <__udivsi3>
 800382e:	0003      	movs	r3, r0
 8003830:	001a      	movs	r2, r3
 8003832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	085b      	lsrs	r3, r3, #1
 8003838:	18d2      	adds	r2, r2, r3
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	0019      	movs	r1, r3
 8003840:	0010      	movs	r0, r2
 8003842:	f7fc fc5f 	bl	8000104 <__udivsi3>
 8003846:	0003      	movs	r3, r0
 8003848:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800384a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384c:	2b0f      	cmp	r3, #15
 800384e:	d90a      	bls.n	8003866 <UART_SetConfig+0x53a>
 8003850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003852:	2380      	movs	r3, #128	@ 0x80
 8003854:	025b      	lsls	r3, r3, #9
 8003856:	429a      	cmp	r2, r3
 8003858:	d205      	bcs.n	8003866 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800385a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385c:	b29a      	uxth	r2, r3
 800385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	60da      	str	r2, [r3, #12]
 8003864:	e005      	b.n	8003872 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003866:	231a      	movs	r3, #26
 8003868:	2220      	movs	r2, #32
 800386a:	189b      	adds	r3, r3, r2
 800386c:	19db      	adds	r3, r3, r7
 800386e:	2201      	movs	r2, #1
 8003870:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	226a      	movs	r2, #106	@ 0x6a
 8003876:	2101      	movs	r1, #1
 8003878:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387c:	2268      	movs	r2, #104	@ 0x68
 800387e:	2101      	movs	r1, #1
 8003880:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	2200      	movs	r2, #0
 8003886:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388a:	2200      	movs	r2, #0
 800388c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800388e:	231a      	movs	r3, #26
 8003890:	2220      	movs	r2, #32
 8003892:	189b      	adds	r3, r3, r2
 8003894:	19db      	adds	r3, r3, r7
 8003896:	781b      	ldrb	r3, [r3, #0]
}
 8003898:	0018      	movs	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	b010      	add	sp, #64	@ 0x40
 800389e:	bdb0      	pop	{r4, r5, r7, pc}
 80038a0:	080041d4 	.word	0x080041d4
 80038a4:	00f42400 	.word	0x00f42400

080038a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b4:	2208      	movs	r2, #8
 80038b6:	4013      	ands	r3, r2
 80038b8:	d00b      	beq.n	80038d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	4a4a      	ldr	r2, [pc, #296]	@ (80039ec <UART_AdvFeatureConfig+0x144>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	0019      	movs	r1, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d6:	2201      	movs	r2, #1
 80038d8:	4013      	ands	r3, r2
 80038da:	d00b      	beq.n	80038f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	4a43      	ldr	r2, [pc, #268]	@ (80039f0 <UART_AdvFeatureConfig+0x148>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	0019      	movs	r1, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f8:	2202      	movs	r2, #2
 80038fa:	4013      	ands	r3, r2
 80038fc:	d00b      	beq.n	8003916 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	4a3b      	ldr	r2, [pc, #236]	@ (80039f4 <UART_AdvFeatureConfig+0x14c>)
 8003906:	4013      	ands	r3, r2
 8003908:	0019      	movs	r1, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391a:	2204      	movs	r2, #4
 800391c:	4013      	ands	r3, r2
 800391e:	d00b      	beq.n	8003938 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4a34      	ldr	r2, [pc, #208]	@ (80039f8 <UART_AdvFeatureConfig+0x150>)
 8003928:	4013      	ands	r3, r2
 800392a:	0019      	movs	r1, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393c:	2210      	movs	r2, #16
 800393e:	4013      	ands	r3, r2
 8003940:	d00b      	beq.n	800395a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	4a2c      	ldr	r2, [pc, #176]	@ (80039fc <UART_AdvFeatureConfig+0x154>)
 800394a:	4013      	ands	r3, r2
 800394c:	0019      	movs	r1, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	430a      	orrs	r2, r1
 8003958:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395e:	2220      	movs	r2, #32
 8003960:	4013      	ands	r3, r2
 8003962:	d00b      	beq.n	800397c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	4a25      	ldr	r2, [pc, #148]	@ (8003a00 <UART_AdvFeatureConfig+0x158>)
 800396c:	4013      	ands	r3, r2
 800396e:	0019      	movs	r1, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003980:	2240      	movs	r2, #64	@ 0x40
 8003982:	4013      	ands	r3, r2
 8003984:	d01d      	beq.n	80039c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	4a1d      	ldr	r2, [pc, #116]	@ (8003a04 <UART_AdvFeatureConfig+0x15c>)
 800398e:	4013      	ands	r3, r2
 8003990:	0019      	movs	r1, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	430a      	orrs	r2, r1
 800399c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039a2:	2380      	movs	r3, #128	@ 0x80
 80039a4:	035b      	lsls	r3, r3, #13
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d10b      	bne.n	80039c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	4a15      	ldr	r2, [pc, #84]	@ (8003a08 <UART_AdvFeatureConfig+0x160>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	0019      	movs	r1, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c6:	2280      	movs	r2, #128	@ 0x80
 80039c8:	4013      	ands	r3, r2
 80039ca:	d00b      	beq.n	80039e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	4a0e      	ldr	r2, [pc, #56]	@ (8003a0c <UART_AdvFeatureConfig+0x164>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	0019      	movs	r1, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	605a      	str	r2, [r3, #4]
  }
}
 80039e4:	46c0      	nop			@ (mov r8, r8)
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b002      	add	sp, #8
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	ffff7fff 	.word	0xffff7fff
 80039f0:	fffdffff 	.word	0xfffdffff
 80039f4:	fffeffff 	.word	0xfffeffff
 80039f8:	fffbffff 	.word	0xfffbffff
 80039fc:	ffffefff 	.word	0xffffefff
 8003a00:	ffffdfff 	.word	0xffffdfff
 8003a04:	ffefffff 	.word	0xffefffff
 8003a08:	ff9fffff 	.word	0xff9fffff
 8003a0c:	fff7ffff 	.word	0xfff7ffff

08003a10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b092      	sub	sp, #72	@ 0x48
 8003a14:	af02      	add	r7, sp, #8
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2290      	movs	r2, #144	@ 0x90
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a20:	f7fd fa84 	bl	8000f2c <HAL_GetTick>
 8003a24:	0003      	movs	r3, r0
 8003a26:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2208      	movs	r2, #8
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d12d      	bne.n	8003a92 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a38:	2280      	movs	r2, #128	@ 0x80
 8003a3a:	0391      	lsls	r1, r2, #14
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	4a47      	ldr	r2, [pc, #284]	@ (8003b5c <UART_CheckIdleState+0x14c>)
 8003a40:	9200      	str	r2, [sp, #0]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f000 f88e 	bl	8003b64 <UART_WaitOnFlagUntilTimeout>
 8003a48:	1e03      	subs	r3, r0, #0
 8003a4a:	d022      	beq.n	8003a92 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a50:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003a54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a56:	2301      	movs	r3, #1
 8003a58:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a5c:	f383 8810 	msr	PRIMASK, r3
}
 8003a60:	46c0      	nop			@ (mov r8, r8)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2180      	movs	r1, #128	@ 0x80
 8003a6e:	438a      	bics	r2, r1
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a78:	f383 8810 	msr	PRIMASK, r3
}
 8003a7c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2288      	movs	r2, #136	@ 0x88
 8003a82:	2120      	movs	r1, #32
 8003a84:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2284      	movs	r2, #132	@ 0x84
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e060      	b.n	8003b54 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2204      	movs	r2, #4
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b04      	cmp	r3, #4
 8003a9e:	d146      	bne.n	8003b2e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aa2:	2280      	movs	r2, #128	@ 0x80
 8003aa4:	03d1      	lsls	r1, r2, #15
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	4a2c      	ldr	r2, [pc, #176]	@ (8003b5c <UART_CheckIdleState+0x14c>)
 8003aaa:	9200      	str	r2, [sp, #0]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f000 f859 	bl	8003b64 <UART_WaitOnFlagUntilTimeout>
 8003ab2:	1e03      	subs	r3, r0, #0
 8003ab4:	d03b      	beq.n	8003b2e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8003aba:	60fb      	str	r3, [r7, #12]
  return(result);
 8003abc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	f383 8810 	msr	PRIMASK, r3
}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4922      	ldr	r1, [pc, #136]	@ (8003b60 <UART_CheckIdleState+0x150>)
 8003ad8:	400a      	ands	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ade:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f383 8810 	msr	PRIMASK, r3
}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8003aec:	61bb      	str	r3, [r7, #24]
  return(result);
 8003aee:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003af2:	2301      	movs	r3, #1
 8003af4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	f383 8810 	msr	PRIMASK, r3
}
 8003afc:	46c0      	nop			@ (mov r8, r8)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2101      	movs	r1, #1
 8003b0a:	438a      	bics	r2, r1
 8003b0c:	609a      	str	r2, [r3, #8]
 8003b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b10:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	f383 8810 	msr	PRIMASK, r3
}
 8003b18:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	228c      	movs	r2, #140	@ 0x8c
 8003b1e:	2120      	movs	r1, #32
 8003b20:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2284      	movs	r2, #132	@ 0x84
 8003b26:	2100      	movs	r1, #0
 8003b28:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e012      	b.n	8003b54 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2288      	movs	r2, #136	@ 0x88
 8003b32:	2120      	movs	r1, #32
 8003b34:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	228c      	movs	r2, #140	@ 0x8c
 8003b3a:	2120      	movs	r1, #32
 8003b3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2284      	movs	r2, #132	@ 0x84
 8003b4e:	2100      	movs	r1, #0
 8003b50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	0018      	movs	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b010      	add	sp, #64	@ 0x40
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	01ffffff 	.word	0x01ffffff
 8003b60:	fffffedf 	.word	0xfffffedf

08003b64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	1dfb      	adds	r3, r7, #7
 8003b72:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b74:	e051      	b.n	8003c1a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	d04e      	beq.n	8003c1a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7c:	f7fd f9d6 	bl	8000f2c <HAL_GetTick>
 8003b80:	0002      	movs	r2, r0
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	69ba      	ldr	r2, [r7, #24]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d302      	bcc.n	8003b92 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e051      	b.n	8003c3a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2204      	movs	r2, #4
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d03b      	beq.n	8003c1a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b80      	cmp	r3, #128	@ 0x80
 8003ba6:	d038      	beq.n	8003c1a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2b40      	cmp	r3, #64	@ 0x40
 8003bac:	d035      	beq.n	8003c1a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	2208      	movs	r2, #8
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d111      	bne.n	8003be0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2208      	movs	r2, #8
 8003bc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f000 f83c 	bl	8003c44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2290      	movs	r2, #144	@ 0x90
 8003bd0:	2108      	movs	r1, #8
 8003bd2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2284      	movs	r2, #132	@ 0x84
 8003bd8:	2100      	movs	r1, #0
 8003bda:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e02c      	b.n	8003c3a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	69da      	ldr	r2, [r3, #28]
 8003be6:	2380      	movs	r3, #128	@ 0x80
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	401a      	ands	r2, r3
 8003bec:	2380      	movs	r3, #128	@ 0x80
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d112      	bne.n	8003c1a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2280      	movs	r2, #128	@ 0x80
 8003bfa:	0112      	lsls	r2, r2, #4
 8003bfc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	0018      	movs	r0, r3
 8003c02:	f000 f81f 	bl	8003c44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2290      	movs	r2, #144	@ 0x90
 8003c0a:	2120      	movs	r1, #32
 8003c0c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2284      	movs	r2, #132	@ 0x84
 8003c12:	2100      	movs	r1, #0
 8003c14:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e00f      	b.n	8003c3a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	4013      	ands	r3, r2
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	425a      	negs	r2, r3
 8003c2a:	4153      	adcs	r3, r2
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	001a      	movs	r2, r3
 8003c30:	1dfb      	adds	r3, r7, #7
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d09e      	beq.n	8003b76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	b004      	add	sp, #16
 8003c40:	bd80      	pop	{r7, pc}
	...

08003c44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08e      	sub	sp, #56	@ 0x38
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c50:	617b      	str	r3, [r7, #20]
  return(result);
 8003c52:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c56:	2301      	movs	r3, #1
 8003c58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	f383 8810 	msr	PRIMASK, r3
}
 8003c60:	46c0      	nop			@ (mov r8, r8)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4926      	ldr	r1, [pc, #152]	@ (8003d08 <UART_EndRxTransfer+0xc4>)
 8003c6e:	400a      	ands	r2, r1
 8003c70:	601a      	str	r2, [r3, #0]
 8003c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	f383 8810 	msr	PRIMASK, r3
}
 8003c7c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8003c82:	623b      	str	r3, [r7, #32]
  return(result);
 8003c84:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c88:	2301      	movs	r3, #1
 8003c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8e:	f383 8810 	msr	PRIMASK, r3
}
 8003c92:	46c0      	nop			@ (mov r8, r8)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	491b      	ldr	r1, [pc, #108]	@ (8003d0c <UART_EndRxTransfer+0xc8>)
 8003ca0:	400a      	ands	r2, r1
 8003ca2:	609a      	str	r2, [r3, #8]
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003caa:	f383 8810 	msr	PRIMASK, r3
}
 8003cae:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d118      	bne.n	8003cea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cb8:	f3ef 8310 	mrs	r3, PRIMASK
 8003cbc:	60bb      	str	r3, [r7, #8]
  return(result);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f383 8810 	msr	PRIMASK, r3
}
 8003ccc:	46c0      	nop			@ (mov r8, r8)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2110      	movs	r1, #16
 8003cda:	438a      	bics	r2, r1
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f383 8810 	msr	PRIMASK, r3
}
 8003ce8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	228c      	movs	r2, #140	@ 0x8c
 8003cee:	2120      	movs	r1, #32
 8003cf0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003cfe:	46c0      	nop			@ (mov r8, r8)
 8003d00:	46bd      	mov	sp, r7
 8003d02:	b00e      	add	sp, #56	@ 0x38
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	46c0      	nop			@ (mov r8, r8)
 8003d08:	fffffedf 	.word	0xfffffedf
 8003d0c:	effffffe 	.word	0xeffffffe

08003d10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2284      	movs	r2, #132	@ 0x84
 8003d1c:	5c9b      	ldrb	r3, [r3, r2]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d101      	bne.n	8003d26 <HAL_UARTEx_DisableFifoMode+0x16>
 8003d22:	2302      	movs	r3, #2
 8003d24:	e027      	b.n	8003d76 <HAL_UARTEx_DisableFifoMode+0x66>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2284      	movs	r2, #132	@ 0x84
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2288      	movs	r2, #136	@ 0x88
 8003d32:	2124      	movs	r1, #36	@ 0x24
 8003d34:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2101      	movs	r1, #1
 8003d4a:	438a      	bics	r2, r1
 8003d4c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	4a0b      	ldr	r2, [pc, #44]	@ (8003d80 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2288      	movs	r2, #136	@ 0x88
 8003d68:	2120      	movs	r1, #32
 8003d6a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2284      	movs	r2, #132	@ 0x84
 8003d70:	2100      	movs	r1, #0
 8003d72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	0018      	movs	r0, r3
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	b004      	add	sp, #16
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	46c0      	nop			@ (mov r8, r8)
 8003d80:	dfffffff 	.word	0xdfffffff

08003d84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2284      	movs	r2, #132	@ 0x84
 8003d92:	5c9b      	ldrb	r3, [r3, r2]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e02e      	b.n	8003dfa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2284      	movs	r2, #132	@ 0x84
 8003da0:	2101      	movs	r1, #1
 8003da2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2288      	movs	r2, #136	@ 0x88
 8003da8:	2124      	movs	r1, #36	@ 0x24
 8003daa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2101      	movs	r1, #1
 8003dc0:	438a      	bics	r2, r1
 8003dc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	08d9      	lsrs	r1, r3, #3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	0018      	movs	r0, r3
 8003ddc:	f000 f854 	bl	8003e88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2288      	movs	r2, #136	@ 0x88
 8003dec:	2120      	movs	r1, #32
 8003dee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2284      	movs	r2, #132	@ 0x84
 8003df4:	2100      	movs	r1, #0
 8003df6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	b004      	add	sp, #16
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2284      	movs	r2, #132	@ 0x84
 8003e12:	5c9b      	ldrb	r3, [r3, r2]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e02f      	b.n	8003e7c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2284      	movs	r2, #132	@ 0x84
 8003e20:	2101      	movs	r1, #1
 8003e22:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2288      	movs	r2, #136	@ 0x88
 8003e28:	2124      	movs	r1, #36	@ 0x24
 8003e2a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2101      	movs	r1, #1
 8003e40:	438a      	bics	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	4a0e      	ldr	r2, [pc, #56]	@ (8003e84 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	0019      	movs	r1, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	430a      	orrs	r2, r1
 8003e58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	0018      	movs	r0, r3
 8003e5e:	f000 f813 	bl	8003e88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2288      	movs	r2, #136	@ 0x88
 8003e6e:	2120      	movs	r1, #32
 8003e70:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2284      	movs	r2, #132	@ 0x84
 8003e76:	2100      	movs	r1, #0
 8003e78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	b004      	add	sp, #16
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	f1ffffff 	.word	0xf1ffffff

08003e88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d108      	bne.n	8003eaa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	226a      	movs	r2, #106	@ 0x6a
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2268      	movs	r2, #104	@ 0x68
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003ea8:	e043      	b.n	8003f32 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003eaa:	260f      	movs	r6, #15
 8003eac:	19bb      	adds	r3, r7, r6
 8003eae:	2208      	movs	r2, #8
 8003eb0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003eb2:	200e      	movs	r0, #14
 8003eb4:	183b      	adds	r3, r7, r0
 8003eb6:	2208      	movs	r2, #8
 8003eb8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	0e5b      	lsrs	r3, r3, #25
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	240d      	movs	r4, #13
 8003ec6:	193b      	adds	r3, r7, r4
 8003ec8:	2107      	movs	r1, #7
 8003eca:	400a      	ands	r2, r1
 8003ecc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	0f5b      	lsrs	r3, r3, #29
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	250c      	movs	r5, #12
 8003eda:	197b      	adds	r3, r7, r5
 8003edc:	2107      	movs	r1, #7
 8003ede:	400a      	ands	r2, r1
 8003ee0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003ee2:	183b      	adds	r3, r7, r0
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	197a      	adds	r2, r7, r5
 8003ee8:	7812      	ldrb	r2, [r2, #0]
 8003eea:	4914      	ldr	r1, [pc, #80]	@ (8003f3c <UARTEx_SetNbDataToProcess+0xb4>)
 8003eec:	5c8a      	ldrb	r2, [r1, r2]
 8003eee:	435a      	muls	r2, r3
 8003ef0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003ef2:	197b      	adds	r3, r7, r5
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	4a12      	ldr	r2, [pc, #72]	@ (8003f40 <UARTEx_SetNbDataToProcess+0xb8>)
 8003ef8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003efa:	0019      	movs	r1, r3
 8003efc:	f7fc f98c 	bl	8000218 <__divsi3>
 8003f00:	0003      	movs	r3, r0
 8003f02:	b299      	uxth	r1, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	226a      	movs	r2, #106	@ 0x6a
 8003f08:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f0a:	19bb      	adds	r3, r7, r6
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	193a      	adds	r2, r7, r4
 8003f10:	7812      	ldrb	r2, [r2, #0]
 8003f12:	490a      	ldr	r1, [pc, #40]	@ (8003f3c <UARTEx_SetNbDataToProcess+0xb4>)
 8003f14:	5c8a      	ldrb	r2, [r1, r2]
 8003f16:	435a      	muls	r2, r3
 8003f18:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003f1a:	193b      	adds	r3, r7, r4
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	4a08      	ldr	r2, [pc, #32]	@ (8003f40 <UARTEx_SetNbDataToProcess+0xb8>)
 8003f20:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f22:	0019      	movs	r1, r3
 8003f24:	f7fc f978 	bl	8000218 <__divsi3>
 8003f28:	0003      	movs	r3, r0
 8003f2a:	b299      	uxth	r1, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2268      	movs	r2, #104	@ 0x68
 8003f30:	5299      	strh	r1, [r3, r2]
}
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b005      	add	sp, #20
 8003f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	080041ec 	.word	0x080041ec
 8003f40:	080041f4 	.word	0x080041f4

08003f44 <atoi>:
 8003f44:	b510      	push	{r4, lr}
 8003f46:	220a      	movs	r2, #10
 8003f48:	2100      	movs	r1, #0
 8003f4a:	f000 f88b 	bl	8004064 <strtol>
 8003f4e:	bd10      	pop	{r4, pc}

08003f50 <_strtol_l.constprop.0>:
 8003f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f52:	b085      	sub	sp, #20
 8003f54:	0017      	movs	r7, r2
 8003f56:	001e      	movs	r6, r3
 8003f58:	9003      	str	r0, [sp, #12]
 8003f5a:	9101      	str	r1, [sp, #4]
 8003f5c:	2b24      	cmp	r3, #36	@ 0x24
 8003f5e:	d844      	bhi.n	8003fea <_strtol_l.constprop.0+0x9a>
 8003f60:	000c      	movs	r4, r1
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d041      	beq.n	8003fea <_strtol_l.constprop.0+0x9a>
 8003f66:	4b3d      	ldr	r3, [pc, #244]	@ (800405c <_strtol_l.constprop.0+0x10c>)
 8003f68:	2208      	movs	r2, #8
 8003f6a:	469c      	mov	ip, r3
 8003f6c:	0023      	movs	r3, r4
 8003f6e:	4661      	mov	r1, ip
 8003f70:	781d      	ldrb	r5, [r3, #0]
 8003f72:	3401      	adds	r4, #1
 8003f74:	5d48      	ldrb	r0, [r1, r5]
 8003f76:	0001      	movs	r1, r0
 8003f78:	4011      	ands	r1, r2
 8003f7a:	4210      	tst	r0, r2
 8003f7c:	d1f6      	bne.n	8003f6c <_strtol_l.constprop.0+0x1c>
 8003f7e:	2d2d      	cmp	r5, #45	@ 0x2d
 8003f80:	d13a      	bne.n	8003ff8 <_strtol_l.constprop.0+0xa8>
 8003f82:	7825      	ldrb	r5, [r4, #0]
 8003f84:	1c9c      	adds	r4, r3, #2
 8003f86:	2301      	movs	r3, #1
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	2210      	movs	r2, #16
 8003f8c:	0033      	movs	r3, r6
 8003f8e:	4393      	bics	r3, r2
 8003f90:	d109      	bne.n	8003fa6 <_strtol_l.constprop.0+0x56>
 8003f92:	2d30      	cmp	r5, #48	@ 0x30
 8003f94:	d136      	bne.n	8004004 <_strtol_l.constprop.0+0xb4>
 8003f96:	2120      	movs	r1, #32
 8003f98:	7823      	ldrb	r3, [r4, #0]
 8003f9a:	438b      	bics	r3, r1
 8003f9c:	2b58      	cmp	r3, #88	@ 0x58
 8003f9e:	d131      	bne.n	8004004 <_strtol_l.constprop.0+0xb4>
 8003fa0:	0016      	movs	r6, r2
 8003fa2:	7865      	ldrb	r5, [r4, #1]
 8003fa4:	3402      	adds	r4, #2
 8003fa6:	4a2e      	ldr	r2, [pc, #184]	@ (8004060 <_strtol_l.constprop.0+0x110>)
 8003fa8:	9b00      	ldr	r3, [sp, #0]
 8003faa:	4694      	mov	ip, r2
 8003fac:	4463      	add	r3, ip
 8003fae:	0031      	movs	r1, r6
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	9302      	str	r3, [sp, #8]
 8003fb4:	f7fc f92c 	bl	8000210 <__aeabi_uidivmod>
 8003fb8:	2200      	movs	r2, #0
 8003fba:	4684      	mov	ip, r0
 8003fbc:	0010      	movs	r0, r2
 8003fbe:	002b      	movs	r3, r5
 8003fc0:	3b30      	subs	r3, #48	@ 0x30
 8003fc2:	2b09      	cmp	r3, #9
 8003fc4:	d825      	bhi.n	8004012 <_strtol_l.constprop.0+0xc2>
 8003fc6:	001d      	movs	r5, r3
 8003fc8:	42ae      	cmp	r6, r5
 8003fca:	dd31      	ble.n	8004030 <_strtol_l.constprop.0+0xe0>
 8003fcc:	1c53      	adds	r3, r2, #1
 8003fce:	d009      	beq.n	8003fe4 <_strtol_l.constprop.0+0x94>
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	4252      	negs	r2, r2
 8003fd4:	4584      	cmp	ip, r0
 8003fd6:	d305      	bcc.n	8003fe4 <_strtol_l.constprop.0+0x94>
 8003fd8:	d101      	bne.n	8003fde <_strtol_l.constprop.0+0x8e>
 8003fda:	42a9      	cmp	r1, r5
 8003fdc:	db25      	blt.n	800402a <_strtol_l.constprop.0+0xda>
 8003fde:	2201      	movs	r2, #1
 8003fe0:	4370      	muls	r0, r6
 8003fe2:	1828      	adds	r0, r5, r0
 8003fe4:	7825      	ldrb	r5, [r4, #0]
 8003fe6:	3401      	adds	r4, #1
 8003fe8:	e7e9      	b.n	8003fbe <_strtol_l.constprop.0+0x6e>
 8003fea:	f000 f863 	bl	80040b4 <__errno>
 8003fee:	2316      	movs	r3, #22
 8003ff0:	6003      	str	r3, [r0, #0]
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	b005      	add	sp, #20
 8003ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ff8:	9100      	str	r1, [sp, #0]
 8003ffa:	2d2b      	cmp	r5, #43	@ 0x2b
 8003ffc:	d1c5      	bne.n	8003f8a <_strtol_l.constprop.0+0x3a>
 8003ffe:	7825      	ldrb	r5, [r4, #0]
 8004000:	1c9c      	adds	r4, r3, #2
 8004002:	e7c2      	b.n	8003f8a <_strtol_l.constprop.0+0x3a>
 8004004:	2e00      	cmp	r6, #0
 8004006:	d1ce      	bne.n	8003fa6 <_strtol_l.constprop.0+0x56>
 8004008:	3608      	adds	r6, #8
 800400a:	2d30      	cmp	r5, #48	@ 0x30
 800400c:	d0cb      	beq.n	8003fa6 <_strtol_l.constprop.0+0x56>
 800400e:	3602      	adds	r6, #2
 8004010:	e7c9      	b.n	8003fa6 <_strtol_l.constprop.0+0x56>
 8004012:	002b      	movs	r3, r5
 8004014:	3b41      	subs	r3, #65	@ 0x41
 8004016:	2b19      	cmp	r3, #25
 8004018:	d801      	bhi.n	800401e <_strtol_l.constprop.0+0xce>
 800401a:	3d37      	subs	r5, #55	@ 0x37
 800401c:	e7d4      	b.n	8003fc8 <_strtol_l.constprop.0+0x78>
 800401e:	002b      	movs	r3, r5
 8004020:	3b61      	subs	r3, #97	@ 0x61
 8004022:	2b19      	cmp	r3, #25
 8004024:	d804      	bhi.n	8004030 <_strtol_l.constprop.0+0xe0>
 8004026:	3d57      	subs	r5, #87	@ 0x57
 8004028:	e7ce      	b.n	8003fc8 <_strtol_l.constprop.0+0x78>
 800402a:	2201      	movs	r2, #1
 800402c:	4252      	negs	r2, r2
 800402e:	e7d9      	b.n	8003fe4 <_strtol_l.constprop.0+0x94>
 8004030:	1c53      	adds	r3, r2, #1
 8004032:	d108      	bne.n	8004046 <_strtol_l.constprop.0+0xf6>
 8004034:	2322      	movs	r3, #34	@ 0x22
 8004036:	9a03      	ldr	r2, [sp, #12]
 8004038:	9802      	ldr	r0, [sp, #8]
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	2f00      	cmp	r7, #0
 800403e:	d0d9      	beq.n	8003ff4 <_strtol_l.constprop.0+0xa4>
 8004040:	1e63      	subs	r3, r4, #1
 8004042:	9301      	str	r3, [sp, #4]
 8004044:	e007      	b.n	8004056 <_strtol_l.constprop.0+0x106>
 8004046:	9b00      	ldr	r3, [sp, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d000      	beq.n	800404e <_strtol_l.constprop.0+0xfe>
 800404c:	4240      	negs	r0, r0
 800404e:	2f00      	cmp	r7, #0
 8004050:	d0d0      	beq.n	8003ff4 <_strtol_l.constprop.0+0xa4>
 8004052:	2a00      	cmp	r2, #0
 8004054:	d1f4      	bne.n	8004040 <_strtol_l.constprop.0+0xf0>
 8004056:	9b01      	ldr	r3, [sp, #4]
 8004058:	603b      	str	r3, [r7, #0]
 800405a:	e7cb      	b.n	8003ff4 <_strtol_l.constprop.0+0xa4>
 800405c:	080041fd 	.word	0x080041fd
 8004060:	7fffffff 	.word	0x7fffffff

08004064 <strtol>:
 8004064:	b510      	push	{r4, lr}
 8004066:	4c04      	ldr	r4, [pc, #16]	@ (8004078 <strtol+0x14>)
 8004068:	0013      	movs	r3, r2
 800406a:	000a      	movs	r2, r1
 800406c:	0001      	movs	r1, r0
 800406e:	6820      	ldr	r0, [r4, #0]
 8004070:	f7ff ff6e 	bl	8003f50 <_strtol_l.constprop.0>
 8004074:	bd10      	pop	{r4, pc}
 8004076:	46c0      	nop			@ (mov r8, r8)
 8004078:	2000000c 	.word	0x2000000c

0800407c <memset>:
 800407c:	0003      	movs	r3, r0
 800407e:	1882      	adds	r2, r0, r2
 8004080:	4293      	cmp	r3, r2
 8004082:	d100      	bne.n	8004086 <memset+0xa>
 8004084:	4770      	bx	lr
 8004086:	7019      	strb	r1, [r3, #0]
 8004088:	3301      	adds	r3, #1
 800408a:	e7f9      	b.n	8004080 <memset+0x4>

0800408c <strncpy>:
 800408c:	0003      	movs	r3, r0
 800408e:	b530      	push	{r4, r5, lr}
 8004090:	001d      	movs	r5, r3
 8004092:	2a00      	cmp	r2, #0
 8004094:	d006      	beq.n	80040a4 <strncpy+0x18>
 8004096:	780c      	ldrb	r4, [r1, #0]
 8004098:	3a01      	subs	r2, #1
 800409a:	3301      	adds	r3, #1
 800409c:	702c      	strb	r4, [r5, #0]
 800409e:	3101      	adds	r1, #1
 80040a0:	2c00      	cmp	r4, #0
 80040a2:	d1f5      	bne.n	8004090 <strncpy+0x4>
 80040a4:	2100      	movs	r1, #0
 80040a6:	189a      	adds	r2, r3, r2
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d100      	bne.n	80040ae <strncpy+0x22>
 80040ac:	bd30      	pop	{r4, r5, pc}
 80040ae:	7019      	strb	r1, [r3, #0]
 80040b0:	3301      	adds	r3, #1
 80040b2:	e7f9      	b.n	80040a8 <strncpy+0x1c>

080040b4 <__errno>:
 80040b4:	4b01      	ldr	r3, [pc, #4]	@ (80040bc <__errno+0x8>)
 80040b6:	6818      	ldr	r0, [r3, #0]
 80040b8:	4770      	bx	lr
 80040ba:	46c0      	nop			@ (mov r8, r8)
 80040bc:	2000000c 	.word	0x2000000c

080040c0 <__libc_init_array>:
 80040c0:	b570      	push	{r4, r5, r6, lr}
 80040c2:	2600      	movs	r6, #0
 80040c4:	4c0c      	ldr	r4, [pc, #48]	@ (80040f8 <__libc_init_array+0x38>)
 80040c6:	4d0d      	ldr	r5, [pc, #52]	@ (80040fc <__libc_init_array+0x3c>)
 80040c8:	1b64      	subs	r4, r4, r5
 80040ca:	10a4      	asrs	r4, r4, #2
 80040cc:	42a6      	cmp	r6, r4
 80040ce:	d109      	bne.n	80040e4 <__libc_init_array+0x24>
 80040d0:	2600      	movs	r6, #0
 80040d2:	f000 f819 	bl	8004108 <_init>
 80040d6:	4c0a      	ldr	r4, [pc, #40]	@ (8004100 <__libc_init_array+0x40>)
 80040d8:	4d0a      	ldr	r5, [pc, #40]	@ (8004104 <__libc_init_array+0x44>)
 80040da:	1b64      	subs	r4, r4, r5
 80040dc:	10a4      	asrs	r4, r4, #2
 80040de:	42a6      	cmp	r6, r4
 80040e0:	d105      	bne.n	80040ee <__libc_init_array+0x2e>
 80040e2:	bd70      	pop	{r4, r5, r6, pc}
 80040e4:	00b3      	lsls	r3, r6, #2
 80040e6:	58eb      	ldr	r3, [r5, r3]
 80040e8:	4798      	blx	r3
 80040ea:	3601      	adds	r6, #1
 80040ec:	e7ee      	b.n	80040cc <__libc_init_array+0xc>
 80040ee:	00b3      	lsls	r3, r6, #2
 80040f0:	58eb      	ldr	r3, [r5, r3]
 80040f2:	4798      	blx	r3
 80040f4:	3601      	adds	r6, #1
 80040f6:	e7f2      	b.n	80040de <__libc_init_array+0x1e>
 80040f8:	08004308 	.word	0x08004308
 80040fc:	08004308 	.word	0x08004308
 8004100:	0800430c 	.word	0x0800430c
 8004104:	08004308 	.word	0x08004308

08004108 <_init>:
 8004108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410a:	46c0      	nop			@ (mov r8, r8)
 800410c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800410e:	bc08      	pop	{r3}
 8004110:	469e      	mov	lr, r3
 8004112:	4770      	bx	lr

08004114 <_fini>:
 8004114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800411a:	bc08      	pop	{r3}
 800411c:	469e      	mov	lr, r3
 800411e:	4770      	bx	lr
