
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000208c  08006284  08006284  00007284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008310  08008310  0000a0d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008310  08008310  00009310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008318  08008318  0000a0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008318  08008318  00009318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800831c  0800831c  0000931c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  08008320  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e0  200000d8  080083f8  0000a0d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007b8  080083f8  0000a7b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e08  00000000  00000000  0000a108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002640  00000000  00000000  0001bf10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  0001e550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c03  00000000  00000000  0001f4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027cb3  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136f5  00000000  00000000  00047dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efc57  00000000  00000000  0005b4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b0fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ba8  00000000  00000000  0014b140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0014fce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800626c 	.word	0x0800626c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	0800626c 	.word	0x0800626c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <HAL_GPIO_EXTI_Callback>:
    {0, 1, 0, 8},  // Bęben 1
    {0, 1, 0, 48}, // Bęben 2
    {0, 1, 0, 88}  // Bęben 3
};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005ac:	d15a      	bne.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
    {
        static uint32_t ostatni_click = 0;

        static uint8_t rng_zainicjowane = 0;

        if(HAL_GetTick() - ostatni_click < 500) return;
 80005ae:	f001 fb1b 	bl	8001be8 <HAL_GetTick>
 80005b2:	4602      	mov	r2, r0
 80005b4:	4b2d      	ldr	r3, [pc, #180]	@ (800066c <HAL_GPIO_EXTI_Callback+0xd0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80005be:	d350      	bcc.n	8000662 <HAL_GPIO_EXTI_Callback+0xc6>
        ostatni_click = HAL_GetTick();
 80005c0:	f001 fb12 	bl	8001be8 <HAL_GetTick>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a29      	ldr	r2, [pc, #164]	@ (800066c <HAL_GPIO_EXTI_Callback+0xd0>)
 80005c8:	6013      	str	r3, [r2, #0]

        if(rng_zainicjowane == 0) {
 80005ca:	4b29      	ldr	r3, [pc, #164]	@ (8000670 <HAL_GPIO_EXTI_Callback+0xd4>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d108      	bne.n	80005e4 <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 80005d2:	f001 fb09 	bl	8001be8 <HAL_GetTick>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4618      	mov	r0, r3
 80005da:	f004 fc65 	bl	8004ea8 <srand>
            rng_zainicjowane = 1;
 80005de:	4b24      	ldr	r3, [pc, #144]	@ (8000670 <HAL_GPIO_EXTI_Callback+0xd4>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
        }

        if(gra_aktywna == 0){
 80005e4:	4b23      	ldr	r3, [pc, #140]	@ (8000674 <HAL_GPIO_EXTI_Callback+0xd8>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d13a      	bne.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
            if(credits > 0){
 80005ee:	4b22      	ldr	r3, [pc, #136]	@ (8000678 <HAL_GPIO_EXTI_Callback+0xdc>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	dd31      	ble.n	800065a <HAL_GPIO_EXTI_Callback+0xbe>
                credits--;
 80005f6:	4b20      	ldr	r3, [pc, #128]	@ (8000678 <HAL_GPIO_EXTI_Callback+0xdc>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	3b01      	subs	r3, #1
 80005fc:	4a1e      	ldr	r2, [pc, #120]	@ (8000678 <HAL_GPIO_EXTI_Callback+0xdc>)
 80005fe:	6013      	str	r3, [r2, #0]
                brak_kasy = 0;
 8000600:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <HAL_GPIO_EXTI_Callback+0xe0>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
                gra_aktywna = 1;
 8000606:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	e007      	b.n	8000622 <HAL_GPIO_EXTI_Callback+0x86>
                    stan_bebna[i] = 1;
 8000612:	4a1b      	ldr	r2, [pc, #108]	@ (8000680 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	2101      	movs	r1, #1
 8000618:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	3301      	adds	r3, #1
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	2b02      	cmp	r3, #2
 8000626:	ddf4      	ble.n	8000612 <HAL_GPIO_EXTI_Callback+0x76>
                }

                czas_startu = HAL_GetTick();
 8000628:	f001 fade 	bl	8001be8 <HAL_GetTick>
 800062c:	4603      	mov	r3, r0
 800062e:	4a15      	ldr	r2, [pc, #84]	@ (8000684 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000630:	6013      	str	r3, [r2, #0]

                czas_trwania = (rand() % 4000) + 3000;
 8000632:	f004 fc67 	bl	8004f04 <rand>
 8000636:	4602      	mov	r2, r0
 8000638:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <HAL_GPIO_EXTI_Callback+0xec>)
 800063a:	fb83 1302 	smull	r1, r3, r3, r2
 800063e:	1219      	asrs	r1, r3, #8
 8000640:	17d3      	asrs	r3, r2, #31
 8000642:	1acb      	subs	r3, r1, r3
 8000644:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000648:	fb01 f303 	mul.w	r3, r1, r3
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000652:	461a      	mov	r2, r3
 8000654:	4b0d      	ldr	r3, [pc, #52]	@ (800068c <HAL_GPIO_EXTI_Callback+0xf0>)
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	e004      	b.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
            } else {
                brak_kasy = 1;
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <HAL_GPIO_EXTI_Callback+0xe0>)
 800065c:	2201      	movs	r2, #1
 800065e:	701a      	strb	r2, [r3, #0]
 8000660:	e000      	b.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
        if(HAL_GetTick() - ostatni_click < 500) return;
 8000662:	bf00      	nop
            }
        }
    }
}
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000254 	.word	0x20000254
 8000670:	20000258 	.word	0x20000258
 8000674:	20000240 	.word	0x20000240
 8000678:	20000000 	.word	0x20000000
 800067c:	2000024c 	.word	0x2000024c
 8000680:	20000234 	.word	0x20000234
 8000684:	20000244 	.word	0x20000244
 8000688:	10624dd3 	.word	0x10624dd3
 800068c:	20000248 	.word	0x20000248

08000690 <__io_putchar>:

int __io_putchar(int ch) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000698:	1d39      	adds	r1, r7, #4
 800069a:	f04f 33ff 	mov.w	r3, #4294967295
 800069e:	2201      	movs	r2, #1
 80006a0:	4803      	ldr	r0, [pc, #12]	@ (80006b0 <__io_putchar+0x20>)
 80006a2:	f003 fddb 	bl	800425c <HAL_UART_Transmit>
    return ch;
 80006a6:	687b      	ldr	r3, [r7, #4]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200001ac 	.word	0x200001ac

080006b4 <__io_getchar>:

int __io_getchar(void){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
	uint8_t ch;
	HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 80006ba:	1df9      	adds	r1, r7, #7
 80006bc:	f04f 33ff 	mov.w	r3, #4294967295
 80006c0:	2201      	movs	r2, #1
 80006c2:	4807      	ldr	r0, [pc, #28]	@ (80006e0 <__io_getchar+0x2c>)
 80006c4:	f003 fe53 	bl	800436e <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, &ch, 1, HAL_MAX_DELAY);
 80006c8:	1df9      	adds	r1, r7, #7
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	2201      	movs	r2, #1
 80006d0:	4803      	ldr	r0, [pc, #12]	@ (80006e0 <__io_getchar+0x2c>)
 80006d2:	f003 fdc3 	bl	800425c <HAL_UART_Transmit>
	return (int)ch;
 80006d6:	79fb      	ldrb	r3, [r7, #7]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	200001ac 	.word	0x200001ac

080006e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b098      	sub	sp, #96	@ 0x60
 80006e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ea:	f001 fa0d 	bl	8001b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ee:	f000 fabd 	bl	8000c6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f2:	f000 fbff 	bl	8000ef4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006f6:	f000 fbcd 	bl	8000e94 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80006fa:	f000 fb09 	bl	8000d10 <MX_I2C1_Init>
  MX_SPI1_Init();
 80006fe:	f000 fb8b 	bl	8000e18 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  char buffor[40];

      // inicjalizacja wyświetlacza
      ssd1306_Init();
 8000702:	f000 fd01 	bl	8001108 <ssd1306_Init>
      ssd1306_Fill(Black);
 8000706:	2000      	movs	r0, #0
 8000708:	f000 fd68 	bl	80011dc <ssd1306_Fill>
      ssd1306_UpdateScreen();
 800070c:	f000 fd7e 	bl	800120c <ssd1306_UpdateScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000710:	2000      	movs	r0, #0
 8000712:	f000 fd63 	bl	80011dc <ssd1306_Fill>

	  switch (currentState){
 8000716:	4b57      	ldr	r3, [pc, #348]	@ (8000874 <main+0x190>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b04      	cmp	r3, #4
 800071e:	f200 828b 	bhi.w	8000c38 <main+0x554>
 8000722:	a201      	add	r2, pc, #4	@ (adr r2, 8000728 <main+0x44>)
 8000724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000728:	0800073d 	.word	0x0800073d
 800072c:	080007dd 	.word	0x080007dd
 8000730:	08000bc7 	.word	0x08000bc7
 8000734:	08000c0b 	.word	0x08000c0b
 8000738:	08000c1b 	.word	0x08000c1b

	  case STATE_MENU:
		  ssd1306_SetCursor(20, 0);
 800073c:	2100      	movs	r1, #0
 800073e:	2014      	movs	r0, #20
 8000740:	f000 fe96 	bl	8001470 <ssd1306_SetCursor>
		  ssd1306_WriteString("MENU GLOWNE", Font_7x10, White);
 8000744:	4b4c      	ldr	r3, [pc, #304]	@ (8000878 <main+0x194>)
 8000746:	2201      	movs	r2, #1
 8000748:	9200      	str	r2, [sp, #0]
 800074a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800074c:	484b      	ldr	r0, [pc, #300]	@ (800087c <main+0x198>)
 800074e:	f000 fe69 	bl	8001424 <ssd1306_WriteString>

		  ssd1306_SetCursor(10, 15);
 8000752:	210f      	movs	r1, #15
 8000754:	200a      	movs	r0, #10
 8000756:	f000 fe8b 	bl	8001470 <ssd1306_SetCursor>
		  ssd1306_WriteString(menu_position == 0 ? "> 1. Gra" : "  1. Gra", Font_6x8, White);
 800075a:	4b49      	ldr	r3, [pc, #292]	@ (8000880 <main+0x19c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <main+0x82>
 8000762:	4848      	ldr	r0, [pc, #288]	@ (8000884 <main+0x1a0>)
 8000764:	e000      	b.n	8000768 <main+0x84>
 8000766:	4848      	ldr	r0, [pc, #288]	@ (8000888 <main+0x1a4>)
 8000768:	4b48      	ldr	r3, [pc, #288]	@ (800088c <main+0x1a8>)
 800076a:	2201      	movs	r2, #1
 800076c:	9200      	str	r2, [sp, #0]
 800076e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000770:	f000 fe58 	bl	8001424 <ssd1306_WriteString>

		  ssd1306_SetCursor(10, 25);
 8000774:	2119      	movs	r1, #25
 8000776:	200a      	movs	r0, #10
 8000778:	f000 fe7a 	bl	8001470 <ssd1306_SetCursor>
		  ssd1306_WriteString(menu_position == 1 ? "> 2. Autorzy" : "  2. Autorzy", Font_6x8, White);
 800077c:	4b40      	ldr	r3, [pc, #256]	@ (8000880 <main+0x19c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d101      	bne.n	8000788 <main+0xa4>
 8000784:	4842      	ldr	r0, [pc, #264]	@ (8000890 <main+0x1ac>)
 8000786:	e000      	b.n	800078a <main+0xa6>
 8000788:	4842      	ldr	r0, [pc, #264]	@ (8000894 <main+0x1b0>)
 800078a:	4b40      	ldr	r3, [pc, #256]	@ (800088c <main+0x1a8>)
 800078c:	2201      	movs	r2, #1
 800078e:	9200      	str	r2, [sp, #0]
 8000790:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000792:	f000 fe47 	bl	8001424 <ssd1306_WriteString>

		  ssd1306_SetCursor(10, 35);
 8000796:	2123      	movs	r1, #35	@ 0x23
 8000798:	200a      	movs	r0, #10
 800079a:	f000 fe69 	bl	8001470 <ssd1306_SetCursor>
		  ssd1306_WriteString(menu_position == 2 ? "> 3. Opis" : "  3. Opis", Font_6x8, White);
 800079e:	4b38      	ldr	r3, [pc, #224]	@ (8000880 <main+0x19c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	2b02      	cmp	r3, #2
 80007a4:	d101      	bne.n	80007aa <main+0xc6>
 80007a6:	483c      	ldr	r0, [pc, #240]	@ (8000898 <main+0x1b4>)
 80007a8:	e000      	b.n	80007ac <main+0xc8>
 80007aa:	483c      	ldr	r0, [pc, #240]	@ (800089c <main+0x1b8>)
 80007ac:	4b37      	ldr	r3, [pc, #220]	@ (800088c <main+0x1a8>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	9200      	str	r2, [sp, #0]
 80007b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007b4:	f000 fe36 	bl	8001424 <ssd1306_WriteString>

		  ssd1306_SetCursor(10, 45);
 80007b8:	212d      	movs	r1, #45	@ 0x2d
 80007ba:	200a      	movs	r0, #10
 80007bc:	f000 fe58 	bl	8001470 <ssd1306_SetCursor>
		  ssd1306_WriteString(menu_position == 3 ? "> 4. Wyniki" : "  4. Wyniki", Font_6x8, White);
 80007c0:	4b2f      	ldr	r3, [pc, #188]	@ (8000880 <main+0x19c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	d101      	bne.n	80007cc <main+0xe8>
 80007c8:	4835      	ldr	r0, [pc, #212]	@ (80008a0 <main+0x1bc>)
 80007ca:	e000      	b.n	80007ce <main+0xea>
 80007cc:	4835      	ldr	r0, [pc, #212]	@ (80008a4 <main+0x1c0>)
 80007ce:	4b2f      	ldr	r3, [pc, #188]	@ (800088c <main+0x1a8>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	9200      	str	r2, [sp, #0]
 80007d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007d6:	f000 fe25 	bl	8001424 <ssd1306_WriteString>

		  break;
 80007da:	e22d      	b.n	8000c38 <main+0x554>

	  case STATE_GAME:
		  ssd1306_SetCursor(0, 0);
 80007dc:	2100      	movs	r1, #0
 80007de:	2000      	movs	r0, #0
 80007e0:	f000 fe46 	bl	8001470 <ssd1306_SetCursor>

		  	          	 sprintf(buffor, "Kredyty: %d", credits);
 80007e4:	4b30      	ldr	r3, [pc, #192]	@ (80008a8 <main+0x1c4>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	4930      	ldr	r1, [pc, #192]	@ (80008ac <main+0x1c8>)
 80007ec:	4618      	mov	r0, r3
 80007ee:	f004 fc89 	bl	8005104 <siprintf>

		  	          	 ssd1306_WriteString(buffor, Font_6x8, White);
 80007f2:	4b26      	ldr	r3, [pc, #152]	@ (800088c <main+0x1a8>)
 80007f4:	1d38      	adds	r0, r7, #4
 80007f6:	2201      	movs	r2, #1
 80007f8:	9200      	str	r2, [sp, #0]
 80007fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007fc:	f000 fe12 	bl	8001424 <ssd1306_WriteString>

		  	          	 for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 8000800:	2300      	movs	r3, #0
 8000802:	657b      	str	r3, [r7, #84]	@ 0x54
 8000804:	e009      	b.n	800081a <main+0x136>
 8000806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000808:	b2db      	uxtb	r3, r3
 800080a:	2201      	movs	r2, #1
 800080c:	210f      	movs	r1, #15
 800080e:	4618      	mov	r0, r3
 8000810:	f000 fd24 	bl	800125c <ssd1306_DrawPixel>
 8000814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000816:	3301      	adds	r3, #1
 8000818:	657b      	str	r3, [r7, #84]	@ 0x54
 800081a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800081c:	2b7f      	cmp	r3, #127	@ 0x7f
 800081e:	ddf2      	ble.n	8000806 <main+0x122>

		  	          	 for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 8000820:	2300      	movs	r3, #0
 8000822:	653b      	str	r3, [r7, #80]	@ 0x50
 8000824:	e009      	b.n	800083a <main+0x156>
 8000826:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2201      	movs	r2, #1
 800082c:	2130      	movs	r1, #48	@ 0x30
 800082e:	4618      	mov	r0, r3
 8000830:	f000 fd14 	bl	800125c <ssd1306_DrawPixel>
 8000834:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000836:	3301      	adds	r3, #1
 8000838:	653b      	str	r3, [r7, #80]	@ 0x50
 800083a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800083c:	2b7f      	cmp	r3, #127	@ 0x7f
 800083e:	ddf2      	ble.n	8000826 <main+0x142>

		  	          	 ssd1306_SetCursor(0, 27);
 8000840:	211b      	movs	r1, #27
 8000842:	2000      	movs	r0, #0
 8000844:	f000 fe14 	bl	8001470 <ssd1306_SetCursor>
		  	          	 ssd1306_WriteString(">", Font_7x10, White);
 8000848:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <main+0x194>)
 800084a:	2201      	movs	r2, #1
 800084c:	9200      	str	r2, [sp, #0]
 800084e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000850:	4817      	ldr	r0, [pc, #92]	@ (80008b0 <main+0x1cc>)
 8000852:	f000 fde7 	bl	8001424 <ssd1306_WriteString>

		  	          	 ssd1306_SetCursor(120, 27);
 8000856:	211b      	movs	r1, #27
 8000858:	2078      	movs	r0, #120	@ 0x78
 800085a:	f000 fe09 	bl	8001470 <ssd1306_SetCursor>
		  	          	 ssd1306_WriteString("<", Font_7x10, White);
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <main+0x194>)
 8000860:	2201      	movs	r2, #1
 8000862:	9200      	str	r2, [sp, #0]
 8000864:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000866:	4813      	ldr	r0, [pc, #76]	@ (80008b4 <main+0x1d0>)
 8000868:	f000 fddc 	bl	8001424 <ssd1306_WriteString>

		  	          	 for(int i=0; i < 3;i++){
 800086c:	2300      	movs	r3, #0
 800086e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000870:	e0c9      	b.n	8000a06 <main+0x322>
 8000872:	bf00      	nop
 8000874:	2000024d 	.word	0x2000024d
 8000878:	08007e50 	.word	0x08007e50
 800087c:	08006284 	.word	0x08006284
 8000880:	20000250 	.word	0x20000250
 8000884:	08006290 	.word	0x08006290
 8000888:	0800629c 	.word	0x0800629c
 800088c:	08007e44 	.word	0x08007e44
 8000890:	080062a8 	.word	0x080062a8
 8000894:	080062b8 	.word	0x080062b8
 8000898:	080062c8 	.word	0x080062c8
 800089c:	080062d4 	.word	0x080062d4
 80008a0:	080062e0 	.word	0x080062e0
 80008a4:	080062ec 	.word	0x080062ec
 80008a8:	20000000 	.word	0x20000000
 80008ac:	080062f8 	.word	0x080062f8
 80008b0:	08006304 	.word	0x08006304
 80008b4:	08006308 	.word	0x08006308

		  	          		 if(stan_bebna[i] == 1){
 80008b8:	4aa2      	ldr	r2, [pc, #648]	@ (8000b44 <main+0x460>)
 80008ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d161      	bne.n	8000988 <main+0x2a4>

		  	          			 uint32_t dodatkowe_opoznienie = i * 1000;
 80008c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008ca:	fb02 f303 	mul.w	r3, r2, r3
 80008ce:	637b      	str	r3, [r7, #52]	@ 0x34

		  	          			 if(HAL_GetTick() - czas_startu > (czas_trwania + dodatkowe_opoznienie)){
 80008d0:	f001 f98a 	bl	8001be8 <HAL_GetTick>
 80008d4:	4602      	mov	r2, r0
 80008d6:	4b9c      	ldr	r3, [pc, #624]	@ (8000b48 <main+0x464>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	1ad2      	subs	r2, r2, r3
 80008dc:	4b9b      	ldr	r3, [pc, #620]	@ (8000b4c <main+0x468>)
 80008de:	6819      	ldr	r1, [r3, #0]
 80008e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008e2:	440b      	add	r3, r1
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d90c      	bls.n	8000902 <main+0x21e>
		  	          				 if(beben[i].pixel_offset == 0){
 80008e8:	4a99      	ldr	r2, [pc, #612]	@ (8000b50 <main+0x46c>)
 80008ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008ec:	011b      	lsls	r3, r3, #4
 80008ee:	4413      	add	r3, r2
 80008f0:	3308      	adds	r3, #8
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d104      	bne.n	8000902 <main+0x21e>
		  	          					 stan_bebna[i] = 0;
 80008f8:	4a92      	ldr	r2, [pc, #584]	@ (8000b44 <main+0x460>)
 80008fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008fc:	2100      	movs	r1, #0
 80008fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  	          				 }
		  	          			 }

		  	                       if(stan_bebna[i] == 1) {
 8000902:	4a90      	ldr	r2, [pc, #576]	@ (8000b44 <main+0x460>)
 8000904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000906:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d13c      	bne.n	8000988 <main+0x2a4>
		  	          			     beben[i].pixel_offset += speed; // Przesuwanie o 'speed' px
 800090e:	4a90      	ldr	r2, [pc, #576]	@ (8000b50 <main+0x46c>)
 8000910:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000912:	011b      	lsls	r3, r3, #4
 8000914:	4413      	add	r3, r2
 8000916:	3308      	adds	r3, #8
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	4b8e      	ldr	r3, [pc, #568]	@ (8000b54 <main+0x470>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	441a      	add	r2, r3
 8000920:	498b      	ldr	r1, [pc, #556]	@ (8000b50 <main+0x46c>)
 8000922:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000924:	011b      	lsls	r3, r3, #4
 8000926:	440b      	add	r3, r1
 8000928:	3308      	adds	r3, #8
 800092a:	601a      	str	r2, [r3, #0]

		  	                           if(beben[i].pixel_offset >= 32){
 800092c:	4a88      	ldr	r2, [pc, #544]	@ (8000b50 <main+0x46c>)
 800092e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000930:	011b      	lsls	r3, r3, #4
 8000932:	4413      	add	r3, r2
 8000934:	3308      	adds	r3, #8
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b1f      	cmp	r3, #31
 800093a:	dd25      	ble.n	8000988 <main+0x2a4>
		  	                               beben[i].pixel_offset =  0;
 800093c:	4a84      	ldr	r2, [pc, #528]	@ (8000b50 <main+0x46c>)
 800093e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000940:	011b      	lsls	r3, r3, #4
 8000942:	4413      	add	r3, r2
 8000944:	3308      	adds	r3, #8
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
		  	                               beben[i].obecny_symbol = beben[i].nas_symbol;
 800094a:	4a81      	ldr	r2, [pc, #516]	@ (8000b50 <main+0x46c>)
 800094c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800094e:	011b      	lsls	r3, r3, #4
 8000950:	4413      	add	r3, r2
 8000952:	3304      	adds	r3, #4
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	497e      	ldr	r1, [pc, #504]	@ (8000b50 <main+0x46c>)
 8000958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800095a:	011b      	lsls	r3, r3, #4
 800095c:	440b      	add	r3, r1
 800095e:	601a      	str	r2, [r3, #0]
		  	                               beben[i].nas_symbol = rand() % 7;
 8000960:	f004 fad0 	bl	8004f04 <rand>
 8000964:	4602      	mov	r2, r0
 8000966:	4b7c      	ldr	r3, [pc, #496]	@ (8000b58 <main+0x474>)
 8000968:	fb83 1302 	smull	r1, r3, r3, r2
 800096c:	4413      	add	r3, r2
 800096e:	1099      	asrs	r1, r3, #2
 8000970:	17d3      	asrs	r3, r2, #31
 8000972:	1ac9      	subs	r1, r1, r3
 8000974:	460b      	mov	r3, r1
 8000976:	00db      	lsls	r3, r3, #3
 8000978:	1a5b      	subs	r3, r3, r1
 800097a:	1ad1      	subs	r1, r2, r3
 800097c:	4a74      	ldr	r2, [pc, #464]	@ (8000b50 <main+0x46c>)
 800097e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000980:	011b      	lsls	r3, r3, #4
 8000982:	4413      	add	r3, r2
 8000984:	3304      	adds	r3, #4
 8000986:	6019      	str	r1, [r3, #0]
		  	                           }
		  	                       }
		  	          		 }

		  	                   int symbol_obecny_y = beben[i].pixel_offset + 16;
 8000988:	4a71      	ldr	r2, [pc, #452]	@ (8000b50 <main+0x46c>)
 800098a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800098c:	011b      	lsls	r3, r3, #4
 800098e:	4413      	add	r3, r2
 8000990:	3308      	adds	r3, #8
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	3310      	adds	r3, #16
 8000996:	633b      	str	r3, [r7, #48]	@ 0x30
		  	                   int symbol_nastepny_y = symbol_obecny_y - 32;
 8000998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800099a:	3b20      	subs	r3, #32
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		  	                   ssd1306_DrawBitmap(beben[i].x_poz, symbol_obecny_y, epd_bitmap_allArray[beben[i].obecny_symbol], 32, 32, White);
 800099e:	4a6c      	ldr	r2, [pc, #432]	@ (8000b50 <main+0x46c>)
 80009a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009a2:	011b      	lsls	r3, r3, #4
 80009a4:	4413      	add	r3, r2
 80009a6:	330c      	adds	r3, #12
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	b2d8      	uxtb	r0, r3
 80009ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009ae:	b2d9      	uxtb	r1, r3
 80009b0:	4a67      	ldr	r2, [pc, #412]	@ (8000b50 <main+0x46c>)
 80009b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009b4:	011b      	lsls	r3, r3, #4
 80009b6:	4413      	add	r3, r2
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a68      	ldr	r2, [pc, #416]	@ (8000b5c <main+0x478>)
 80009bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009c0:	2301      	movs	r3, #1
 80009c2:	9301      	str	r3, [sp, #4]
 80009c4:	2320      	movs	r3, #32
 80009c6:	9300      	str	r3, [sp, #0]
 80009c8:	2320      	movs	r3, #32
 80009ca:	f000 fdb7 	bl	800153c <ssd1306_DrawBitmap>
		  	                   ssd1306_DrawBitmap(beben[i].x_poz, symbol_nastepny_y, epd_bitmap_allArray[beben[i].nas_symbol], 32, 32, White);
 80009ce:	4a60      	ldr	r2, [pc, #384]	@ (8000b50 <main+0x46c>)
 80009d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009d2:	011b      	lsls	r3, r3, #4
 80009d4:	4413      	add	r3, r2
 80009d6:	330c      	adds	r3, #12
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	b2d8      	uxtb	r0, r3
 80009dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009de:	b2d9      	uxtb	r1, r3
 80009e0:	4a5b      	ldr	r2, [pc, #364]	@ (8000b50 <main+0x46c>)
 80009e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009e4:	011b      	lsls	r3, r3, #4
 80009e6:	4413      	add	r3, r2
 80009e8:	3304      	adds	r3, #4
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a5b      	ldr	r2, [pc, #364]	@ (8000b5c <main+0x478>)
 80009ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009f2:	2301      	movs	r3, #1
 80009f4:	9301      	str	r3, [sp, #4]
 80009f6:	2320      	movs	r3, #32
 80009f8:	9300      	str	r3, [sp, #0]
 80009fa:	2320      	movs	r3, #32
 80009fc:	f000 fd9e 	bl	800153c <ssd1306_DrawBitmap>
		  	          	 for(int i=0; i < 3;i++){
 8000a00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a02:	3301      	adds	r3, #1
 8000a04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	f77f af55 	ble.w	80008b8 <main+0x1d4>

		  	          	 }

		  	          	 if(gra_aktywna == 1 && stan_bebna[0] == 0 && stan_bebna[1] == 0 && stan_bebna[2] == 0 && brak_kasy == 0){
 8000a0e:	4b54      	ldr	r3, [pc, #336]	@ (8000b60 <main+0x47c>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	f040 80b1 	bne.w	8000b7c <main+0x498>
 8000a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8000b44 <main+0x460>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	f040 80ac 	bne.w	8000b7c <main+0x498>
 8000a24:	4b47      	ldr	r3, [pc, #284]	@ (8000b44 <main+0x460>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	f040 80a7 	bne.w	8000b7c <main+0x498>
 8000a2e:	4b45      	ldr	r3, [pc, #276]	@ (8000b44 <main+0x460>)
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	f040 80a2 	bne.w	8000b7c <main+0x498>
 8000a38:	4b4a      	ldr	r3, [pc, #296]	@ (8000b64 <main+0x480>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	f040 809c 	bne.w	8000b7c <main+0x498>

		  	          		 int s0 = beben[0].obecny_symbol;
 8000a44:	4b42      	ldr	r3, [pc, #264]	@ (8000b50 <main+0x46c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	643b      	str	r3, [r7, #64]	@ 0x40
		  	          		 int s1 = beben[1].obecny_symbol;
 8000a4a:	4b41      	ldr	r3, [pc, #260]	@ (8000b50 <main+0x46c>)
 8000a4c:	691b      	ldr	r3, [r3, #16]
 8000a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  	          		 int s2 = beben[2].obecny_symbol;
 8000a50:	4b3f      	ldr	r3, [pc, #252]	@ (8000b50 <main+0x46c>)
 8000a52:	6a1b      	ldr	r3, [r3, #32]
 8000a54:	63bb      	str	r3, [r7, #56]	@ 0x38

		  	          		 int wygrana_kasa = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	64bb      	str	r3, [r7, #72]	@ 0x48

		  	          		 if(s0 == s1 && s1 == s2){
 8000a5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d109      	bne.n	8000a76 <main+0x392>
 8000a62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d105      	bne.n	8000a76 <main+0x392>
		  	          			 wygrana_kasa = symbols_credits[s0];
 8000a6a:	4a3f      	ldr	r2, [pc, #252]	@ (8000b68 <main+0x484>)
 8000a6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000a74:	e02b      	b.n	8000ace <main+0x3ea>
		  	          		 }else if(s0 == s1){
 8000a76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d10a      	bne.n	8000a94 <main+0x3b0>
		  	          			 wygrana_kasa = (symbols_credits[s0])/3;
 8000a7e:	4a3a      	ldr	r2, [pc, #232]	@ (8000b68 <main+0x484>)
 8000a80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a86:	4a39      	ldr	r2, [pc, #228]	@ (8000b6c <main+0x488>)
 8000a88:	fb82 1203 	smull	r1, r2, r2, r3
 8000a8c:	17db      	asrs	r3, r3, #31
 8000a8e:	1ad3      	subs	r3, r2, r3
 8000a90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000a92:	e01c      	b.n	8000ace <main+0x3ea>
		  	          		 }else if(s1 == s2){
 8000a94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d10a      	bne.n	8000ab2 <main+0x3ce>
		  	          			 wygrana_kasa = (symbols_credits[s1])/3;
 8000a9c:	4a32      	ldr	r2, [pc, #200]	@ (8000b68 <main+0x484>)
 8000a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa4:	4a31      	ldr	r2, [pc, #196]	@ (8000b6c <main+0x488>)
 8000aa6:	fb82 1203 	smull	r1, r2, r2, r3
 8000aaa:	17db      	asrs	r3, r3, #31
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ab0:	e00d      	b.n	8000ace <main+0x3ea>
		  	          		 }else if(s0 == s2){
 8000ab2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	d109      	bne.n	8000ace <main+0x3ea>
		  	          			 wygrana_kasa = (symbols_credits[s0])/3;
 8000aba:	4a2b      	ldr	r2, [pc, #172]	@ (8000b68 <main+0x484>)
 8000abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b6c <main+0x488>)
 8000ac4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ac8:	17db      	asrs	r3, r3, #31
 8000aca:	1ad3      	subs	r3, r2, r3
 8000acc:	64bb      	str	r3, [r7, #72]	@ 0x48
		  	          		 }

		  	          		 if(wygrana_kasa > 0){
 8000ace:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	dd2e      	ble.n	8000b32 <main+0x44e>

		  	          			 credits += wygrana_kasa;
 8000ad4:	4b26      	ldr	r3, [pc, #152]	@ (8000b70 <main+0x48c>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ada:	4413      	add	r3, r2
 8000adc:	4a24      	ldr	r2, [pc, #144]	@ (8000b70 <main+0x48c>)
 8000ade:	6013      	str	r3, [r2, #0]

		  	          			 ssd1306_FillRectangle(10, 18, 108, 48, White);
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	9300      	str	r3, [sp, #0]
 8000ae4:	2330      	movs	r3, #48	@ 0x30
 8000ae6:	226c      	movs	r2, #108	@ 0x6c
 8000ae8:	2112      	movs	r1, #18
 8000aea:	200a      	movs	r0, #10
 8000aec:	f000 fcd8 	bl	80014a0 <ssd1306_FillRectangle>
		  	          			 sprintf(buffor,"WIN %d", wygrana_kasa );
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000af4:	491f      	ldr	r1, [pc, #124]	@ (8000b74 <main+0x490>)
 8000af6:	4618      	mov	r0, r3
 8000af8:	f004 fb04 	bl	8005104 <siprintf>

		  	          			 int x_pos = 35;
 8000afc:	2323      	movs	r3, #35	@ 0x23
 8000afe:	647b      	str	r3, [r7, #68]	@ 0x44
		  	          			 if(wygrana_kasa > 99) x_pos = 25;
 8000b00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b02:	2b63      	cmp	r3, #99	@ 0x63
 8000b04:	dd01      	ble.n	8000b0a <main+0x426>
 8000b06:	2319      	movs	r3, #25
 8000b08:	647b      	str	r3, [r7, #68]	@ 0x44

		  	          			 ssd1306_SetCursor(x_pos, 28);
 8000b0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	211c      	movs	r1, #28
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 fcad 	bl	8001470 <ssd1306_SetCursor>
		  	          			 ssd1306_WriteString(buffor, Font_11x18, Black);
 8000b16:	4b18      	ldr	r3, [pc, #96]	@ (8000b78 <main+0x494>)
 8000b18:	1d38      	adds	r0, r7, #4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	9200      	str	r2, [sp, #0]
 8000b1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b20:	f000 fc80 	bl	8001424 <ssd1306_WriteString>
		  	          			 ssd1306_UpdateScreen();
 8000b24:	f000 fb72 	bl	800120c <ssd1306_UpdateScreen>

		  	          			 HAL_Delay(2500);
 8000b28:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8000b2c:	f001 f868 	bl	8001c00 <HAL_Delay>
 8000b30:	e003      	b.n	8000b3a <main+0x456>
		  	          		 }else{
		  	          			 HAL_Delay(500);
 8000b32:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b36:	f001 f863 	bl	8001c00 <HAL_Delay>
		  	          		 }

		  	          		 gra_aktywna = 0;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <main+0x47c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
		  	          	 if(gra_aktywna == 1 && stan_bebna[0] == 0 && stan_bebna[1] == 0 && stan_bebna[2] == 0 && brak_kasy == 0){
 8000b40:	e03f      	b.n	8000bc2 <main+0x4de>
 8000b42:	bf00      	nop
 8000b44:	20000234 	.word	0x20000234
 8000b48:	20000244 	.word	0x20000244
 8000b4c:	20000248 	.word	0x20000248
 8000b50:	20000024 	.word	0x20000024
 8000b54:	20000020 	.word	0x20000020
 8000b58:	92492493 	.word	0x92492493
 8000b5c:	20000054 	.word	0x20000054
 8000b60:	20000240 	.word	0x20000240
 8000b64:	2000024c 	.word	0x2000024c
 8000b68:	20000004 	.word	0x20000004
 8000b6c:	55555556 	.word	0x55555556
 8000b70:	20000000 	.word	0x20000000
 8000b74:	0800630c 	.word	0x0800630c
 8000b78:	08007e5c 	.word	0x08007e5c

		  	          	 }else if(brak_kasy == 1){
 8000b7c:	4b30      	ldr	r3, [pc, #192]	@ (8000c40 <main+0x55c>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d11d      	bne.n	8000bc2 <main+0x4de>
		  	          		 ssd1306_FillRectangle(10, 18, 108, 32, White);
 8000b86:	2301      	movs	r3, #1
 8000b88:	9300      	str	r3, [sp, #0]
 8000b8a:	2320      	movs	r3, #32
 8000b8c:	226c      	movs	r2, #108	@ 0x6c
 8000b8e:	2112      	movs	r1, #18
 8000b90:	200a      	movs	r0, #10
 8000b92:	f000 fc85 	bl	80014a0 <ssd1306_FillRectangle>

		  	          		 ssd1306_SetCursor(25, 22);
 8000b96:	2116      	movs	r1, #22
 8000b98:	2019      	movs	r0, #25
 8000b9a:	f000 fc69 	bl	8001470 <ssd1306_SetCursor>
		  	          		 ssd1306_WriteString("BRAK KASY!", Font_7x10, Black);
 8000b9e:	4b29      	ldr	r3, [pc, #164]	@ (8000c44 <main+0x560>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	9200      	str	r2, [sp, #0]
 8000ba4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ba6:	4828      	ldr	r0, [pc, #160]	@ (8000c48 <main+0x564>)
 8000ba8:	f000 fc3c 	bl	8001424 <ssd1306_WriteString>

		  	          		 ssd1306_SetCursor(20, 35);
 8000bac:	2123      	movs	r1, #35	@ 0x23
 8000bae:	2014      	movs	r0, #20
 8000bb0:	f000 fc5e 	bl	8001470 <ssd1306_SetCursor>
		  	          		 ssd1306_WriteString("Wplac monete", Font_6x8, Black);
 8000bb4:	4b25      	ldr	r3, [pc, #148]	@ (8000c4c <main+0x568>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	9200      	str	r2, [sp, #0]
 8000bba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bbc:	4824      	ldr	r0, [pc, #144]	@ (8000c50 <main+0x56c>)
 8000bbe:	f000 fc31 	bl	8001424 <ssd1306_WriteString>
		  	          	 }



		  	          	 ssd1306_UpdateScreen();
 8000bc2:	f000 fb23 	bl	800120c <ssd1306_UpdateScreen>
	  case STATE_AUTHORS:
		  ssd1306_SetCursor(0, 0);
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f000 fc51 	bl	8001470 <ssd1306_SetCursor>
	      ssd1306_WriteString("AUTORZY:", Font_7x10, White);
 8000bce:	4b1d      	ldr	r3, [pc, #116]	@ (8000c44 <main+0x560>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	9200      	str	r2, [sp, #0]
 8000bd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bd6:	481f      	ldr	r0, [pc, #124]	@ (8000c54 <main+0x570>)
 8000bd8:	f000 fc24 	bl	8001424 <ssd1306_WriteString>
	      ssd1306_SetCursor(0, 20);
 8000bdc:	2114      	movs	r1, #20
 8000bde:	2000      	movs	r0, #0
 8000be0:	f000 fc46 	bl	8001470 <ssd1306_SetCursor>
	      ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 8000be4:	4b19      	ldr	r3, [pc, #100]	@ (8000c4c <main+0x568>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	9200      	str	r2, [sp, #0]
 8000bea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bec:	481a      	ldr	r0, [pc, #104]	@ (8000c58 <main+0x574>)
 8000bee:	f000 fc19 	bl	8001424 <ssd1306_WriteString>
	      ssd1306_SetCursor(0, 30);
 8000bf2:	211e      	movs	r1, #30
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f000 fc3b 	bl	8001470 <ssd1306_SetCursor>
	      ssd1306_WriteString("Mateusz Tręda", Font_6x8, White);
 8000bfa:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <main+0x568>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	9200      	str	r2, [sp, #0]
 8000c00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c02:	4816      	ldr	r0, [pc, #88]	@ (8000c5c <main+0x578>)
 8000c04:	f000 fc0e 	bl	8001424 <ssd1306_WriteString>
	      break;
 8000c08:	e016      	b.n	8000c38 <main+0x554>
	  case STATE_DESC:
	      ssd1306_WriteString("Opis gry...", Font_6x8, White);
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <main+0x568>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	9200      	str	r2, [sp, #0]
 8000c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c12:	4813      	ldr	r0, [pc, #76]	@ (8000c60 <main+0x57c>)
 8000c14:	f000 fc06 	bl	8001424 <ssd1306_WriteString>
	      break;
 8000c18:	e00e      	b.n	8000c38 <main+0x554>

	  case STATE_HIGHSCORES:
	      ssd1306_WriteString("1. AAA - 5000", Font_6x8, White);
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <main+0x568>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c22:	4810      	ldr	r0, [pc, #64]	@ (8000c64 <main+0x580>)
 8000c24:	f000 fbfe 	bl	8001424 <ssd1306_WriteString>
	      ssd1306_WriteString("2. BBB - 3000", Font_6x8, White);
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <main+0x568>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	9200      	str	r2, [sp, #0]
 8000c2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c30:	480d      	ldr	r0, [pc, #52]	@ (8000c68 <main+0x584>)
 8000c32:	f000 fbf7 	bl	8001424 <ssd1306_WriteString>
	      break;
 8000c36:	bf00      	nop
	      }
	  ssd1306_UpdateScreen();
 8000c38:	f000 fae8 	bl	800120c <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 8000c3c:	e568      	b.n	8000710 <main+0x2c>
 8000c3e:	bf00      	nop
 8000c40:	2000024c 	.word	0x2000024c
 8000c44:	08007e50 	.word	0x08007e50
 8000c48:	08006314 	.word	0x08006314
 8000c4c:	08007e44 	.word	0x08007e44
 8000c50:	08006320 	.word	0x08006320
 8000c54:	08006330 	.word	0x08006330
 8000c58:	0800633c 	.word	0x0800633c
 8000c5c:	08006350 	.word	0x08006350
 8000c60:	08006360 	.word	0x08006360
 8000c64:	0800636c 	.word	0x0800636c
 8000c68:	0800637c 	.word	0x0800637c

08000c6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b096      	sub	sp, #88	@ 0x58
 8000c70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c72:	f107 0314 	add.w	r3, r7, #20
 8000c76:	2244      	movs	r2, #68	@ 0x44
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f004 fac1 	bl	8005202 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c80:	463b      	mov	r3, r7
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c8e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c92:	f001 fc05 	bl	80024a0 <HAL_PWREx_ControlVoltageScaling>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c9c:	f000 f9c2 	bl	8001024 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ca8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000caa:	2310      	movs	r3, #16
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000cba:	230a      	movs	r3, #10
 8000cbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cbe:	2307      	movs	r3, #7
 8000cc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f001 fc3c 	bl	800254c <HAL_RCC_OscConfig>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cda:	f000 f9a3 	bl	8001024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cde:	230f      	movs	r3, #15
 8000ce0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce2:	2303      	movs	r3, #3
 8000ce4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	2104      	movs	r1, #4
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f002 f804 	bl	8002d04 <HAL_RCC_ClockConfig>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d02:	f000 f98f 	bl	8001024 <Error_Handler>
  }
}
 8000d06:	bf00      	nop
 8000d08:	3758      	adds	r7, #88	@ 0x58
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
	...

08000d10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b0aa      	sub	sp, #168	@ 0xa8
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d16:	f107 030c 	add.w	r3, r7, #12
 8000d1a:	2288      	movs	r2, #136	@ 0x88
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f004 fa6f 	bl	8005202 <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d24:	2340      	movs	r3, #64	@ 0x40
 8000d26:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	4618      	mov	r0, r3
 8000d32:	f002 fa0b 	bl	800314c <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8000d36:	4b33      	ldr	r3, [pc, #204]	@ (8000e04 <MX_I2C1_Init+0xf4>)
 8000d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d3a:	4a32      	ldr	r2, [pc, #200]	@ (8000e04 <MX_I2C1_Init+0xf4>)
 8000d3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d40:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d42:	4b30      	ldr	r3, [pc, #192]	@ (8000e04 <MX_I2C1_Init+0xf4>)
 8000d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e04 <MX_I2C1_Init+0xf4>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d52:	4a2c      	ldr	r2, [pc, #176]	@ (8000e04 <MX_I2C1_Init+0xf4>)
 8000d54:	f043 0302 	orr.w	r3, r3, #2
 8000d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e04 <MX_I2C1_Init+0xf4>)
 8000d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000d66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d74:	2301      	movs	r3, #1
 8000d76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d80:	2304      	movs	r3, #4
 8000d82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d86:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	481e      	ldr	r0, [pc, #120]	@ (8000e08 <MX_I2C1_Init+0xf8>)
 8000d8e:	f001 f86d 	bl	8001e6c <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000d94:	4a1e      	ldr	r2, [pc, #120]	@ (8000e10 <MX_I2C1_Init+0x100>)
 8000d96:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000d98:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000e14 <MX_I2C1_Init+0x104>)
 8000d9c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000da4:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000daa:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000db6:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dbc:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dc2:	4b12      	ldr	r3, [pc, #72]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dc8:	4810      	ldr	r0, [pc, #64]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000dca:	f001 fa29 	bl	8002220 <HAL_I2C_Init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8000dd4:	f000 f926 	bl	8001024 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	480c      	ldr	r0, [pc, #48]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000ddc:	f001 fabb 	bl	8002356 <HAL_I2CEx_ConfigAnalogFilter>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 8000de6:	f000 f91d 	bl	8001024 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dea:	2100      	movs	r1, #0
 8000dec:	4807      	ldr	r0, [pc, #28]	@ (8000e0c <MX_I2C1_Init+0xfc>)
 8000dee:	f001 fafd 	bl	80023ec <HAL_I2CEx_ConfigDigitalFilter>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8000df8:	f000 f914 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dfc:	bf00      	nop
 8000dfe:	37a8      	adds	r7, #168	@ 0xa8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40021000 	.word	0x40021000
 8000e08:	48000400 	.word	0x48000400
 8000e0c:	200000f4 	.word	0x200000f4
 8000e10:	40005400 	.word	0x40005400
 8000e14:	10d19ce4 	.word	0x10d19ce4

08000e18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e90 <MX_SPI1_Init+0x78>)
 8000e20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e22:	4b1a      	ldr	r3, [pc, #104]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e2a:	4b18      	ldr	r3, [pc, #96]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e30:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e32:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e36:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e38:	4b14      	ldr	r3, [pc, #80]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e44:	4b11      	ldr	r3, [pc, #68]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e4a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e4e:	2210      	movs	r2, #16
 8000e50:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e64:	4b09      	ldr	r3, [pc, #36]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e66:	2207      	movs	r2, #7
 8000e68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e72:	2208      	movs	r2, #8
 8000e74:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e76:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <MX_SPI1_Init+0x74>)
 8000e78:	f002 fe24 	bl	8003ac4 <HAL_SPI_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000e82:	f000 f8cf 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000148 	.word	0x20000148
 8000e90:	40013000 	.word	0x40013000

08000e94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e98:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000e9a:	4a15      	ldr	r2, [pc, #84]	@ (8000ef0 <MX_USART2_UART_Init+0x5c>)
 8000e9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ea0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea6:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eac:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eca:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <MX_USART2_UART_Init+0x58>)
 8000ed8:	f003 f972 	bl	80041c0 <HAL_UART_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ee2:	f000 f89f 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200001ac 	.word	0x200001ac
 8000ef0:	40004400 	.word	0x40004400

08000ef4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	@ 0x28
 8000ef8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0a:	4b43      	ldr	r3, [pc, #268]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0e:	4a42      	ldr	r2, [pc, #264]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f10:	f043 0304 	orr.w	r3, r3, #4
 8000f14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f16:	4b40      	ldr	r3, [pc, #256]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1a:	f003 0304 	and.w	r3, r3, #4
 8000f1e:	613b      	str	r3, [r7, #16]
 8000f20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f22:	4b3d      	ldr	r3, [pc, #244]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f26:	4a3c      	ldr	r2, [pc, #240]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f2e:	4b3a      	ldr	r3, [pc, #232]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	4b37      	ldr	r3, [pc, #220]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	4a36      	ldr	r2, [pc, #216]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f46:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f52:	4b31      	ldr	r3, [pc, #196]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f56:	4a30      	ldr	r2, [pc, #192]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001018 <MX_GPIO_Init+0x124>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2180      	movs	r1, #128	@ 0x80
 8000f6e:	482b      	ldr	r0, [pc, #172]	@ (800101c <MX_GPIO_Init+0x128>)
 8000f70:	f001 f926 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7e:	f001 f91f 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2140      	movs	r1, #64	@ 0x40
 8000f86:	4826      	ldr	r0, [pc, #152]	@ (8001020 <MX_GPIO_Init+0x12c>)
 8000f88:	f001 f91a 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f92:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	481e      	ldr	r0, [pc, #120]	@ (800101c <MX_GPIO_Init+0x128>)
 8000fa4:	f000 ff62 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000fa8:	2380      	movs	r3, #128	@ 0x80
 8000faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fac:	2301      	movs	r3, #1
 8000fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4817      	ldr	r0, [pc, #92]	@ (800101c <MX_GPIO_Init+0x128>)
 8000fc0:	f000 ff54 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe0:	f000 ff44 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fe4:	2340      	movs	r3, #64	@ 0x40
 8000fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4809      	ldr	r0, [pc, #36]	@ (8001020 <MX_GPIO_Init+0x12c>)
 8000ffc:	f000 ff36 	bl	8001e6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001000:	2200      	movs	r2, #0
 8001002:	2100      	movs	r1, #0
 8001004:	2028      	movs	r0, #40	@ 0x28
 8001006:	f000 fefa 	bl	8001dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800100a:	2028      	movs	r0, #40	@ 0x28
 800100c:	f000 ff13 	bl	8001e36 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	@ 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40021000 	.word	0x40021000
 800101c:	48000800 	.word	0x48000800
 8001020:	48000400 	.word	0x48000400

08001024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001028:	b672      	cpsid	i
}
 800102a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <Error_Handler+0x8>

08001030 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2140      	movs	r1, #64	@ 0x40
 8001038:	480c      	ldr	r0, [pc, #48]	@ (800106c <ssd1306_Reset+0x3c>)
 800103a:	f001 f8c1 	bl	80021c0 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f001 f8ba 	bl	80021c0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800104c:	200a      	movs	r0, #10
 800104e:	f000 fdd7 	bl	8001c00 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001052:	2201      	movs	r2, #1
 8001054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001058:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105c:	f001 f8b0 	bl	80021c0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001060:	200a      	movs	r0, #10
 8001062:	f000 fdcd 	bl	8001c00 <HAL_Delay>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	48000400 	.word	0x48000400

08001070 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800107a:	2200      	movs	r2, #0
 800107c:	2140      	movs	r1, #64	@ 0x40
 800107e:	480c      	ldr	r0, [pc, #48]	@ (80010b0 <ssd1306_WriteCommand+0x40>)
 8001080:	f001 f89e 	bl	80021c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001084:	2200      	movs	r2, #0
 8001086:	2180      	movs	r1, #128	@ 0x80
 8001088:	480a      	ldr	r0, [pc, #40]	@ (80010b4 <ssd1306_WriteCommand+0x44>)
 800108a:	f001 f899 	bl	80021c0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800108e:	1df9      	adds	r1, r7, #7
 8001090:	f04f 33ff 	mov.w	r3, #4294967295
 8001094:	2201      	movs	r2, #1
 8001096:	4808      	ldr	r0, [pc, #32]	@ (80010b8 <ssd1306_WriteCommand+0x48>)
 8001098:	f002 fdb7 	bl	8003c0a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800109c:	2201      	movs	r2, #1
 800109e:	2140      	movs	r1, #64	@ 0x40
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <ssd1306_WriteCommand+0x40>)
 80010a2:	f001 f88d 	bl	80021c0 <HAL_GPIO_WritePin>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	48000400 	.word	0x48000400
 80010b4:	48000800 	.word	0x48000800
 80010b8:	20000148 	.word	0x20000148

080010bc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80010c6:	2200      	movs	r2, #0
 80010c8:	2140      	movs	r1, #64	@ 0x40
 80010ca:	480c      	ldr	r0, [pc, #48]	@ (80010fc <ssd1306_WriteData+0x40>)
 80010cc:	f001 f878 	bl	80021c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80010d0:	2201      	movs	r2, #1
 80010d2:	2180      	movs	r1, #128	@ 0x80
 80010d4:	480a      	ldr	r0, [pc, #40]	@ (8001100 <ssd1306_WriteData+0x44>)
 80010d6:	f001 f873 	bl	80021c0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	b29a      	uxth	r2, r3
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	4807      	ldr	r0, [pc, #28]	@ (8001104 <ssd1306_WriteData+0x48>)
 80010e6:	f002 fd90 	bl	8003c0a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80010ea:	2201      	movs	r2, #1
 80010ec:	2140      	movs	r1, #64	@ 0x40
 80010ee:	4803      	ldr	r0, [pc, #12]	@ (80010fc <ssd1306_WriteData+0x40>)
 80010f0:	f001 f866 	bl	80021c0 <HAL_GPIO_WritePin>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	48000400 	.word	0x48000400
 8001100:	48000800 	.word	0x48000800
 8001104:	20000148 	.word	0x20000148

08001108 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800110c:	f7ff ff90 	bl	8001030 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001110:	2064      	movs	r0, #100	@ 0x64
 8001112:	f000 fd75 	bl	8001c00 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001116:	2000      	movs	r0, #0
 8001118:	f000 fa7e 	bl	8001618 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800111c:	2020      	movs	r0, #32
 800111e:	f7ff ffa7 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001122:	2000      	movs	r0, #0
 8001124:	f7ff ffa4 	bl	8001070 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001128:	20b0      	movs	r0, #176	@ 0xb0
 800112a:	f7ff ffa1 	bl	8001070 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800112e:	20c8      	movs	r0, #200	@ 0xc8
 8001130:	f7ff ff9e 	bl	8001070 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001134:	2000      	movs	r0, #0
 8001136:	f7ff ff9b 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800113a:	2010      	movs	r0, #16
 800113c:	f7ff ff98 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001140:	2040      	movs	r0, #64	@ 0x40
 8001142:	f7ff ff95 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001146:	20ff      	movs	r0, #255	@ 0xff
 8001148:	f000 fa53 	bl	80015f2 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800114c:	20a1      	movs	r0, #161	@ 0xa1
 800114e:	f7ff ff8f 	bl	8001070 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001152:	20a6      	movs	r0, #166	@ 0xa6
 8001154:	f7ff ff8c 	bl	8001070 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001158:	20a8      	movs	r0, #168	@ 0xa8
 800115a:	f7ff ff89 	bl	8001070 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800115e:	203f      	movs	r0, #63	@ 0x3f
 8001160:	f7ff ff86 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001164:	20a4      	movs	r0, #164	@ 0xa4
 8001166:	f7ff ff83 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800116a:	20d3      	movs	r0, #211	@ 0xd3
 800116c:	f7ff ff80 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001170:	2000      	movs	r0, #0
 8001172:	f7ff ff7d 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001176:	20d5      	movs	r0, #213	@ 0xd5
 8001178:	f7ff ff7a 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800117c:	20f0      	movs	r0, #240	@ 0xf0
 800117e:	f7ff ff77 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001182:	20d9      	movs	r0, #217	@ 0xd9
 8001184:	f7ff ff74 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001188:	2022      	movs	r0, #34	@ 0x22
 800118a:	f7ff ff71 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800118e:	20da      	movs	r0, #218	@ 0xda
 8001190:	f7ff ff6e 	bl	8001070 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001194:	2012      	movs	r0, #18
 8001196:	f7ff ff6b 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800119a:	20db      	movs	r0, #219	@ 0xdb
 800119c:	f7ff ff68 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80011a0:	2020      	movs	r0, #32
 80011a2:	f7ff ff65 	bl	8001070 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80011a6:	208d      	movs	r0, #141	@ 0x8d
 80011a8:	f7ff ff62 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80011ac:	2014      	movs	r0, #20
 80011ae:	f7ff ff5f 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80011b2:	2001      	movs	r0, #1
 80011b4:	f000 fa30 	bl	8001618 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80011b8:	2000      	movs	r0, #0
 80011ba:	f000 f80f 	bl	80011dc <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80011be:	f000 f825 	bl	800120c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80011c2:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <ssd1306_Init+0xd0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80011c8:	4b03      	ldr	r3, [pc, #12]	@ (80011d8 <ssd1306_Init+0xd0>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80011ce:	4b02      	ldr	r3, [pc, #8]	@ (80011d8 <ssd1306_Init+0xd0>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	711a      	strb	r2, [r3, #4]
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	2000065c 	.word	0x2000065c

080011dc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <ssd1306_Fill+0x14>
 80011ec:	2300      	movs	r3, #0
 80011ee:	e000      	b.n	80011f2 <ssd1306_Fill+0x16>
 80011f0:	23ff      	movs	r3, #255	@ 0xff
 80011f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011f6:	4619      	mov	r1, r3
 80011f8:	4803      	ldr	r0, [pc, #12]	@ (8001208 <ssd1306_Fill+0x2c>)
 80011fa:	f004 f802 	bl	8005202 <memset>
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2000025c 	.word	0x2000025c

0800120c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001212:	2300      	movs	r3, #0
 8001214:	71fb      	strb	r3, [r7, #7]
 8001216:	e016      	b.n	8001246 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	3b50      	subs	r3, #80	@ 0x50
 800121c:	b2db      	uxtb	r3, r3
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff26 	bl	8001070 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001224:	2000      	movs	r0, #0
 8001226:	f7ff ff23 	bl	8001070 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800122a:	2010      	movs	r0, #16
 800122c:	f7ff ff20 	bl	8001070 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	01db      	lsls	r3, r3, #7
 8001234:	4a08      	ldr	r2, [pc, #32]	@ (8001258 <ssd1306_UpdateScreen+0x4c>)
 8001236:	4413      	add	r3, r2
 8001238:	2180      	movs	r1, #128	@ 0x80
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff3e 	bl	80010bc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	3301      	adds	r3, #1
 8001244:	71fb      	strb	r3, [r7, #7]
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	2b07      	cmp	r3, #7
 800124a:	d9e5      	bls.n	8001218 <ssd1306_UpdateScreen+0xc>
    }
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	2000025c 	.word	0x2000025c

0800125c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	71fb      	strb	r3, [r7, #7]
 8001266:	460b      	mov	r3, r1
 8001268:	71bb      	strb	r3, [r7, #6]
 800126a:	4613      	mov	r3, r2
 800126c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	2b00      	cmp	r3, #0
 8001274:	db3d      	blt.n	80012f2 <ssd1306_DrawPixel+0x96>
 8001276:	79bb      	ldrb	r3, [r7, #6]
 8001278:	2b3f      	cmp	r3, #63	@ 0x3f
 800127a:	d83a      	bhi.n	80012f2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 800127c:	797b      	ldrb	r3, [r7, #5]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d11a      	bne.n	80012b8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001282:	79fa      	ldrb	r2, [r7, #7]
 8001284:	79bb      	ldrb	r3, [r7, #6]
 8001286:	08db      	lsrs	r3, r3, #3
 8001288:	b2d8      	uxtb	r0, r3
 800128a:	4603      	mov	r3, r0
 800128c:	01db      	lsls	r3, r3, #7
 800128e:	4413      	add	r3, r2
 8001290:	4a1b      	ldr	r2, [pc, #108]	@ (8001300 <ssd1306_DrawPixel+0xa4>)
 8001292:	5cd3      	ldrb	r3, [r2, r3]
 8001294:	b25a      	sxtb	r2, r3
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	2101      	movs	r1, #1
 800129e:	fa01 f303 	lsl.w	r3, r1, r3
 80012a2:	b25b      	sxtb	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	b259      	sxtb	r1, r3
 80012a8:	79fa      	ldrb	r2, [r7, #7]
 80012aa:	4603      	mov	r3, r0
 80012ac:	01db      	lsls	r3, r3, #7
 80012ae:	4413      	add	r3, r2
 80012b0:	b2c9      	uxtb	r1, r1
 80012b2:	4a13      	ldr	r2, [pc, #76]	@ (8001300 <ssd1306_DrawPixel+0xa4>)
 80012b4:	54d1      	strb	r1, [r2, r3]
 80012b6:	e01d      	b.n	80012f4 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80012b8:	79fa      	ldrb	r2, [r7, #7]
 80012ba:	79bb      	ldrb	r3, [r7, #6]
 80012bc:	08db      	lsrs	r3, r3, #3
 80012be:	b2d8      	uxtb	r0, r3
 80012c0:	4603      	mov	r3, r0
 80012c2:	01db      	lsls	r3, r3, #7
 80012c4:	4413      	add	r3, r2
 80012c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001300 <ssd1306_DrawPixel+0xa4>)
 80012c8:	5cd3      	ldrb	r3, [r2, r3]
 80012ca:	b25a      	sxtb	r2, r3
 80012cc:	79bb      	ldrb	r3, [r7, #6]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	2101      	movs	r1, #1
 80012d4:	fa01 f303 	lsl.w	r3, r1, r3
 80012d8:	b25b      	sxtb	r3, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	b25b      	sxtb	r3, r3
 80012de:	4013      	ands	r3, r2
 80012e0:	b259      	sxtb	r1, r3
 80012e2:	79fa      	ldrb	r2, [r7, #7]
 80012e4:	4603      	mov	r3, r0
 80012e6:	01db      	lsls	r3, r3, #7
 80012e8:	4413      	add	r3, r2
 80012ea:	b2c9      	uxtb	r1, r1
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <ssd1306_DrawPixel+0xa4>)
 80012ee:	54d1      	strb	r1, [r2, r3]
 80012f0:	e000      	b.n	80012f4 <ssd1306_DrawPixel+0x98>
        return;
 80012f2:	bf00      	nop
    }
}
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	2000025c 	.word	0x2000025c

08001304 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b089      	sub	sp, #36	@ 0x24
 8001308:	af00      	add	r7, sp, #0
 800130a:	4604      	mov	r4, r0
 800130c:	4638      	mov	r0, r7
 800130e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001312:	4623      	mov	r3, r4
 8001314:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b1f      	cmp	r3, #31
 800131a:	d902      	bls.n	8001322 <ssd1306_WriteChar+0x1e>
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001320:	d901      	bls.n	8001326 <ssd1306_WriteChar+0x22>
        return 0;
 8001322:	2300      	movs	r3, #0
 8001324:	e077      	b.n	8001416 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001326:	4b3e      	ldr	r3, [pc, #248]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	461a      	mov	r2, r3
 800132c:	783b      	ldrb	r3, [r7, #0]
 800132e:	4413      	add	r3, r2
 8001330:	2b80      	cmp	r3, #128	@ 0x80
 8001332:	dc06      	bgt.n	8001342 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001334:	4b3a      	ldr	r3, [pc, #232]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 8001336:	885b      	ldrh	r3, [r3, #2]
 8001338:	461a      	mov	r2, r3
 800133a:	787b      	ldrb	r3, [r7, #1]
 800133c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800133e:	2b40      	cmp	r3, #64	@ 0x40
 8001340:	dd01      	ble.n	8001346 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001342:	2300      	movs	r3, #0
 8001344:	e067      	b.n	8001416 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]
 800134a:	e04e      	b.n	80013ea <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	3b20      	subs	r3, #32
 8001352:	7879      	ldrb	r1, [r7, #1]
 8001354:	fb01 f303 	mul.w	r3, r1, r3
 8001358:	4619      	mov	r1, r3
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	440b      	add	r3, r1
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	4413      	add	r3, r2
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
 800136a:	e036      	b.n	80013da <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d013      	beq.n	80013a4 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800137c:	4b28      	ldr	r3, [pc, #160]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	4413      	add	r3, r2
 8001388:	b2d8      	uxtb	r0, r3
 800138a:	4b25      	ldr	r3, [pc, #148]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 800138c:	885b      	ldrh	r3, [r3, #2]
 800138e:	b2da      	uxtb	r2, r3
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	4413      	add	r3, r2
 8001396:	b2db      	uxtb	r3, r3
 8001398:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800139c:	4619      	mov	r1, r3
 800139e:	f7ff ff5d 	bl	800125c <ssd1306_DrawPixel>
 80013a2:	e017      	b.n	80013d4 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80013a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	4413      	add	r3, r2
 80013b0:	b2d8      	uxtb	r0, r3
 80013b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 80013b4:	885b      	ldrh	r3, [r3, #2]
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	4413      	add	r3, r2
 80013be:	b2d9      	uxtb	r1, r3
 80013c0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	bf0c      	ite	eq
 80013c8:	2301      	moveq	r3, #1
 80013ca:	2300      	movne	r3, #0
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	461a      	mov	r2, r3
 80013d0:	f7ff ff44 	bl	800125c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	3301      	adds	r3, #1
 80013d8:	61bb      	str	r3, [r7, #24]
 80013da:	783b      	ldrb	r3, [r7, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d3c3      	bcc.n	800136c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	3301      	adds	r3, #1
 80013e8:	61fb      	str	r3, [r7, #28]
 80013ea:	787b      	ldrb	r3, [r7, #1]
 80013ec:	461a      	mov	r2, r3
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d3ab      	bcc.n	800134c <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	68ba      	ldr	r2, [r7, #8]
 80013fa:	2a00      	cmp	r2, #0
 80013fc:	d005      	beq.n	800140a <ssd1306_WriteChar+0x106>
 80013fe:	68b9      	ldr	r1, [r7, #8]
 8001400:	7bfa      	ldrb	r2, [r7, #15]
 8001402:	3a20      	subs	r2, #32
 8001404:	440a      	add	r2, r1
 8001406:	7812      	ldrb	r2, [r2, #0]
 8001408:	e000      	b.n	800140c <ssd1306_WriteChar+0x108>
 800140a:	783a      	ldrb	r2, [r7, #0]
 800140c:	4413      	add	r3, r2
 800140e:	b29a      	uxth	r2, r3
 8001410:	4b03      	ldr	r3, [pc, #12]	@ (8001420 <ssd1306_WriteChar+0x11c>)
 8001412:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3724      	adds	r7, #36	@ 0x24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	2000065c 	.word	0x2000065c

08001424 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af02      	add	r7, sp, #8
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	4638      	mov	r0, r7
 800142e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001432:	e013      	b.n	800145c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	7818      	ldrb	r0, [r3, #0]
 8001438:	7e3b      	ldrb	r3, [r7, #24]
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	463b      	mov	r3, r7
 800143e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001440:	f7ff ff60 	bl	8001304 <ssd1306_WriteChar>
 8001444:	4603      	mov	r3, r0
 8001446:	461a      	mov	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	d002      	beq.n	8001456 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	e008      	b.n	8001468 <ssd1306_WriteString+0x44>
        }
        str++;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	3301      	adds	r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1e7      	bne.n	8001434 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	781b      	ldrb	r3, [r3, #0]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	460a      	mov	r2, r1
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	4613      	mov	r3, r2
 800147e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	b29a      	uxth	r2, r3
 8001484:	4b05      	ldr	r3, [pc, #20]	@ (800149c <ssd1306_SetCursor+0x2c>)
 8001486:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001488:	79bb      	ldrb	r3, [r7, #6]
 800148a:	b29a      	uxth	r2, r3
 800148c:	4b03      	ldr	r3, [pc, #12]	@ (800149c <ssd1306_SetCursor+0x2c>)
 800148e:	805a      	strh	r2, [r3, #2]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	2000065c 	.word	0x2000065c

080014a0 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4604      	mov	r4, r0
 80014a8:	4608      	mov	r0, r1
 80014aa:	4611      	mov	r1, r2
 80014ac:	461a      	mov	r2, r3
 80014ae:	4623      	mov	r3, r4
 80014b0:	71fb      	strb	r3, [r7, #7]
 80014b2:	4603      	mov	r3, r0
 80014b4:	71bb      	strb	r3, [r7, #6]
 80014b6:	460b      	mov	r3, r1
 80014b8:	717b      	strb	r3, [r7, #5]
 80014ba:	4613      	mov	r3, r2
 80014bc:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 80014be:	79fa      	ldrb	r2, [r7, #7]
 80014c0:	797b      	ldrb	r3, [r7, #5]
 80014c2:	4293      	cmp	r3, r2
 80014c4:	bf28      	it	cs
 80014c6:	4613      	movcs	r3, r2
 80014c8:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 80014ca:	797a      	ldrb	r2, [r7, #5]
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	4293      	cmp	r3, r2
 80014d0:	bf38      	it	cc
 80014d2:	4613      	movcc	r3, r2
 80014d4:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 80014d6:	79ba      	ldrb	r2, [r7, #6]
 80014d8:	793b      	ldrb	r3, [r7, #4]
 80014da:	4293      	cmp	r3, r2
 80014dc:	bf28      	it	cs
 80014de:	4613      	movcs	r3, r2
 80014e0:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 80014e2:	793a      	ldrb	r2, [r7, #4]
 80014e4:	79bb      	ldrb	r3, [r7, #6]
 80014e6:	4293      	cmp	r3, r2
 80014e8:	bf38      	it	cc
 80014ea:	4613      	movcc	r3, r2
 80014ec:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80014ee:	7afb      	ldrb	r3, [r7, #11]
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e017      	b.n	8001524 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80014f4:	7b7b      	ldrb	r3, [r7, #13]
 80014f6:	73bb      	strb	r3, [r7, #14]
 80014f8:	e009      	b.n	800150e <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 80014fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014fe:	7bf9      	ldrb	r1, [r7, #15]
 8001500:	7bbb      	ldrb	r3, [r7, #14]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff feaa 	bl	800125c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001508:	7bbb      	ldrb	r3, [r7, #14]
 800150a:	3301      	adds	r3, #1
 800150c:	73bb      	strb	r3, [r7, #14]
 800150e:	7bba      	ldrb	r2, [r7, #14]
 8001510:	7b3b      	ldrb	r3, [r7, #12]
 8001512:	429a      	cmp	r2, r3
 8001514:	d803      	bhi.n	800151e <ssd1306_FillRectangle+0x7e>
 8001516:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800151a:	2b00      	cmp	r3, #0
 800151c:	daed      	bge.n	80014fa <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	3301      	adds	r3, #1
 8001522:	73fb      	strb	r3, [r7, #15]
 8001524:	7bfa      	ldrb	r2, [r7, #15]
 8001526:	7abb      	ldrb	r3, [r7, #10]
 8001528:	429a      	cmp	r2, r3
 800152a:	d803      	bhi.n	8001534 <ssd1306_FillRectangle+0x94>
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001530:	d9e0      	bls.n	80014f4 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001532:	bf00      	nop
 8001534:	bf00      	nop
}
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bd90      	pop	{r4, r7, pc}

0800153c <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	603a      	str	r2, [r7, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
 800154a:	460b      	mov	r3, r1
 800154c:	71bb      	strb	r3, [r7, #6]
 800154e:	4613      	mov	r3, r2
 8001550:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001552:	797b      	ldrb	r3, [r7, #5]
 8001554:	3307      	adds	r3, #7
 8001556:	2b00      	cmp	r3, #0
 8001558:	da00      	bge.n	800155c <ssd1306_DrawBitmap+0x20>
 800155a:	3307      	adds	r3, #7
 800155c:	10db      	asrs	r3, r3, #3
 800155e:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001568:	2b00      	cmp	r3, #0
 800156a:	db3e      	blt.n	80015ea <ssd1306_DrawBitmap+0xae>
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001570:	d83b      	bhi.n	80015ea <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001572:	2300      	movs	r3, #0
 8001574:	73bb      	strb	r3, [r7, #14]
 8001576:	e033      	b.n	80015e0 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001578:	2300      	movs	r3, #0
 800157a:	737b      	strb	r3, [r7, #13]
 800157c:	e026      	b.n	80015cc <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 800157e:	7b7b      	ldrb	r3, [r7, #13]
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	2b00      	cmp	r3, #0
 8001586:	d003      	beq.n	8001590 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	e00d      	b.n	80015ac <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001590:	7bbb      	ldrb	r3, [r7, #14]
 8001592:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001596:	fb02 f303 	mul.w	r3, r2, r3
 800159a:	7b7a      	ldrb	r2, [r7, #13]
 800159c:	08d2      	lsrs	r2, r2, #3
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	4413      	add	r3, r2
 80015a2:	461a      	mov	r2, r3
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80015ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	da08      	bge.n	80015c6 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	7b7b      	ldrb	r3, [r7, #13]
 80015b8:	4413      	add	r3, r2
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	7f3a      	ldrb	r2, [r7, #28]
 80015be:	79b9      	ldrb	r1, [r7, #6]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fe4b 	bl	800125c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80015c6:	7b7b      	ldrb	r3, [r7, #13]
 80015c8:	3301      	adds	r3, #1
 80015ca:	737b      	strb	r3, [r7, #13]
 80015cc:	7b7a      	ldrb	r2, [r7, #13]
 80015ce:	797b      	ldrb	r3, [r7, #5]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d3d4      	bcc.n	800157e <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
 80015d6:	3301      	adds	r3, #1
 80015d8:	73bb      	strb	r3, [r7, #14]
 80015da:	79bb      	ldrb	r3, [r7, #6]
 80015dc:	3301      	adds	r3, #1
 80015de:	71bb      	strb	r3, [r7, #6]
 80015e0:	7bba      	ldrb	r2, [r7, #14]
 80015e2:	7e3b      	ldrb	r3, [r7, #24]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d3c7      	bcc.n	8001578 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 80015e8:	e000      	b.n	80015ec <ssd1306_DrawBitmap+0xb0>
        return;
 80015ea:	bf00      	nop
}
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	4603      	mov	r3, r0
 80015fa:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80015fc:	2381      	movs	r3, #129	@ 0x81
 80015fe:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fd34 	bl	8001070 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fd30 	bl	8001070 <ssd1306_WriteCommand>
}
 8001610:	bf00      	nop
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001628:	23af      	movs	r3, #175	@ 0xaf
 800162a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800162c:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <ssd1306_SetDisplayOn+0x38>)
 800162e:	2201      	movs	r2, #1
 8001630:	715a      	strb	r2, [r3, #5]
 8001632:	e004      	b.n	800163e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001634:	23ae      	movs	r3, #174	@ 0xae
 8001636:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001638:	4b05      	ldr	r3, [pc, #20]	@ (8001650 <ssd1306_SetDisplayOn+0x38>)
 800163a:	2200      	movs	r2, #0
 800163c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fd15 	bl	8001070 <ssd1306_WriteCommand>
}
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	2000065c 	.word	0x2000065c

08001654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <HAL_MspInit+0x44>)
 800165c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165e:	4a0e      	ldr	r2, [pc, #56]	@ (8001698 <HAL_MspInit+0x44>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6613      	str	r3, [r2, #96]	@ 0x60
 8001666:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <HAL_MspInit+0x44>)
 8001668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_MspInit+0x44>)
 8001674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001676:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <HAL_MspInit+0x44>)
 8001678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800167c:	6593      	str	r3, [r2, #88]	@ 0x58
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_MspInit+0x44>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b0ac      	sub	sp, #176	@ 0xb0
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2288      	movs	r2, #136	@ 0x88
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 fda0 	bl	8005202 <memset>
  if(hi2c->Instance==I2C1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a21      	ldr	r2, [pc, #132]	@ (800174c <HAL_I2C_MspInit+0xb0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d13b      	bne.n	8001744 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016cc:	2340      	movs	r3, #64	@ 0x40
 80016ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4618      	mov	r0, r3
 80016da:	f001 fd37 	bl	800314c <HAL_RCCEx_PeriphCLKConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80016e4:	f7ff fc9e 	bl	8001024 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e8:	4b19      	ldr	r3, [pc, #100]	@ (8001750 <HAL_I2C_MspInit+0xb4>)
 80016ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ec:	4a18      	ldr	r2, [pc, #96]	@ (8001750 <HAL_I2C_MspInit+0xb4>)
 80016ee:	f043 0302 	orr.w	r3, r3, #2
 80016f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f4:	4b16      	ldr	r3, [pc, #88]	@ (8001750 <HAL_I2C_MspInit+0xb4>)
 80016f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001700:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001704:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001708:	2312      	movs	r3, #18
 800170a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001714:	2303      	movs	r3, #3
 8001716:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800171a:	2304      	movs	r3, #4
 800171c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001720:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001724:	4619      	mov	r1, r3
 8001726:	480b      	ldr	r0, [pc, #44]	@ (8001754 <HAL_I2C_MspInit+0xb8>)
 8001728:	f000 fba0 	bl	8001e6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800172c:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <HAL_I2C_MspInit+0xb4>)
 800172e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001730:	4a07      	ldr	r2, [pc, #28]	@ (8001750 <HAL_I2C_MspInit+0xb4>)
 8001732:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001736:	6593      	str	r3, [r2, #88]	@ 0x58
 8001738:	4b05      	ldr	r3, [pc, #20]	@ (8001750 <HAL_I2C_MspInit+0xb4>)
 800173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001744:	bf00      	nop
 8001746:	37b0      	adds	r7, #176	@ 0xb0
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40005400 	.word	0x40005400
 8001750:	40021000 	.word	0x40021000
 8001754:	48000400 	.word	0x48000400

08001758 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08a      	sub	sp, #40	@ 0x28
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001760:	f107 0314 	add.w	r3, r7, #20
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a17      	ldr	r2, [pc, #92]	@ (80017d4 <HAL_SPI_MspInit+0x7c>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d128      	bne.n	80017cc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800177a:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <HAL_SPI_MspInit+0x80>)
 800177c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800177e:	4a16      	ldr	r2, [pc, #88]	@ (80017d8 <HAL_SPI_MspInit+0x80>)
 8001780:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001784:	6613      	str	r3, [r2, #96]	@ 0x60
 8001786:	4b14      	ldr	r3, [pc, #80]	@ (80017d8 <HAL_SPI_MspInit+0x80>)
 8001788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800178e:	613b      	str	r3, [r7, #16]
 8001790:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <HAL_SPI_MspInit+0x80>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	4a10      	ldr	r2, [pc, #64]	@ (80017d8 <HAL_SPI_MspInit+0x80>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800179e:	4b0e      	ldr	r3, [pc, #56]	@ (80017d8 <HAL_SPI_MspInit+0x80>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80017aa:	23e0      	movs	r3, #224	@ 0xe0
 80017ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b6:	2303      	movs	r3, #3
 80017b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017ba:	2305      	movs	r3, #5
 80017bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	4619      	mov	r1, r3
 80017c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c8:	f000 fb50 	bl	8001e6c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80017cc:	bf00      	nop
 80017ce:	3728      	adds	r7, #40	@ 0x28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40013000 	.word	0x40013000
 80017d8:	40021000 	.word	0x40021000

080017dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b0ac      	sub	sp, #176	@ 0xb0
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2288      	movs	r2, #136	@ 0x88
 80017fa:	2100      	movs	r1, #0
 80017fc:	4618      	mov	r0, r3
 80017fe:	f003 fd00 	bl	8005202 <memset>
  if(huart->Instance==USART2)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a21      	ldr	r2, [pc, #132]	@ (800188c <HAL_UART_MspInit+0xb0>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d13b      	bne.n	8001884 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800180c:	2302      	movs	r3, #2
 800180e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001810:	2300      	movs	r3, #0
 8001812:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	4618      	mov	r0, r3
 800181a:	f001 fc97 	bl	800314c <HAL_RCCEx_PeriphCLKConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001824:	f7ff fbfe 	bl	8001024 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <HAL_UART_MspInit+0xb4>)
 800182a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182c:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <HAL_UART_MspInit+0xb4>)
 800182e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001832:	6593      	str	r3, [r2, #88]	@ 0x58
 8001834:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <HAL_UART_MspInit+0xb4>)
 8001836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001840:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <HAL_UART_MspInit+0xb4>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <HAL_UART_MspInit+0xb4>)
 8001846:	f043 0301 	orr.w	r3, r3, #1
 800184a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184c:	4b10      	ldr	r3, [pc, #64]	@ (8001890 <HAL_UART_MspInit+0xb4>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001858:	230c      	movs	r3, #12
 800185a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186a:	2303      	movs	r3, #3
 800186c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001870:	2307      	movs	r3, #7
 8001872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800187a:	4619      	mov	r1, r3
 800187c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001880:	f000 faf4 	bl	8001e6c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001884:	bf00      	nop
 8001886:	37b0      	adds	r7, #176	@ 0xb0
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40004400 	.word	0x40004400
 8001890:	40021000 	.word	0x40021000

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ea:	f000 f969 	bl	8001bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80018f6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80018fa:	f000 fc79 	bl	80021f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}

08001902 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  return 1;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <_kill>:

int _kill(int pid, int sig)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800191c:	f003 fcc0 	bl	80052a0 <__errno>
 8001920:	4603      	mov	r3, r0
 8001922:	2216      	movs	r2, #22
 8001924:	601a      	str	r2, [r3, #0]
  return -1;
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_exit>:

void _exit (int status)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800193a:	f04f 31ff 	mov.w	r1, #4294967295
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffe7 	bl	8001912 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <_exit+0x12>

08001948 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e00a      	b.n	8001970 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800195a:	f7fe feab 	bl	80006b4 <__io_getchar>
 800195e:	4601      	mov	r1, r0
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	60ba      	str	r2, [r7, #8]
 8001966:	b2ca      	uxtb	r2, r1
 8001968:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	3301      	adds	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	429a      	cmp	r2, r3
 8001976:	dbf0      	blt.n	800195a <_read+0x12>
  }

  return len;
 8001978:	687b      	ldr	r3, [r7, #4]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	e009      	b.n	80019a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	60ba      	str	r2, [r7, #8]
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fe77 	bl	8000690 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf1      	blt.n	8001994 <_write+0x12>
  }
  return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_close>:

int _close(int file)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019e2:	605a      	str	r2, [r3, #4]
  return 0;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <_isatty>:

int _isatty(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019fa:	2301      	movs	r3, #1
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
	...

08001a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a2c:	4a14      	ldr	r2, [pc, #80]	@ (8001a80 <_sbrk+0x5c>)
 8001a2e:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <_sbrk+0x60>)
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a38:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <_sbrk+0x64>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d102      	bne.n	8001a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <_sbrk+0x64>)
 8001a42:	4a12      	ldr	r2, [pc, #72]	@ (8001a8c <_sbrk+0x68>)
 8001a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d207      	bcs.n	8001a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a54:	f003 fc24 	bl	80052a0 <__errno>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a62:	e009      	b.n	8001a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <_sbrk+0x64>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a6a:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <_sbrk+0x64>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4413      	add	r3, r2
 8001a72:	4a05      	ldr	r2, [pc, #20]	@ (8001a88 <_sbrk+0x64>)
 8001a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a76:	68fb      	ldr	r3, [r7, #12]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20018000 	.word	0x20018000
 8001a84:	00000400 	.word	0x00000400
 8001a88:	20000664 	.word	0x20000664
 8001a8c:	200007b8 	.word	0x200007b8

08001a90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <SystemInit+0x20>)
 8001a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a9a:	4a05      	ldr	r2, [pc, #20]	@ (8001ab0 <SystemInit+0x20>)
 8001a9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	e000ed00 	.word	0xe000ed00

08001ab4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ab4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001aec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ab8:	f7ff ffea 	bl	8001a90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001abc:	480c      	ldr	r0, [pc, #48]	@ (8001af0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001abe:	490d      	ldr	r1, [pc, #52]	@ (8001af4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8001af8 <LoopForever+0xe>)
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac4:	e002      	b.n	8001acc <LoopCopyDataInit>

08001ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aca:	3304      	adds	r3, #4

08001acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad0:	d3f9      	bcc.n	8001ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ad4:	4c0a      	ldr	r4, [pc, #40]	@ (8001b00 <LoopForever+0x16>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad8:	e001      	b.n	8001ade <LoopFillZerobss>

08001ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001adc:	3204      	adds	r2, #4

08001ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae0:	d3fb      	bcc.n	8001ada <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ae2:	f003 fbe3 	bl	80052ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ae6:	f7fe fdfd 	bl	80006e4 <main>

08001aea <LoopForever>:

LoopForever:
    b LoopForever
 8001aea:	e7fe      	b.n	8001aea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001aec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af4:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001af8:	08008320 	.word	0x08008320
  ldr r2, =_sbss
 8001afc:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8001b00:	200007b8 	.word	0x200007b8

08001b04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b04:	e7fe      	b.n	8001b04 <ADC1_2_IRQHandler>
	...

08001b08 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b12:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <HAL_Init+0x3c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a0b      	ldr	r2, [pc, #44]	@ (8001b44 <HAL_Init+0x3c>)
 8001b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b1c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b1e:	2003      	movs	r0, #3
 8001b20:	f000 f962 	bl	8001de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b24:	2000      	movs	r0, #0
 8001b26:	f000 f80f 	bl	8001b48 <HAL_InitTick>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d002      	beq.n	8001b36 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	71fb      	strb	r3, [r7, #7]
 8001b34:	e001      	b.n	8001b3a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b36:	f7ff fd8d 	bl	8001654 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40022000 	.word	0x40022000

08001b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b50:	2300      	movs	r3, #0
 8001b52:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b54:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <HAL_InitTick+0x6c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d023      	beq.n	8001ba4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b5c:	4b16      	ldr	r3, [pc, #88]	@ (8001bb8 <HAL_InitTick+0x70>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4b14      	ldr	r3, [pc, #80]	@ (8001bb4 <HAL_InitTick+0x6c>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	4619      	mov	r1, r3
 8001b66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f96d 	bl	8001e52 <HAL_SYSTICK_Config>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10f      	bne.n	8001b9e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b0f      	cmp	r3, #15
 8001b82:	d809      	bhi.n	8001b98 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b84:	2200      	movs	r2, #0
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f000 f937 	bl	8001dfe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b90:	4a0a      	ldr	r2, [pc, #40]	@ (8001bbc <HAL_InitTick+0x74>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e007      	b.n	8001ba8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
 8001b9c:	e004      	b.n	8001ba8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	73fb      	strb	r3, [r7, #15]
 8001ba2:	e001      	b.n	8001ba8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000078 	.word	0x20000078
 8001bb8:	20000070 	.word	0x20000070
 8001bbc:	20000074 	.word	0x20000074

08001bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <HAL_IncTick+0x20>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_IncTick+0x24>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <HAL_IncTick+0x24>)
 8001bd2:	6013      	str	r3, [r2, #0]
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000078 	.word	0x20000078
 8001be4:	20000668 	.word	0x20000668

08001be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return uwTick;
 8001bec:	4b03      	ldr	r3, [pc, #12]	@ (8001bfc <HAL_GetTick+0x14>)
 8001bee:	681b      	ldr	r3, [r3, #0]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	20000668 	.word	0x20000668

08001c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c08:	f7ff ffee 	bl	8001be8 <HAL_GetTick>
 8001c0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c18:	d005      	beq.n	8001c26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c44 <HAL_Delay+0x44>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4413      	add	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c26:	bf00      	nop
 8001c28:	f7ff ffde 	bl	8001be8 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d8f7      	bhi.n	8001c28 <HAL_Delay+0x28>
  {
  }
}
 8001c38:	bf00      	nop
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000078 	.word	0x20000078

08001c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f003 0307 	and.w	r3, r3, #7
 8001c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c58:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c5e:	68ba      	ldr	r2, [r7, #8]
 8001c60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c64:	4013      	ands	r3, r2
 8001c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c7a:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <__NVIC_SetPriorityGrouping+0x44>)
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	60d3      	str	r3, [r2, #12]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c94:	4b04      	ldr	r3, [pc, #16]	@ (8001ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	0a1b      	lsrs	r3, r3, #8
 8001c9a:	f003 0307 	and.w	r3, r3, #7
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	db0b      	blt.n	8001cd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	f003 021f 	and.w	r2, r3, #31
 8001cc4:	4907      	ldr	r1, [pc, #28]	@ (8001ce4 <__NVIC_EnableIRQ+0x38>)
 8001cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	2001      	movs	r0, #1
 8001cce:	fa00 f202 	lsl.w	r2, r0, r2
 8001cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000e100 	.word	0xe000e100

08001ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	db0a      	blt.n	8001d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	490c      	ldr	r1, [pc, #48]	@ (8001d34 <__NVIC_SetPriority+0x4c>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	0112      	lsls	r2, r2, #4
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d10:	e00a      	b.n	8001d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4908      	ldr	r1, [pc, #32]	@ (8001d38 <__NVIC_SetPriority+0x50>)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	3b04      	subs	r3, #4
 8001d20:	0112      	lsls	r2, r2, #4
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	440b      	add	r3, r1
 8001d26:	761a      	strb	r2, [r3, #24]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000e100 	.word	0xe000e100
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b089      	sub	sp, #36	@ 0x24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f1c3 0307 	rsb	r3, r3, #7
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	bf28      	it	cs
 8001d5a:	2304      	movcs	r3, #4
 8001d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3304      	adds	r3, #4
 8001d62:	2b06      	cmp	r3, #6
 8001d64:	d902      	bls.n	8001d6c <NVIC_EncodePriority+0x30>
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3b03      	subs	r3, #3
 8001d6a:	e000      	b.n	8001d6e <NVIC_EncodePriority+0x32>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	f04f 32ff 	mov.w	r2, #4294967295
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	401a      	ands	r2, r3
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	43d9      	mvns	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	4313      	orrs	r3, r2
         );
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3724      	adds	r7, #36	@ 0x24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001db4:	d301      	bcc.n	8001dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db6:	2301      	movs	r3, #1
 8001db8:	e00f      	b.n	8001dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dba:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <SysTick_Config+0x40>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dc2:	210f      	movs	r1, #15
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc8:	f7ff ff8e 	bl	8001ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dcc:	4b05      	ldr	r3, [pc, #20]	@ (8001de4 <SysTick_Config+0x40>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd2:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <SysTick_Config+0x40>)
 8001dd4:	2207      	movs	r2, #7
 8001dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	e000e010 	.word	0xe000e010

08001de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff29 	bl	8001c48 <__NVIC_SetPriorityGrouping>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e10:	f7ff ff3e 	bl	8001c90 <__NVIC_GetPriorityGrouping>
 8001e14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	6978      	ldr	r0, [r7, #20]
 8001e1c:	f7ff ff8e 	bl	8001d3c <NVIC_EncodePriority>
 8001e20:	4602      	mov	r2, r0
 8001e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff5d 	bl	8001ce8 <__NVIC_SetPriority>
}
 8001e2e:	bf00      	nop
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff ff31 	bl	8001cac <__NVIC_EnableIRQ>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ffa2 	bl	8001da4 <SysTick_Config>
 8001e60:	4603      	mov	r3, r0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b087      	sub	sp, #28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7a:	e17f      	b.n	800217c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2101      	movs	r1, #1
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	fa01 f303 	lsl.w	r3, r1, r3
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 8171 	beq.w	8002176 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d005      	beq.n	8001eac <HAL_GPIO_Init+0x40>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 0303 	and.w	r3, r3, #3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d130      	bne.n	8001f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68da      	ldr	r2, [r3, #12]
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43db      	mvns	r3, r3
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	091b      	lsrs	r3, r3, #4
 8001ef8:	f003 0201 	and.w	r2, r3, #1
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d118      	bne.n	8001f4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f20:	2201      	movs	r2, #1
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	08db      	lsrs	r3, r3, #3
 8001f36:	f003 0201 	and.w	r2, r3, #1
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 0303 	and.w	r3, r3, #3
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d017      	beq.n	8001f88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2203      	movs	r2, #3
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d123      	bne.n	8001fdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	08da      	lsrs	r2, r3, #3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3208      	adds	r2, #8
 8001f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	220f      	movs	r2, #15
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	691a      	ldr	r2, [r3, #16]
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	f003 0307 	and.w	r3, r3, #7
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	08da      	lsrs	r2, r3, #3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3208      	adds	r2, #8
 8001fd6:	6939      	ldr	r1, [r7, #16]
 8001fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 0203 	and.w	r2, r3, #3
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 80ac 	beq.w	8002176 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201e:	4b5f      	ldr	r3, [pc, #380]	@ (800219c <HAL_GPIO_Init+0x330>)
 8002020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002022:	4a5e      	ldr	r2, [pc, #376]	@ (800219c <HAL_GPIO_Init+0x330>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6613      	str	r3, [r2, #96]	@ 0x60
 800202a:	4b5c      	ldr	r3, [pc, #368]	@ (800219c <HAL_GPIO_Init+0x330>)
 800202c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002036:	4a5a      	ldr	r2, [pc, #360]	@ (80021a0 <HAL_GPIO_Init+0x334>)
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	089b      	lsrs	r3, r3, #2
 800203c:	3302      	adds	r3, #2
 800203e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002042:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	f003 0303 	and.w	r3, r3, #3
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	220f      	movs	r2, #15
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43db      	mvns	r3, r3
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4013      	ands	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002060:	d025      	beq.n	80020ae <HAL_GPIO_Init+0x242>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a4f      	ldr	r2, [pc, #316]	@ (80021a4 <HAL_GPIO_Init+0x338>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d01f      	beq.n	80020aa <HAL_GPIO_Init+0x23e>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a4e      	ldr	r2, [pc, #312]	@ (80021a8 <HAL_GPIO_Init+0x33c>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d019      	beq.n	80020a6 <HAL_GPIO_Init+0x23a>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a4d      	ldr	r2, [pc, #308]	@ (80021ac <HAL_GPIO_Init+0x340>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d013      	beq.n	80020a2 <HAL_GPIO_Init+0x236>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a4c      	ldr	r2, [pc, #304]	@ (80021b0 <HAL_GPIO_Init+0x344>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d00d      	beq.n	800209e <HAL_GPIO_Init+0x232>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a4b      	ldr	r2, [pc, #300]	@ (80021b4 <HAL_GPIO_Init+0x348>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d007      	beq.n	800209a <HAL_GPIO_Init+0x22e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a4a      	ldr	r2, [pc, #296]	@ (80021b8 <HAL_GPIO_Init+0x34c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d101      	bne.n	8002096 <HAL_GPIO_Init+0x22a>
 8002092:	2306      	movs	r3, #6
 8002094:	e00c      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 8002096:	2307      	movs	r3, #7
 8002098:	e00a      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 800209a:	2305      	movs	r3, #5
 800209c:	e008      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 800209e:	2304      	movs	r3, #4
 80020a0:	e006      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 80020a2:	2303      	movs	r3, #3
 80020a4:	e004      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e002      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <HAL_GPIO_Init+0x244>
 80020ae:	2300      	movs	r3, #0
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	f002 0203 	and.w	r2, r2, #3
 80020b6:	0092      	lsls	r2, r2, #2
 80020b8:	4093      	lsls	r3, r2
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020c0:	4937      	ldr	r1, [pc, #220]	@ (80021a0 <HAL_GPIO_Init+0x334>)
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	089b      	lsrs	r3, r3, #2
 80020c6:	3302      	adds	r3, #2
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020ce:	4b3b      	ldr	r3, [pc, #236]	@ (80021bc <HAL_GPIO_Init+0x350>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	43db      	mvns	r3, r3
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020f2:	4a32      	ldr	r2, [pc, #200]	@ (80021bc <HAL_GPIO_Init+0x350>)
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020f8:	4b30      	ldr	r3, [pc, #192]	@ (80021bc <HAL_GPIO_Init+0x350>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	43db      	mvns	r3, r3
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	4013      	ands	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	4313      	orrs	r3, r2
 800211a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800211c:	4a27      	ldr	r2, [pc, #156]	@ (80021bc <HAL_GPIO_Init+0x350>)
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002122:	4b26      	ldr	r3, [pc, #152]	@ (80021bc <HAL_GPIO_Init+0x350>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	43db      	mvns	r3, r3
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4013      	ands	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4313      	orrs	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002146:	4a1d      	ldr	r2, [pc, #116]	@ (80021bc <HAL_GPIO_Init+0x350>)
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800214c:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <HAL_GPIO_Init+0x350>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	43db      	mvns	r3, r3
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	4013      	ands	r3, r2
 800215a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d003      	beq.n	8002170 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	4313      	orrs	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002170:	4a12      	ldr	r2, [pc, #72]	@ (80021bc <HAL_GPIO_Init+0x350>)
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	3301      	adds	r3, #1
 800217a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa22 f303 	lsr.w	r3, r2, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	f47f ae78 	bne.w	8001e7c <HAL_GPIO_Init+0x10>
  }
}
 800218c:	bf00      	nop
 800218e:	bf00      	nop
 8002190:	371c      	adds	r7, #28
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40021000 	.word	0x40021000
 80021a0:	40010000 	.word	0x40010000
 80021a4:	48000400 	.word	0x48000400
 80021a8:	48000800 	.word	0x48000800
 80021ac:	48000c00 	.word	0x48000c00
 80021b0:	48001000 	.word	0x48001000
 80021b4:	48001400 	.word	0x48001400
 80021b8:	48001800 	.word	0x48001800
 80021bc:	40010400 	.word	0x40010400

080021c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
 80021cc:	4613      	mov	r3, r2
 80021ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021d0:	787b      	ldrb	r3, [r7, #1]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021d6:	887a      	ldrh	r2, [r7, #2]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021dc:	e002      	b.n	80021e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021de:	887a      	ldrh	r2, [r7, #2]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021fa:	4b08      	ldr	r3, [pc, #32]	@ (800221c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021fc:	695a      	ldr	r2, [r3, #20]
 80021fe:	88fb      	ldrh	r3, [r7, #6]
 8002200:	4013      	ands	r3, r2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d006      	beq.n	8002214 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002206:	4a05      	ldr	r2, [pc, #20]	@ (800221c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002208:	88fb      	ldrh	r3, [r7, #6]
 800220a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800220c:	88fb      	ldrh	r3, [r7, #6]
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe f9c4 	bl	800059c <HAL_GPIO_EXTI_Callback>
  }
}
 8002214:	bf00      	nop
 8002216:	3708      	adds	r7, #8
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40010400 	.word	0x40010400

08002220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e08d      	b.n	800234e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d106      	bne.n	800224c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff fa28 	bl	800169c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2224      	movs	r2, #36	@ 0x24
 8002250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 0201 	bic.w	r2, r2, #1
 8002262:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002270:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002280:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d107      	bne.n	800229a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	e006      	b.n	80022a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80022a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d108      	bne.n	80022c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	e007      	b.n	80022d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68da      	ldr	r2, [r3, #12]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691a      	ldr	r2, [r3, #16]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	69d9      	ldr	r1, [r3, #28]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1a      	ldr	r2, [r3, #32]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 0201 	orr.w	r2, r2, #1
 800232e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2220      	movs	r2, #32
 800233a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002366:	b2db      	uxtb	r3, r3
 8002368:	2b20      	cmp	r3, #32
 800236a:	d138      	bne.n	80023de <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002376:	2302      	movs	r3, #2
 8002378:	e032      	b.n	80023e0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2224      	movs	r2, #36	@ 0x24
 8002386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 0201 	bic.w	r2, r2, #1
 8002398:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023a8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6819      	ldr	r1, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2220      	movs	r2, #32
 80023ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023da:	2300      	movs	r3, #0
 80023dc:	e000      	b.n	80023e0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80023de:	2302      	movs	r3, #2
  }
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b20      	cmp	r3, #32
 8002400:	d139      	bne.n	8002476 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002408:	2b01      	cmp	r3, #1
 800240a:	d101      	bne.n	8002410 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800240c:	2302      	movs	r3, #2
 800240e:	e033      	b.n	8002478 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2224      	movs	r2, #36	@ 0x24
 800241c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0201 	bic.w	r2, r2, #1
 800242e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800243e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	4313      	orrs	r3, r2
 8002448:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 0201 	orr.w	r2, r2, #1
 8002460:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2220      	movs	r2, #32
 8002466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002472:	2300      	movs	r3, #0
 8002474:	e000      	b.n	8002478 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002476:	2302      	movs	r3, #2
  }
}
 8002478:	4618      	mov	r0, r3
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002488:	4b04      	ldr	r3, [pc, #16]	@ (800249c <HAL_PWREx_GetVoltageRange+0x18>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40007000 	.word	0x40007000

080024a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024ae:	d130      	bne.n	8002512 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80024b0:	4b23      	ldr	r3, [pc, #140]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024bc:	d038      	beq.n	8002530 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024be:	4b20      	ldr	r3, [pc, #128]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024c6:	4a1e      	ldr	r2, [pc, #120]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002544 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2232      	movs	r2, #50	@ 0x32
 80024d4:	fb02 f303 	mul.w	r3, r2, r3
 80024d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002548 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	0c9b      	lsrs	r3, r3, #18
 80024e0:	3301      	adds	r3, #1
 80024e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024e4:	e002      	b.n	80024ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	3b01      	subs	r3, #1
 80024ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024ec:	4b14      	ldr	r3, [pc, #80]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024f8:	d102      	bne.n	8002500 <HAL_PWREx_ControlVoltageScaling+0x60>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d1f2      	bne.n	80024e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002500:	4b0f      	ldr	r3, [pc, #60]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800250c:	d110      	bne.n	8002530 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e00f      	b.n	8002532 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002512:	4b0b      	ldr	r3, [pc, #44]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800251a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800251e:	d007      	beq.n	8002530 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002520:	4b07      	ldr	r3, [pc, #28]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002528:	4a05      	ldr	r2, [pc, #20]	@ (8002540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800252a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800252e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40007000 	.word	0x40007000
 8002544:	20000070 	.word	0x20000070
 8002548:	431bde83 	.word	0x431bde83

0800254c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b088      	sub	sp, #32
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e3ca      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800255e:	4b97      	ldr	r3, [pc, #604]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 030c 	and.w	r3, r3, #12
 8002566:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002568:	4b94      	ldr	r3, [pc, #592]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	f003 0303 	and.w	r3, r3, #3
 8002570:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0310 	and.w	r3, r3, #16
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 80e4 	beq.w	8002748 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d007      	beq.n	8002596 <HAL_RCC_OscConfig+0x4a>
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2b0c      	cmp	r3, #12
 800258a:	f040 808b 	bne.w	80026a4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2b01      	cmp	r3, #1
 8002592:	f040 8087 	bne.w	80026a4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002596:	4b89      	ldr	r3, [pc, #548]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d005      	beq.n	80025ae <HAL_RCC_OscConfig+0x62>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e3a2      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a1a      	ldr	r2, [r3, #32]
 80025b2:	4b82      	ldr	r3, [pc, #520]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d004      	beq.n	80025c8 <HAL_RCC_OscConfig+0x7c>
 80025be:	4b7f      	ldr	r3, [pc, #508]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025c6:	e005      	b.n	80025d4 <HAL_RCC_OscConfig+0x88>
 80025c8:	4b7c      	ldr	r3, [pc, #496]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80025ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ce:	091b      	lsrs	r3, r3, #4
 80025d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d223      	bcs.n	8002620 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	4618      	mov	r0, r3
 80025de:	f000 fd55 	bl	800308c <RCC_SetFlashLatencyFromMSIRange>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e383      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025ec:	4b73      	ldr	r3, [pc, #460]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a72      	ldr	r2, [pc, #456]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80025f2:	f043 0308 	orr.w	r3, r3, #8
 80025f6:	6013      	str	r3, [r2, #0]
 80025f8:	4b70      	ldr	r3, [pc, #448]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	496d      	ldr	r1, [pc, #436]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002606:	4313      	orrs	r3, r2
 8002608:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800260a:	4b6c      	ldr	r3, [pc, #432]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	021b      	lsls	r3, r3, #8
 8002618:	4968      	ldr	r1, [pc, #416]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800261a:	4313      	orrs	r3, r2
 800261c:	604b      	str	r3, [r1, #4]
 800261e:	e025      	b.n	800266c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002620:	4b66      	ldr	r3, [pc, #408]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a65      	ldr	r2, [pc, #404]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002626:	f043 0308 	orr.w	r3, r3, #8
 800262a:	6013      	str	r3, [r2, #0]
 800262c:	4b63      	ldr	r3, [pc, #396]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4960      	ldr	r1, [pc, #384]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800263e:	4b5f      	ldr	r3, [pc, #380]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	021b      	lsls	r3, r3, #8
 800264c:	495b      	ldr	r1, [pc, #364]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d109      	bne.n	800266c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	4618      	mov	r0, r3
 800265e:	f000 fd15 	bl	800308c <RCC_SetFlashLatencyFromMSIRange>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e343      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800266c:	f000 fc4a 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 8002670:	4602      	mov	r2, r0
 8002672:	4b52      	ldr	r3, [pc, #328]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	4950      	ldr	r1, [pc, #320]	@ (80027c0 <HAL_RCC_OscConfig+0x274>)
 800267e:	5ccb      	ldrb	r3, [r1, r3]
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	fa22 f303 	lsr.w	r3, r2, r3
 8002688:	4a4e      	ldr	r2, [pc, #312]	@ (80027c4 <HAL_RCC_OscConfig+0x278>)
 800268a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800268c:	4b4e      	ldr	r3, [pc, #312]	@ (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff fa59 	bl	8001b48 <HAL_InitTick>
 8002696:	4603      	mov	r3, r0
 8002698:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800269a:	7bfb      	ldrb	r3, [r7, #15]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d052      	beq.n	8002746 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	e327      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d032      	beq.n	8002712 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80026ac:	4b43      	ldr	r3, [pc, #268]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a42      	ldr	r2, [pc, #264]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026b8:	f7ff fa96 	bl	8001be8 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026c0:	f7ff fa92 	bl	8001be8 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e310      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026d2:	4b3a      	ldr	r3, [pc, #232]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026de:	4b37      	ldr	r3, [pc, #220]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a36      	ldr	r2, [pc, #216]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026e4:	f043 0308 	orr.w	r3, r3, #8
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	4b34      	ldr	r3, [pc, #208]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
 80026f6:	4931      	ldr	r1, [pc, #196]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026fc:	4b2f      	ldr	r3, [pc, #188]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69db      	ldr	r3, [r3, #28]
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	492c      	ldr	r1, [pc, #176]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800270c:	4313      	orrs	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
 8002710:	e01a      	b.n	8002748 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002712:	4b2a      	ldr	r3, [pc, #168]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a29      	ldr	r2, [pc, #164]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002718:	f023 0301 	bic.w	r3, r3, #1
 800271c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800271e:	f7ff fa63 	bl	8001be8 <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002726:	f7ff fa5f 	bl	8001be8 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e2dd      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002738:	4b20      	ldr	r3, [pc, #128]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d1f0      	bne.n	8002726 <HAL_RCC_OscConfig+0x1da>
 8002744:	e000      	b.n	8002748 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002746:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d074      	beq.n	800283e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	2b08      	cmp	r3, #8
 8002758:	d005      	beq.n	8002766 <HAL_RCC_OscConfig+0x21a>
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	2b0c      	cmp	r3, #12
 800275e:	d10e      	bne.n	800277e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	2b03      	cmp	r3, #3
 8002764:	d10b      	bne.n	800277e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d064      	beq.n	800283c <HAL_RCC_OscConfig+0x2f0>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d160      	bne.n	800283c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e2ba      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002786:	d106      	bne.n	8002796 <HAL_RCC_OscConfig+0x24a>
 8002788:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a0b      	ldr	r2, [pc, #44]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 800278e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	e026      	b.n	80027e4 <HAL_RCC_OscConfig+0x298>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800279e:	d115      	bne.n	80027cc <HAL_RCC_OscConfig+0x280>
 80027a0:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a05      	ldr	r2, [pc, #20]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80027a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027aa:	6013      	str	r3, [r2, #0]
 80027ac:	4b03      	ldr	r3, [pc, #12]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a02      	ldr	r2, [pc, #8]	@ (80027bc <HAL_RCC_OscConfig+0x270>)
 80027b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027b6:	6013      	str	r3, [r2, #0]
 80027b8:	e014      	b.n	80027e4 <HAL_RCC_OscConfig+0x298>
 80027ba:	bf00      	nop
 80027bc:	40021000 	.word	0x40021000
 80027c0:	080081e8 	.word	0x080081e8
 80027c4:	20000070 	.word	0x20000070
 80027c8:	20000074 	.word	0x20000074
 80027cc:	4ba0      	ldr	r3, [pc, #640]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a9f      	ldr	r2, [pc, #636]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80027d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027d6:	6013      	str	r3, [r2, #0]
 80027d8:	4b9d      	ldr	r3, [pc, #628]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a9c      	ldr	r2, [pc, #624]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80027de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d013      	beq.n	8002814 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ec:	f7ff f9fc 	bl	8001be8 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f4:	f7ff f9f8 	bl	8001be8 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b64      	cmp	r3, #100	@ 0x64
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e276      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002806:	4b92      	ldr	r3, [pc, #584]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0f0      	beq.n	80027f4 <HAL_RCC_OscConfig+0x2a8>
 8002812:	e014      	b.n	800283e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002814:	f7ff f9e8 	bl	8001be8 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800281c:	f7ff f9e4 	bl	8001be8 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b64      	cmp	r3, #100	@ 0x64
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e262      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800282e:	4b88      	ldr	r3, [pc, #544]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x2d0>
 800283a:	e000      	b.n	800283e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800283c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d060      	beq.n	800290c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	2b04      	cmp	r3, #4
 800284e:	d005      	beq.n	800285c <HAL_RCC_OscConfig+0x310>
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	2b0c      	cmp	r3, #12
 8002854:	d119      	bne.n	800288a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d116      	bne.n	800288a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800285c:	4b7c      	ldr	r3, [pc, #496]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002864:	2b00      	cmp	r3, #0
 8002866:	d005      	beq.n	8002874 <HAL_RCC_OscConfig+0x328>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e23f      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002874:	4b76      	ldr	r3, [pc, #472]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	061b      	lsls	r3, r3, #24
 8002882:	4973      	ldr	r1, [pc, #460]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002884:	4313      	orrs	r3, r2
 8002886:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002888:	e040      	b.n	800290c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d023      	beq.n	80028da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002892:	4b6f      	ldr	r3, [pc, #444]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a6e      	ldr	r2, [pc, #440]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800289c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289e:	f7ff f9a3 	bl	8001be8 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028a6:	f7ff f99f 	bl	8001be8 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e21d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028b8:	4b65      	ldr	r3, [pc, #404]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f0      	beq.n	80028a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c4:	4b62      	ldr	r3, [pc, #392]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	061b      	lsls	r3, r3, #24
 80028d2:	495f      	ldr	r1, [pc, #380]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	604b      	str	r3, [r1, #4]
 80028d8:	e018      	b.n	800290c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028da:	4b5d      	ldr	r3, [pc, #372]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a5c      	ldr	r2, [pc, #368]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80028e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e6:	f7ff f97f 	bl	8001be8 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ee:	f7ff f97b 	bl	8001be8 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e1f9      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002900:	4b53      	ldr	r3, [pc, #332]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f0      	bne.n	80028ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0308 	and.w	r3, r3, #8
 8002914:	2b00      	cmp	r3, #0
 8002916:	d03c      	beq.n	8002992 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d01c      	beq.n	800295a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002920:	4b4b      	ldr	r3, [pc, #300]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002922:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002926:	4a4a      	ldr	r2, [pc, #296]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002930:	f7ff f95a 	bl	8001be8 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002938:	f7ff f956 	bl	8001be8 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e1d4      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800294a:	4b41      	ldr	r3, [pc, #260]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 800294c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0ef      	beq.n	8002938 <HAL_RCC_OscConfig+0x3ec>
 8002958:	e01b      	b.n	8002992 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800295a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 800295c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002960:	4a3b      	ldr	r2, [pc, #236]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002962:	f023 0301 	bic.w	r3, r3, #1
 8002966:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296a:	f7ff f93d 	bl	8001be8 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002972:	f7ff f939 	bl	8001be8 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e1b7      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002984:	4b32      	ldr	r3, [pc, #200]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1ef      	bne.n	8002972 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 80a6 	beq.w	8002aec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029a0:	2300      	movs	r3, #0
 80029a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80029a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10d      	bne.n	80029cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029b0:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80029b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b4:	4a26      	ldr	r2, [pc, #152]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80029b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80029bc:	4b24      	ldr	r3, [pc, #144]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 80029be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029c8:	2301      	movs	r3, #1
 80029ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029cc:	4b21      	ldr	r3, [pc, #132]	@ (8002a54 <HAL_RCC_OscConfig+0x508>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d118      	bne.n	8002a0a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_RCC_OscConfig+0x508>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002a54 <HAL_RCC_OscConfig+0x508>)
 80029de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029e4:	f7ff f900 	bl	8001be8 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ec:	f7ff f8fc 	bl	8001be8 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e17a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029fe:	4b15      	ldr	r3, [pc, #84]	@ (8002a54 <HAL_RCC_OscConfig+0x508>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d108      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4d8>
 8002a12:	4b0f      	ldr	r3, [pc, #60]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a18:	4a0d      	ldr	r2, [pc, #52]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002a1a:	f043 0301 	orr.w	r3, r3, #1
 8002a1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a22:	e029      	b.n	8002a78 <HAL_RCC_OscConfig+0x52c>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d115      	bne.n	8002a58 <HAL_RCC_OscConfig+0x50c>
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a32:	4a07      	ldr	r2, [pc, #28]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002a34:	f043 0304 	orr.w	r3, r3, #4
 8002a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a42:	4a03      	ldr	r2, [pc, #12]	@ (8002a50 <HAL_RCC_OscConfig+0x504>)
 8002a44:	f043 0301 	orr.w	r3, r3, #1
 8002a48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a4c:	e014      	b.n	8002a78 <HAL_RCC_OscConfig+0x52c>
 8002a4e:	bf00      	nop
 8002a50:	40021000 	.word	0x40021000
 8002a54:	40007000 	.word	0x40007000
 8002a58:	4b9c      	ldr	r3, [pc, #624]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5e:	4a9b      	ldr	r2, [pc, #620]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002a60:	f023 0301 	bic.w	r3, r3, #1
 8002a64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a68:	4b98      	ldr	r3, [pc, #608]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a6e:	4a97      	ldr	r2, [pc, #604]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002a70:	f023 0304 	bic.w	r3, r3, #4
 8002a74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d016      	beq.n	8002aae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a80:	f7ff f8b2 	bl	8001be8 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a86:	e00a      	b.n	8002a9e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a88:	f7ff f8ae 	bl	8001be8 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e12a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a9e:	4b8b      	ldr	r3, [pc, #556]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0ed      	beq.n	8002a88 <HAL_RCC_OscConfig+0x53c>
 8002aac:	e015      	b.n	8002ada <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aae:	f7ff f89b 	bl	8001be8 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ab4:	e00a      	b.n	8002acc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab6:	f7ff f897 	bl	8001be8 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e113      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002acc:	4b7f      	ldr	r3, [pc, #508]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1ed      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ada:	7ffb      	ldrb	r3, [r7, #31]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae0:	4b7a      	ldr	r3, [pc, #488]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae4:	4a79      	ldr	r2, [pc, #484]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002ae6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aea:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 80fe 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	f040 80d0 	bne.w	8002ca0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b00:	4b72      	ldr	r3, [pc, #456]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f003 0203 	and.w	r2, r3, #3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d130      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d127      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b30:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d11f      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b40:	2a07      	cmp	r2, #7
 8002b42:	bf14      	ite	ne
 8002b44:	2201      	movne	r2, #1
 8002b46:	2200      	moveq	r2, #0
 8002b48:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d113      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b58:	085b      	lsrs	r3, r3, #1
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d109      	bne.n	8002b76 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6c:	085b      	lsrs	r3, r3, #1
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d06e      	beq.n	8002c54 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	2b0c      	cmp	r3, #12
 8002b7a:	d069      	beq.n	8002c50 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002b7c:	4b53      	ldr	r3, [pc, #332]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d105      	bne.n	8002b94 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002b88:	4b50      	ldr	r3, [pc, #320]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e0ad      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002b98:	4b4c      	ldr	r3, [pc, #304]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a4b      	ldr	r2, [pc, #300]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002b9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ba2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ba4:	f7ff f820 	bl	8001be8 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bac:	f7ff f81c 	bl	8001be8 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e09a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bbe:	4b43      	ldr	r3, [pc, #268]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bca:	4b40      	ldr	r3, [pc, #256]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002bcc:	68da      	ldr	r2, [r3, #12]
 8002bce:	4b40      	ldr	r3, [pc, #256]	@ (8002cd0 <HAL_RCC_OscConfig+0x784>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002bda:	3a01      	subs	r2, #1
 8002bdc:	0112      	lsls	r2, r2, #4
 8002bde:	4311      	orrs	r1, r2
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002be4:	0212      	lsls	r2, r2, #8
 8002be6:	4311      	orrs	r1, r2
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002bec:	0852      	lsrs	r2, r2, #1
 8002bee:	3a01      	subs	r2, #1
 8002bf0:	0552      	lsls	r2, r2, #21
 8002bf2:	4311      	orrs	r1, r2
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002bf8:	0852      	lsrs	r2, r2, #1
 8002bfa:	3a01      	subs	r2, #1
 8002bfc:	0652      	lsls	r2, r2, #25
 8002bfe:	4311      	orrs	r1, r2
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c04:	0912      	lsrs	r2, r2, #4
 8002c06:	0452      	lsls	r2, r2, #17
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	4930      	ldr	r1, [pc, #192]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c10:	4b2e      	ldr	r3, [pc, #184]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a2d      	ldr	r2, [pc, #180]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c1a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	4a2a      	ldr	r2, [pc, #168]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c26:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c28:	f7fe ffde 	bl	8001be8 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c30:	f7fe ffda 	bl	8001be8 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e058      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c42:	4b22      	ldr	r3, [pc, #136]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0f0      	beq.n	8002c30 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c4e:	e050      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e04f      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c54:	4b1d      	ldr	r3, [pc, #116]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d148      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002c60:	4b1a      	ldr	r3, [pc, #104]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a19      	ldr	r2, [pc, #100]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c6a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c6c:	4b17      	ldr	r3, [pc, #92]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	4a16      	ldr	r2, [pc, #88]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c76:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c78:	f7fe ffb6 	bl	8001be8 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c80:	f7fe ffb2 	bl	8001be8 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e030      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c92:	4b0e      	ldr	r3, [pc, #56]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x734>
 8002c9e:	e028      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	2b0c      	cmp	r3, #12
 8002ca4:	d023      	beq.n	8002cee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca6:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a08      	ldr	r2, [pc, #32]	@ (8002ccc <HAL_RCC_OscConfig+0x780>)
 8002cac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb2:	f7fe ff99 	bl	8001be8 <HAL_GetTick>
 8002cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cb8:	e00c      	b.n	8002cd4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cba:	f7fe ff95 	bl	8001be8 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d905      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e013      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cd4:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <HAL_RCC_OscConfig+0x7b0>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1ec      	bne.n	8002cba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ce0:	4b06      	ldr	r3, [pc, #24]	@ (8002cfc <HAL_RCC_OscConfig+0x7b0>)
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	4905      	ldr	r1, [pc, #20]	@ (8002cfc <HAL_RCC_OscConfig+0x7b0>)
 8002ce6:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_RCC_OscConfig+0x7b4>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	60cb      	str	r3, [r1, #12]
 8002cec:	e001      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3720      	adds	r7, #32
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	feeefffc 	.word	0xfeeefffc

08002d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e0e7      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d18:	4b75      	ldr	r3, [pc, #468]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d910      	bls.n	8002d48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d26:	4b72      	ldr	r3, [pc, #456]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f023 0207 	bic.w	r2, r3, #7
 8002d2e:	4970      	ldr	r1, [pc, #448]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d36:	4b6e      	ldr	r3, [pc, #440]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0cf      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d010      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	4b66      	ldr	r3, [pc, #408]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d908      	bls.n	8002d76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d64:	4b63      	ldr	r3, [pc, #396]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	4960      	ldr	r1, [pc, #384]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d04c      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b03      	cmp	r3, #3
 8002d88:	d107      	bne.n	8002d9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d8a:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d121      	bne.n	8002dda <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e0a6      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d107      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002da2:	4b54      	ldr	r3, [pc, #336]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d115      	bne.n	8002dda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e09a      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d107      	bne.n	8002dca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dba:	4b4e      	ldr	r3, [pc, #312]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e08e      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dca:	4b4a      	ldr	r3, [pc, #296]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e086      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dda:	4b46      	ldr	r3, [pc, #280]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f023 0203 	bic.w	r2, r3, #3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	4943      	ldr	r1, [pc, #268]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dec:	f7fe fefc 	bl	8001be8 <HAL_GetTick>
 8002df0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df2:	e00a      	b.n	8002e0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df4:	f7fe fef8 	bl	8001be8 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e06e      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 020c 	and.w	r2, r3, #12
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d1eb      	bne.n	8002df4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d010      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	4b31      	ldr	r3, [pc, #196]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d208      	bcs.n	8002e4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e38:	4b2e      	ldr	r3, [pc, #184]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	492b      	ldr	r1, [pc, #172]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e4a:	4b29      	ldr	r3, [pc, #164]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d210      	bcs.n	8002e7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e58:	4b25      	ldr	r3, [pc, #148]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 0207 	bic.w	r2, r3, #7
 8002e60:	4923      	ldr	r1, [pc, #140]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e68:	4b21      	ldr	r3, [pc, #132]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1ec>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d001      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e036      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0304 	and.w	r3, r3, #4
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d008      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e86:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	4918      	ldr	r1, [pc, #96]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0308 	and.w	r3, r3, #8
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d009      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ea4:	4b13      	ldr	r3, [pc, #76]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	4910      	ldr	r1, [pc, #64]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002eb8:	f000 f824 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	091b      	lsrs	r3, r3, #4
 8002ec4:	f003 030f 	and.w	r3, r3, #15
 8002ec8:	490b      	ldr	r1, [pc, #44]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1f4>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	f003 031f 	and.w	r3, r3, #31
 8002ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed4:	4a09      	ldr	r2, [pc, #36]	@ (8002efc <HAL_RCC_ClockConfig+0x1f8>)
 8002ed6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ed8:	4b09      	ldr	r3, [pc, #36]	@ (8002f00 <HAL_RCC_ClockConfig+0x1fc>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7fe fe33 	bl	8001b48 <HAL_InitTick>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ee6:	7afb      	ldrb	r3, [r7, #11]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40022000 	.word	0x40022000
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	080081e8 	.word	0x080081e8
 8002efc:	20000070 	.word	0x20000070
 8002f00:	20000074 	.word	0x20000074

08002f04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b089      	sub	sp, #36	@ 0x24
 8002f08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f12:	4b3e      	ldr	r3, [pc, #248]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f1c:	4b3b      	ldr	r3, [pc, #236]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x34>
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	2b0c      	cmp	r3, #12
 8002f30:	d121      	bne.n	8002f76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d11e      	bne.n	8002f76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f38:	4b34      	ldr	r3, [pc, #208]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0308 	and.w	r3, r3, #8
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d107      	bne.n	8002f54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f44:	4b31      	ldr	r3, [pc, #196]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f4a:	0a1b      	lsrs	r3, r3, #8
 8002f4c:	f003 030f 	and.w	r3, r3, #15
 8002f50:	61fb      	str	r3, [r7, #28]
 8002f52:	e005      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f54:	4b2d      	ldr	r3, [pc, #180]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	091b      	lsrs	r3, r3, #4
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002f60:	4a2b      	ldr	r2, [pc, #172]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10d      	bne.n	8002f8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f74:	e00a      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d102      	bne.n	8002f82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f7c:	4b25      	ldr	r3, [pc, #148]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f7e:	61bb      	str	r3, [r7, #24]
 8002f80:	e004      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d101      	bne.n	8002f8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f88:	4b23      	ldr	r3, [pc, #140]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	2b0c      	cmp	r3, #12
 8002f90:	d134      	bne.n	8002ffc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f92:	4b1e      	ldr	r3, [pc, #120]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d003      	beq.n	8002faa <HAL_RCC_GetSysClockFreq+0xa6>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d003      	beq.n	8002fb0 <HAL_RCC_GetSysClockFreq+0xac>
 8002fa8:	e005      	b.n	8002fb6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002faa:	4b1a      	ldr	r3, [pc, #104]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fac:	617b      	str	r3, [r7, #20]
      break;
 8002fae:	e005      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002fb0:	4b19      	ldr	r3, [pc, #100]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x114>)
 8002fb2:	617b      	str	r3, [r7, #20]
      break;
 8002fb4:	e002      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	617b      	str	r3, [r7, #20]
      break;
 8002fba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fbc:	4b13      	ldr	r3, [pc, #76]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002fca:	4b10      	ldr	r3, [pc, #64]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	fb03 f202 	mul.w	r2, r3, r2
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800300c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	0e5b      	lsrs	r3, r3, #25
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	3301      	adds	r3, #1
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ffc:	69bb      	ldr	r3, [r7, #24]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3724      	adds	r7, #36	@ 0x24
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	40021000 	.word	0x40021000
 8003010:	08008200 	.word	0x08008200
 8003014:	00f42400 	.word	0x00f42400
 8003018:	007a1200 	.word	0x007a1200

0800301c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003020:	4b03      	ldr	r3, [pc, #12]	@ (8003030 <HAL_RCC_GetHCLKFreq+0x14>)
 8003022:	681b      	ldr	r3, [r3, #0]
}
 8003024:	4618      	mov	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	20000070 	.word	0x20000070

08003034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003038:	f7ff fff0 	bl	800301c <HAL_RCC_GetHCLKFreq>
 800303c:	4602      	mov	r2, r0
 800303e:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	0a1b      	lsrs	r3, r3, #8
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	4904      	ldr	r1, [pc, #16]	@ (800305c <HAL_RCC_GetPCLK1Freq+0x28>)
 800304a:	5ccb      	ldrb	r3, [r1, r3]
 800304c:	f003 031f 	and.w	r3, r3, #31
 8003050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40021000 	.word	0x40021000
 800305c:	080081f8 	.word	0x080081f8

08003060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003064:	f7ff ffda 	bl	800301c <HAL_RCC_GetHCLKFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b06      	ldr	r3, [pc, #24]	@ (8003084 <HAL_RCC_GetPCLK2Freq+0x24>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	0adb      	lsrs	r3, r3, #11
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	4904      	ldr	r1, [pc, #16]	@ (8003088 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003080:	4618      	mov	r0, r3
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40021000 	.word	0x40021000
 8003088:	080081f8 	.word	0x080081f8

0800308c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003094:	2300      	movs	r3, #0
 8003096:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003098:	4b2a      	ldr	r3, [pc, #168]	@ (8003144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800309a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030a4:	f7ff f9ee 	bl	8002484 <HAL_PWREx_GetVoltageRange>
 80030a8:	6178      	str	r0, [r7, #20]
 80030aa:	e014      	b.n	80030d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030ac:	4b25      	ldr	r3, [pc, #148]	@ (8003144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b0:	4a24      	ldr	r2, [pc, #144]	@ (8003144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80030b8:	4b22      	ldr	r3, [pc, #136]	@ (8003144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80030c4:	f7ff f9de 	bl	8002484 <HAL_PWREx_GetVoltageRange>
 80030c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80030ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030dc:	d10b      	bne.n	80030f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b80      	cmp	r3, #128	@ 0x80
 80030e2:	d919      	bls.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80030e8:	d902      	bls.n	80030f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80030ea:	2302      	movs	r3, #2
 80030ec:	613b      	str	r3, [r7, #16]
 80030ee:	e013      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80030f0:	2301      	movs	r3, #1
 80030f2:	613b      	str	r3, [r7, #16]
 80030f4:	e010      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b80      	cmp	r3, #128	@ 0x80
 80030fa:	d902      	bls.n	8003102 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80030fc:	2303      	movs	r3, #3
 80030fe:	613b      	str	r3, [r7, #16]
 8003100:	e00a      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b80      	cmp	r3, #128	@ 0x80
 8003106:	d102      	bne.n	800310e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003108:	2302      	movs	r3, #2
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	e004      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b70      	cmp	r3, #112	@ 0x70
 8003112:	d101      	bne.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003114:	2301      	movs	r3, #1
 8003116:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003118:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f023 0207 	bic.w	r2, r3, #7
 8003120:	4909      	ldr	r1, [pc, #36]	@ (8003148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003128:	4b07      	ldr	r3, [pc, #28]	@ (8003148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	429a      	cmp	r2, r3
 8003134:	d001      	beq.n	800313a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	40022000 	.word	0x40022000

0800314c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003154:	2300      	movs	r3, #0
 8003156:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003158:	2300      	movs	r3, #0
 800315a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003164:	2b00      	cmp	r3, #0
 8003166:	d041      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800316c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003170:	d02a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003172:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003176:	d824      	bhi.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003178:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800317c:	d008      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800317e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003182:	d81e      	bhi.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003188:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800318c:	d010      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800318e:	e018      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003190:	4b86      	ldr	r3, [pc, #536]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	4a85      	ldr	r2, [pc, #532]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800319c:	e015      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	2100      	movs	r1, #0
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 fabb 	bl	8003720 <RCCEx_PLLSAI1_Config>
 80031aa:	4603      	mov	r3, r0
 80031ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031ae:	e00c      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3320      	adds	r3, #32
 80031b4:	2100      	movs	r1, #0
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 fba6 	bl	8003908 <RCCEx_PLLSAI2_Config>
 80031bc:	4603      	mov	r3, r0
 80031be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031c0:	e003      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	74fb      	strb	r3, [r7, #19]
      break;
 80031c6:	e000      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80031c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031ca:	7cfb      	ldrb	r3, [r7, #19]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10b      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031d0:	4b76      	ldr	r3, [pc, #472]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031de:	4973      	ldr	r1, [pc, #460]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80031e6:	e001      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e8:	7cfb      	ldrb	r3, [r7, #19]
 80031ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d041      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003200:	d02a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003202:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003206:	d824      	bhi.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003208:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800320c:	d008      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800320e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003212:	d81e      	bhi.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003218:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800321c:	d010      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800321e:	e018      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003220:	4b62      	ldr	r3, [pc, #392]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	4a61      	ldr	r2, [pc, #388]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003226:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800322a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800322c:	e015      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3304      	adds	r3, #4
 8003232:	2100      	movs	r1, #0
 8003234:	4618      	mov	r0, r3
 8003236:	f000 fa73 	bl	8003720 <RCCEx_PLLSAI1_Config>
 800323a:	4603      	mov	r3, r0
 800323c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800323e:	e00c      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3320      	adds	r3, #32
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fb5e 	bl	8003908 <RCCEx_PLLSAI2_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003250:	e003      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	74fb      	strb	r3, [r7, #19]
      break;
 8003256:	e000      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800325a:	7cfb      	ldrb	r3, [r7, #19]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10b      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003260:	4b52      	ldr	r3, [pc, #328]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003266:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800326e:	494f      	ldr	r1, [pc, #316]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003276:	e001      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003278:	7cfb      	ldrb	r3, [r7, #19]
 800327a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80a0 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800328a:	2300      	movs	r3, #0
 800328c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800328e:	4b47      	ldr	r3, [pc, #284]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800329e:	2300      	movs	r3, #0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00d      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a4:	4b41      	ldr	r3, [pc, #260]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a8:	4a40      	ldr	r2, [pc, #256]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80032b0:	4b3e      	ldr	r3, [pc, #248]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b8:	60bb      	str	r3, [r7, #8]
 80032ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032bc:	2301      	movs	r3, #1
 80032be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032c0:	4b3b      	ldr	r3, [pc, #236]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a3a      	ldr	r2, [pc, #232]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032cc:	f7fe fc8c 	bl	8001be8 <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032d2:	e009      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d4:	f7fe fc88 	bl	8001be8 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d902      	bls.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	74fb      	strb	r3, [r7, #19]
        break;
 80032e6:	e005      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032e8:	4b31      	ldr	r3, [pc, #196]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0ef      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80032f4:	7cfb      	ldrb	r3, [r7, #19]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d15c      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032fa:	4b2c      	ldr	r3, [pc, #176]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003300:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003304:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d01f      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	429a      	cmp	r2, r3
 8003316:	d019      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003318:	4b24      	ldr	r3, [pc, #144]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003322:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003324:	4b21      	ldr	r3, [pc, #132]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332a:	4a20      	ldr	r2, [pc, #128]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800332c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003330:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003334:	4b1d      	ldr	r3, [pc, #116]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800333a:	4a1c      	ldr	r2, [pc, #112]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003340:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003344:	4a19      	ldr	r2, [pc, #100]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d016      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003356:	f7fe fc47 	bl	8001be8 <HAL_GetTick>
 800335a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800335c:	e00b      	b.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800335e:	f7fe fc43 	bl	8001be8 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	f241 3288 	movw	r2, #5000	@ 0x1388
 800336c:	4293      	cmp	r3, r2
 800336e:	d902      	bls.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	74fb      	strb	r3, [r7, #19]
            break;
 8003374:	e006      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003376:	4b0d      	ldr	r3, [pc, #52]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0ec      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003384:	7cfb      	ldrb	r3, [r7, #19]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10c      	bne.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800338a:	4b08      	ldr	r3, [pc, #32]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003390:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800339a:	4904      	ldr	r1, [pc, #16]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339c:	4313      	orrs	r3, r2
 800339e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80033a2:	e009      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033a4:	7cfb      	ldrb	r3, [r7, #19]
 80033a6:	74bb      	strb	r3, [r7, #18]
 80033a8:	e006      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80033aa:	bf00      	nop
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b4:	7cfb      	ldrb	r3, [r7, #19]
 80033b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033b8:	7c7b      	ldrb	r3, [r7, #17]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d105      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033be:	4b9e      	ldr	r3, [pc, #632]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c2:	4a9d      	ldr	r2, [pc, #628]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033d6:	4b98      	ldr	r3, [pc, #608]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033dc:	f023 0203 	bic.w	r2, r3, #3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e4:	4994      	ldr	r1, [pc, #592]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00a      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033f8:	4b8f      	ldr	r3, [pc, #572]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fe:	f023 020c 	bic.w	r2, r3, #12
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003406:	498c      	ldr	r1, [pc, #560]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003408:	4313      	orrs	r3, r2
 800340a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00a      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800341a:	4b87      	ldr	r3, [pc, #540]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003420:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003428:	4983      	ldr	r1, [pc, #524]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0308 	and.w	r3, r3, #8
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00a      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800343c:	4b7e      	ldr	r3, [pc, #504]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003442:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344a:	497b      	ldr	r1, [pc, #492]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800344c:	4313      	orrs	r3, r2
 800344e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0310 	and.w	r3, r3, #16
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800345e:	4b76      	ldr	r3, [pc, #472]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003464:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800346c:	4972      	ldr	r1, [pc, #456]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003480:	4b6d      	ldr	r3, [pc, #436]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003486:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348e:	496a      	ldr	r1, [pc, #424]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00a      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034a2:	4b65      	ldr	r3, [pc, #404]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	4961      	ldr	r1, [pc, #388]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034c4:	4b5c      	ldr	r3, [pc, #368]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d2:	4959      	ldr	r1, [pc, #356]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034e6:	4b54      	ldr	r3, [pc, #336]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034f4:	4950      	ldr	r1, [pc, #320]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003508:	4b4b      	ldr	r3, [pc, #300]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003516:	4948      	ldr	r1, [pc, #288]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800352a:	4b43      	ldr	r3, [pc, #268]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003530:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003538:	493f      	ldr	r1, [pc, #252]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d028      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800354c:	4b3a      	ldr	r3, [pc, #232]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003552:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800355a:	4937      	ldr	r1, [pc, #220]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800356a:	d106      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800356c:	4b32      	ldr	r3, [pc, #200]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	4a31      	ldr	r2, [pc, #196]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003576:	60d3      	str	r3, [r2, #12]
 8003578:	e011      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800357e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003582:	d10c      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3304      	adds	r3, #4
 8003588:	2101      	movs	r1, #1
 800358a:	4618      	mov	r0, r3
 800358c:	f000 f8c8 	bl	8003720 <RCCEx_PLLSAI1_Config>
 8003590:	4603      	mov	r3, r0
 8003592:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003594:	7cfb      	ldrb	r3, [r7, #19]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800359a:	7cfb      	ldrb	r3, [r7, #19]
 800359c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d028      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035aa:	4b23      	ldr	r3, [pc, #140]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b8:	491f      	ldr	r1, [pc, #124]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035c8:	d106      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	4a1a      	ldr	r2, [pc, #104]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035d4:	60d3      	str	r3, [r2, #12]
 80035d6:	e011      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035e0:	d10c      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3304      	adds	r3, #4
 80035e6:	2101      	movs	r1, #1
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 f899 	bl	8003720 <RCCEx_PLLSAI1_Config>
 80035ee:	4603      	mov	r3, r0
 80035f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035f2:	7cfb      	ldrb	r3, [r7, #19]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80035f8:	7cfb      	ldrb	r3, [r7, #19]
 80035fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d02b      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003608:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003616:	4908      	ldr	r1, [pc, #32]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003622:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003626:	d109      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003628:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	4a02      	ldr	r2, [pc, #8]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003632:	60d3      	str	r3, [r2, #12]
 8003634:	e014      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003640:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003644:	d10c      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	3304      	adds	r3, #4
 800364a:	2101      	movs	r1, #1
 800364c:	4618      	mov	r0, r3
 800364e:	f000 f867 	bl	8003720 <RCCEx_PLLSAI1_Config>
 8003652:	4603      	mov	r3, r0
 8003654:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003656:	7cfb      	ldrb	r3, [r7, #19]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800365c:	7cfb      	ldrb	r3, [r7, #19]
 800365e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d02f      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800366c:	4b2b      	ldr	r3, [pc, #172]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800366e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003672:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800367a:	4928      	ldr	r1, [pc, #160]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800368a:	d10d      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3304      	adds	r3, #4
 8003690:	2102      	movs	r1, #2
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f844 	bl	8003720 <RCCEx_PLLSAI1_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800369c:	7cfb      	ldrb	r3, [r7, #19]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d014      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036a2:	7cfb      	ldrb	r3, [r7, #19]
 80036a4:	74bb      	strb	r3, [r7, #18]
 80036a6:	e011      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036b0:	d10c      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	3320      	adds	r3, #32
 80036b6:	2102      	movs	r1, #2
 80036b8:	4618      	mov	r0, r3
 80036ba:	f000 f925 	bl	8003908 <RCCEx_PLLSAI2_Config>
 80036be:	4603      	mov	r3, r0
 80036c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036c2:	7cfb      	ldrb	r3, [r7, #19]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036c8:	7cfb      	ldrb	r3, [r7, #19]
 80036ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80036d8:	4b10      	ldr	r3, [pc, #64]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036de:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036e6:	490d      	ldr	r1, [pc, #52]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00b      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80036fa:	4b08      	ldr	r3, [pc, #32]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003700:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800370a:	4904      	ldr	r1, [pc, #16]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003712:	7cbb      	ldrb	r3, [r7, #18]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40021000 	.word	0x40021000

08003720 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800372a:	2300      	movs	r3, #0
 800372c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800372e:	4b75      	ldr	r3, [pc, #468]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d018      	beq.n	800376c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800373a:	4b72      	ldr	r3, [pc, #456]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	f003 0203 	and.w	r2, r3, #3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	429a      	cmp	r2, r3
 8003748:	d10d      	bne.n	8003766 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
       ||
 800374e:	2b00      	cmp	r3, #0
 8003750:	d009      	beq.n	8003766 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003752:	4b6c      	ldr	r3, [pc, #432]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	091b      	lsrs	r3, r3, #4
 8003758:	f003 0307 	and.w	r3, r3, #7
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
       ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d047      	beq.n	80037f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	73fb      	strb	r3, [r7, #15]
 800376a:	e044      	b.n	80037f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b03      	cmp	r3, #3
 8003772:	d018      	beq.n	80037a6 <RCCEx_PLLSAI1_Config+0x86>
 8003774:	2b03      	cmp	r3, #3
 8003776:	d825      	bhi.n	80037c4 <RCCEx_PLLSAI1_Config+0xa4>
 8003778:	2b01      	cmp	r3, #1
 800377a:	d002      	beq.n	8003782 <RCCEx_PLLSAI1_Config+0x62>
 800377c:	2b02      	cmp	r3, #2
 800377e:	d009      	beq.n	8003794 <RCCEx_PLLSAI1_Config+0x74>
 8003780:	e020      	b.n	80037c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003782:	4b60      	ldr	r3, [pc, #384]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d11d      	bne.n	80037ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003792:	e01a      	b.n	80037ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003794:	4b5b      	ldr	r3, [pc, #364]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800379c:	2b00      	cmp	r3, #0
 800379e:	d116      	bne.n	80037ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a4:	e013      	b.n	80037ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037a6:	4b57      	ldr	r3, [pc, #348]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10f      	bne.n	80037d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037b2:	4b54      	ldr	r3, [pc, #336]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037c2:	e006      	b.n	80037d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	73fb      	strb	r3, [r7, #15]
      break;
 80037c8:	e004      	b.n	80037d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037ca:	bf00      	nop
 80037cc:	e002      	b.n	80037d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037ce:	bf00      	nop
 80037d0:	e000      	b.n	80037d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80037d4:	7bfb      	ldrb	r3, [r7, #15]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10d      	bne.n	80037f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80037da:	4b4a      	ldr	r3, [pc, #296]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6819      	ldr	r1, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	3b01      	subs	r3, #1
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	430b      	orrs	r3, r1
 80037f0:	4944      	ldr	r1, [pc, #272]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d17d      	bne.n	80038f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80037fc:	4b41      	ldr	r3, [pc, #260]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a40      	ldr	r2, [pc, #256]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003802:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003806:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003808:	f7fe f9ee 	bl	8001be8 <HAL_GetTick>
 800380c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800380e:	e009      	b.n	8003824 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003810:	f7fe f9ea 	bl	8001be8 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d902      	bls.n	8003824 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	73fb      	strb	r3, [r7, #15]
        break;
 8003822:	e005      	b.n	8003830 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003824:	4b37      	ldr	r3, [pc, #220]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1ef      	bne.n	8003810 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d160      	bne.n	80038f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d111      	bne.n	8003860 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800383c:	4b31      	ldr	r3, [pc, #196]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003844:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6892      	ldr	r2, [r2, #8]
 800384c:	0211      	lsls	r1, r2, #8
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	68d2      	ldr	r2, [r2, #12]
 8003852:	0912      	lsrs	r2, r2, #4
 8003854:	0452      	lsls	r2, r2, #17
 8003856:	430a      	orrs	r2, r1
 8003858:	492a      	ldr	r1, [pc, #168]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 800385a:	4313      	orrs	r3, r2
 800385c:	610b      	str	r3, [r1, #16]
 800385e:	e027      	b.n	80038b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d112      	bne.n	800388c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003866:	4b27      	ldr	r3, [pc, #156]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800386e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6892      	ldr	r2, [r2, #8]
 8003876:	0211      	lsls	r1, r2, #8
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6912      	ldr	r2, [r2, #16]
 800387c:	0852      	lsrs	r2, r2, #1
 800387e:	3a01      	subs	r2, #1
 8003880:	0552      	lsls	r2, r2, #21
 8003882:	430a      	orrs	r2, r1
 8003884:	491f      	ldr	r1, [pc, #124]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003886:	4313      	orrs	r3, r2
 8003888:	610b      	str	r3, [r1, #16]
 800388a:	e011      	b.n	80038b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800388c:	4b1d      	ldr	r3, [pc, #116]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003894:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6892      	ldr	r2, [r2, #8]
 800389c:	0211      	lsls	r1, r2, #8
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6952      	ldr	r2, [r2, #20]
 80038a2:	0852      	lsrs	r2, r2, #1
 80038a4:	3a01      	subs	r2, #1
 80038a6:	0652      	lsls	r2, r2, #25
 80038a8:	430a      	orrs	r2, r1
 80038aa:	4916      	ldr	r1, [pc, #88]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80038b0:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a13      	ldr	r2, [pc, #76]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038bc:	f7fe f994 	bl	8001be8 <HAL_GetTick>
 80038c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038c2:	e009      	b.n	80038d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038c4:	f7fe f990 	bl	8001be8 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d902      	bls.n	80038d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	73fb      	strb	r3, [r7, #15]
          break;
 80038d6:	e005      	b.n	80038e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0ef      	beq.n	80038c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d106      	bne.n	80038f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80038ea:	4b06      	ldr	r3, [pc, #24]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ec:	691a      	ldr	r2, [r3, #16]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	4904      	ldr	r1, [pc, #16]	@ (8003904 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40021000 	.word	0x40021000

08003908 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003912:	2300      	movs	r3, #0
 8003914:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003916:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d018      	beq.n	8003954 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003922:	4b67      	ldr	r3, [pc, #412]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	f003 0203 	and.w	r2, r3, #3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	429a      	cmp	r2, r3
 8003930:	d10d      	bne.n	800394e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
       ||
 8003936:	2b00      	cmp	r3, #0
 8003938:	d009      	beq.n	800394e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800393a:	4b61      	ldr	r3, [pc, #388]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
       ||
 800394a:	429a      	cmp	r2, r3
 800394c:	d047      	beq.n	80039de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	73fb      	strb	r3, [r7, #15]
 8003952:	e044      	b.n	80039de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b03      	cmp	r3, #3
 800395a:	d018      	beq.n	800398e <RCCEx_PLLSAI2_Config+0x86>
 800395c:	2b03      	cmp	r3, #3
 800395e:	d825      	bhi.n	80039ac <RCCEx_PLLSAI2_Config+0xa4>
 8003960:	2b01      	cmp	r3, #1
 8003962:	d002      	beq.n	800396a <RCCEx_PLLSAI2_Config+0x62>
 8003964:	2b02      	cmp	r3, #2
 8003966:	d009      	beq.n	800397c <RCCEx_PLLSAI2_Config+0x74>
 8003968:	e020      	b.n	80039ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800396a:	4b55      	ldr	r3, [pc, #340]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d11d      	bne.n	80039b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800397a:	e01a      	b.n	80039b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800397c:	4b50      	ldr	r3, [pc, #320]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003984:	2b00      	cmp	r3, #0
 8003986:	d116      	bne.n	80039b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800398c:	e013      	b.n	80039b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800398e:	4b4c      	ldr	r3, [pc, #304]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10f      	bne.n	80039ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800399a:	4b49      	ldr	r3, [pc, #292]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d109      	bne.n	80039ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039aa:	e006      	b.n	80039ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
      break;
 80039b0:	e004      	b.n	80039bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039b2:	bf00      	nop
 80039b4:	e002      	b.n	80039bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039b6:	bf00      	nop
 80039b8:	e000      	b.n	80039bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80039bc:	7bfb      	ldrb	r3, [r7, #15]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10d      	bne.n	80039de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039c2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6819      	ldr	r1, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	3b01      	subs	r3, #1
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	430b      	orrs	r3, r1
 80039d8:	4939      	ldr	r1, [pc, #228]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039de:	7bfb      	ldrb	r3, [r7, #15]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d167      	bne.n	8003ab4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80039e4:	4b36      	ldr	r3, [pc, #216]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a35      	ldr	r2, [pc, #212]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039f0:	f7fe f8fa 	bl	8001be8 <HAL_GetTick>
 80039f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80039f6:	e009      	b.n	8003a0c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80039f8:	f7fe f8f6 	bl	8001be8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d902      	bls.n	8003a0c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	73fb      	strb	r3, [r7, #15]
        break;
 8003a0a:	e005      	b.n	8003a18 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a0c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1ef      	bne.n	80039f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d14a      	bne.n	8003ab4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d111      	bne.n	8003a48 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a24:	4b26      	ldr	r3, [pc, #152]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6892      	ldr	r2, [r2, #8]
 8003a34:	0211      	lsls	r1, r2, #8
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	68d2      	ldr	r2, [r2, #12]
 8003a3a:	0912      	lsrs	r2, r2, #4
 8003a3c:	0452      	lsls	r2, r2, #17
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	491f      	ldr	r1, [pc, #124]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	614b      	str	r3, [r1, #20]
 8003a46:	e011      	b.n	8003a6c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a48:	4b1d      	ldr	r3, [pc, #116]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003a50:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	6892      	ldr	r2, [r2, #8]
 8003a58:	0211      	lsls	r1, r2, #8
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6912      	ldr	r2, [r2, #16]
 8003a5e:	0852      	lsrs	r2, r2, #1
 8003a60:	3a01      	subs	r2, #1
 8003a62:	0652      	lsls	r2, r2, #25
 8003a64:	430a      	orrs	r2, r1
 8003a66:	4916      	ldr	r1, [pc, #88]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a13      	ldr	r2, [pc, #76]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a78:	f7fe f8b6 	bl	8001be8 <HAL_GetTick>
 8003a7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a7e:	e009      	b.n	8003a94 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a80:	f7fe f8b2 	bl	8001be8 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d902      	bls.n	8003a94 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	73fb      	strb	r3, [r7, #15]
          break;
 8003a92:	e005      	b.n	8003aa0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a94:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0ef      	beq.n	8003a80 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003aa6:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	4904      	ldr	r1, [pc, #16]	@ (8003ac0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e095      	b.n	8003c02 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d108      	bne.n	8003af0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ae6:	d009      	beq.n	8003afc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	61da      	str	r2, [r3, #28]
 8003aee:	e005      	b.n	8003afc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7fd fe1e 	bl	8001758 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b3c:	d902      	bls.n	8003b44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
 8003b42:	e002      	b.n	8003b4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003b52:	d007      	beq.n	8003b64 <HAL_SPI_Init+0xa0>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b5c:	d002      	beq.n	8003b64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
 8003ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ba6:	ea42 0103 	orr.w	r1, r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	0c1b      	lsrs	r3, r3, #16
 8003bc0:	f003 0204 	and.w	r2, r3, #4
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003be0:	ea42 0103 	orr.w	r1, r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b088      	sub	sp, #32
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	603b      	str	r3, [r7, #0]
 8003c16:	4613      	mov	r3, r2
 8003c18:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c1a:	f7fd ffe5 	bl	8001be8 <HAL_GetTick>
 8003c1e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003c20:	88fb      	ldrh	r3, [r7, #6]
 8003c22:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d001      	beq.n	8003c34 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003c30:	2302      	movs	r3, #2
 8003c32:	e15c      	b.n	8003eee <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <HAL_SPI_Transmit+0x36>
 8003c3a:	88fb      	ldrh	r3, [r7, #6]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e154      	b.n	8003eee <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_SPI_Transmit+0x48>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e14d      	b.n	8003eee <HAL_SPI_Transmit+0x2e4>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2203      	movs	r2, #3
 8003c5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	88fa      	ldrh	r2, [r7, #6]
 8003c72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	88fa      	ldrh	r2, [r7, #6]
 8003c78:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ca4:	d10f      	bne.n	8003cc6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cc4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd0:	2b40      	cmp	r3, #64	@ 0x40
 8003cd2:	d007      	beq.n	8003ce4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ce2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cec:	d952      	bls.n	8003d94 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d002      	beq.n	8003cfc <HAL_SPI_Transmit+0xf2>
 8003cf6:	8b7b      	ldrh	r3, [r7, #26]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d145      	bne.n	8003d88 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d00:	881a      	ldrh	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0c:	1c9a      	adds	r2, r3, #2
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d20:	e032      	b.n	8003d88 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d112      	bne.n	8003d56 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d34:	881a      	ldrh	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d40:	1c9a      	adds	r2, r3, #2
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d54:	e018      	b.n	8003d88 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d56:	f7fd ff47 	bl	8001be8 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d803      	bhi.n	8003d6e <HAL_SPI_Transmit+0x164>
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6c:	d102      	bne.n	8003d74 <HAL_SPI_Transmit+0x16a>
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d109      	bne.n	8003d88 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e0b2      	b.n	8003eee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1c7      	bne.n	8003d22 <HAL_SPI_Transmit+0x118>
 8003d92:	e083      	b.n	8003e9c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_SPI_Transmit+0x198>
 8003d9c:	8b7b      	ldrh	r3, [r7, #26]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d177      	bne.n	8003e92 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d912      	bls.n	8003dd2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db0:	881a      	ldrh	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dbc:	1c9a      	adds	r2, r3, #2
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	3b02      	subs	r3, #2
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003dd0:	e05f      	b.n	8003e92 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	330c      	adds	r3, #12
 8003ddc:	7812      	ldrb	r2, [r2, #0]
 8003dde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003df8:	e04b      	b.n	8003e92 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d12b      	bne.n	8003e60 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d912      	bls.n	8003e38 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e16:	881a      	ldrh	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e22:	1c9a      	adds	r2, r3, #2
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	3b02      	subs	r3, #2
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e36:	e02c      	b.n	8003e92 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	330c      	adds	r3, #12
 8003e42:	7812      	ldrb	r2, [r2, #0]
 8003e44:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e5e:	e018      	b.n	8003e92 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e60:	f7fd fec2 	bl	8001be8 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d803      	bhi.n	8003e78 <HAL_SPI_Transmit+0x26e>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e76:	d102      	bne.n	8003e7e <HAL_SPI_Transmit+0x274>
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d109      	bne.n	8003e92 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e02d      	b.n	8003eee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ae      	bne.n	8003dfa <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e9c:	69fa      	ldr	r2, [r7, #28]
 8003e9e:	6839      	ldr	r1, [r7, #0]
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 f947 	bl	8004134 <SPI_EndRxTxTransaction>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10a      	bne.n	8003ed0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003eec:	2300      	movs	r3, #0
  }
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3720      	adds	r7, #32
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
	...

08003ef8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	603b      	str	r3, [r7, #0]
 8003f04:	4613      	mov	r3, r2
 8003f06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f08:	f7fd fe6e 	bl	8001be8 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	4413      	add	r3, r2
 8003f16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f18:	f7fd fe66 	bl	8001be8 <HAL_GetTick>
 8003f1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f1e:	4b39      	ldr	r3, [pc, #228]	@ (8004004 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	015b      	lsls	r3, r3, #5
 8003f24:	0d1b      	lsrs	r3, r3, #20
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	fb02 f303 	mul.w	r3, r2, r3
 8003f2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f2e:	e054      	b.n	8003fda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f36:	d050      	beq.n	8003fda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f38:	f7fd fe56 	bl	8001be8 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	69fa      	ldr	r2, [r7, #28]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d902      	bls.n	8003f4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d13d      	bne.n	8003fca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f66:	d111      	bne.n	8003f8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f70:	d004      	beq.n	8003f7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f7a:	d107      	bne.n	8003f8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f94:	d10f      	bne.n	8003fb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e017      	b.n	8003ffa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	bf0c      	ite	eq
 8003fea:	2301      	moveq	r3, #1
 8003fec:	2300      	movne	r3, #0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	79fb      	ldrb	r3, [r7, #7]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d19b      	bne.n	8003f30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3720      	adds	r7, #32
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	20000070 	.word	0x20000070

08004008 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08a      	sub	sp, #40	@ 0x28
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800401a:	f7fd fde5 	bl	8001be8 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004022:	1a9b      	subs	r3, r3, r2
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	4413      	add	r3, r2
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800402a:	f7fd fddd 	bl	8001be8 <HAL_GetTick>
 800402e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	330c      	adds	r3, #12
 8004036:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004038:	4b3d      	ldr	r3, [pc, #244]	@ (8004130 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	00da      	lsls	r2, r3, #3
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	0d1b      	lsrs	r3, r3, #20
 8004048:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800404a:	fb02 f303 	mul.w	r3, r2, r3
 800404e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004050:	e060      	b.n	8004114 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004058:	d107      	bne.n	800406a <SPI_WaitFifoStateUntilTimeout+0x62>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d104      	bne.n	800406a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	b2db      	uxtb	r3, r3
 8004066:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004068:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004070:	d050      	beq.n	8004114 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004072:	f7fd fdb9 	bl	8001be8 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	6a3b      	ldr	r3, [r7, #32]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800407e:	429a      	cmp	r2, r3
 8004080:	d902      	bls.n	8004088 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	2b00      	cmp	r3, #0
 8004086:	d13d      	bne.n	8004104 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004096:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040a0:	d111      	bne.n	80040c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040aa:	d004      	beq.n	80040b6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b4:	d107      	bne.n	80040c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ce:	d10f      	bne.n	80040f0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e010      	b.n	8004126 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	3b01      	subs	r3, #1
 8004112:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	4013      	ands	r3, r2
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	429a      	cmp	r2, r3
 8004122:	d196      	bne.n	8004052 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3728      	adds	r7, #40	@ 0x28
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	20000070 	.word	0x20000070

08004134 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	9300      	str	r3, [sp, #0]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2200      	movs	r2, #0
 8004148:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7ff ff5b 	bl	8004008 <SPI_WaitFifoStateUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d007      	beq.n	8004168 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800415c:	f043 0220 	orr.w	r2, r3, #32
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e027      	b.n	80041b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	2200      	movs	r2, #0
 8004170:	2180      	movs	r1, #128	@ 0x80
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f7ff fec0 	bl	8003ef8 <SPI_WaitFlagStateUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004182:	f043 0220 	orr.w	r2, r3, #32
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e014      	b.n	80041b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2200      	movs	r2, #0
 8004196:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f7ff ff34 	bl	8004008 <SPI_WaitFifoStateUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d007      	beq.n	80041b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041aa:	f043 0220 	orr.w	r2, r3, #32
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e000      	b.n	80041b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e040      	b.n	8004254 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7fd fafa 	bl	80017dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2224      	movs	r2, #36	@ 0x24
 80041ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0201 	bic.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 fc32 	bl	8004a70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f977 	bl	8004500 <UART_SetConfig>
 8004212:	4603      	mov	r3, r0
 8004214:	2b01      	cmp	r3, #1
 8004216:	d101      	bne.n	800421c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e01b      	b.n	8004254 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800422a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800423a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 fcb1 	bl	8004bb4 <UART_CheckIdleState>
 8004252:	4603      	mov	r3, r0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	@ 0x28
 8004260:	af02      	add	r7, sp, #8
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	603b      	str	r3, [r7, #0]
 8004268:	4613      	mov	r3, r2
 800426a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004270:	2b20      	cmp	r3, #32
 8004272:	d177      	bne.n	8004364 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_UART_Transmit+0x24>
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e070      	b.n	8004366 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2221      	movs	r2, #33	@ 0x21
 8004290:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004292:	f7fd fca9 	bl	8001be8 <HAL_GetTick>
 8004296:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	88fa      	ldrh	r2, [r7, #6]
 800429c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	88fa      	ldrh	r2, [r7, #6]
 80042a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042b0:	d108      	bne.n	80042c4 <HAL_UART_Transmit+0x68>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d104      	bne.n	80042c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80042ba:	2300      	movs	r3, #0
 80042bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	61bb      	str	r3, [r7, #24]
 80042c2:	e003      	b.n	80042cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042c8:	2300      	movs	r3, #0
 80042ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042cc:	e02f      	b.n	800432e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2200      	movs	r2, #0
 80042d6:	2180      	movs	r1, #128	@ 0x80
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 fd13 	bl	8004d04 <UART_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d004      	beq.n	80042ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e03b      	b.n	8004366 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10b      	bne.n	800430c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	881a      	ldrh	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004300:	b292      	uxth	r2, r2
 8004302:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	3302      	adds	r3, #2
 8004308:	61bb      	str	r3, [r7, #24]
 800430a:	e007      	b.n	800431c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	781a      	ldrb	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	3301      	adds	r3, #1
 800431a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004322:	b29b      	uxth	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1c9      	bne.n	80042ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	2200      	movs	r2, #0
 8004342:	2140      	movs	r1, #64	@ 0x40
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 fcdd 	bl	8004d04 <UART_WaitOnFlagUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d004      	beq.n	800435a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2220      	movs	r2, #32
 8004354:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e005      	b.n	8004366 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2220      	movs	r2, #32
 800435e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004360:	2300      	movs	r3, #0
 8004362:	e000      	b.n	8004366 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004364:	2302      	movs	r3, #2
  }
}
 8004366:	4618      	mov	r0, r3
 8004368:	3720      	adds	r7, #32
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b08a      	sub	sp, #40	@ 0x28
 8004372:	af02      	add	r7, sp, #8
 8004374:	60f8      	str	r0, [r7, #12]
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	603b      	str	r3, [r7, #0]
 800437a:	4613      	mov	r3, r2
 800437c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004384:	2b20      	cmp	r3, #32
 8004386:	f040 80b6 	bne.w	80044f6 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <HAL_UART_Receive+0x28>
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e0ae      	b.n	80044f8 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2222      	movs	r2, #34	@ 0x22
 80043a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043b0:	f7fd fc1a 	bl	8001be8 <HAL_GetTick>
 80043b4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	88fa      	ldrh	r2, [r7, #6]
 80043ba:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	88fa      	ldrh	r2, [r7, #6]
 80043c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ce:	d10e      	bne.n	80043ee <HAL_UART_Receive+0x80>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d105      	bne.n	80043e4 <HAL_UART_Receive+0x76>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80043de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80043e2:	e02d      	b.n	8004440 <HAL_UART_Receive+0xd2>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	22ff      	movs	r2, #255	@ 0xff
 80043e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80043ec:	e028      	b.n	8004440 <HAL_UART_Receive+0xd2>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10d      	bne.n	8004412 <HAL_UART_Receive+0xa4>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d104      	bne.n	8004408 <HAL_UART_Receive+0x9a>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	22ff      	movs	r2, #255	@ 0xff
 8004402:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004406:	e01b      	b.n	8004440 <HAL_UART_Receive+0xd2>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	227f      	movs	r2, #127	@ 0x7f
 800440c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004410:	e016      	b.n	8004440 <HAL_UART_Receive+0xd2>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800441a:	d10d      	bne.n	8004438 <HAL_UART_Receive+0xca>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d104      	bne.n	800442e <HAL_UART_Receive+0xc0>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	227f      	movs	r2, #127	@ 0x7f
 8004428:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800442c:	e008      	b.n	8004440 <HAL_UART_Receive+0xd2>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	223f      	movs	r2, #63	@ 0x3f
 8004432:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004436:	e003      	b.n	8004440 <HAL_UART_Receive+0xd2>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004446:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004450:	d108      	bne.n	8004464 <HAL_UART_Receive+0xf6>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	61bb      	str	r3, [r7, #24]
 8004462:	e003      	b.n	800446c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004468:	2300      	movs	r3, #0
 800446a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800446c:	e037      	b.n	80044de <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	2200      	movs	r2, #0
 8004476:	2120      	movs	r1, #32
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 fc43 	bl	8004d04 <UART_WaitOnFlagUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2220      	movs	r2, #32
 8004488:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e033      	b.n	80044f8 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d10c      	bne.n	80044b0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800449c:	b29a      	uxth	r2, r3
 800449e:	8a7b      	ldrh	r3, [r7, #18]
 80044a0:	4013      	ands	r3, r2
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	3302      	adds	r3, #2
 80044ac:	61bb      	str	r3, [r7, #24]
 80044ae:	e00d      	b.n	80044cc <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	8a7b      	ldrh	r3, [r7, #18]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	4013      	ands	r3, r2
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	3301      	adds	r3, #1
 80044ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1c1      	bne.n	800446e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e000      	b.n	80044f8 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
  }
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3720      	adds	r7, #32
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004504:	b08a      	sub	sp, #40	@ 0x28
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800450a:	2300      	movs	r3, #0
 800450c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	431a      	orrs	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	431a      	orrs	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	4313      	orrs	r3, r2
 8004526:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	4ba4      	ldr	r3, [pc, #656]	@ (80047c0 <UART_SetConfig+0x2c0>)
 8004530:	4013      	ands	r3, r2
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	6812      	ldr	r2, [r2, #0]
 8004536:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004538:	430b      	orrs	r3, r1
 800453a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a99      	ldr	r2, [pc, #612]	@ (80047c4 <UART_SetConfig+0x2c4>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d004      	beq.n	800456c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004568:	4313      	orrs	r3, r2
 800456a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457c:	430a      	orrs	r2, r1
 800457e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a90      	ldr	r2, [pc, #576]	@ (80047c8 <UART_SetConfig+0x2c8>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d126      	bne.n	80045d8 <UART_SetConfig+0xd8>
 800458a:	4b90      	ldr	r3, [pc, #576]	@ (80047cc <UART_SetConfig+0x2cc>)
 800458c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	2b03      	cmp	r3, #3
 8004596:	d81b      	bhi.n	80045d0 <UART_SetConfig+0xd0>
 8004598:	a201      	add	r2, pc, #4	@ (adr r2, 80045a0 <UART_SetConfig+0xa0>)
 800459a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459e:	bf00      	nop
 80045a0:	080045b1 	.word	0x080045b1
 80045a4:	080045c1 	.word	0x080045c1
 80045a8:	080045b9 	.word	0x080045b9
 80045ac:	080045c9 	.word	0x080045c9
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045b6:	e116      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80045b8:	2302      	movs	r3, #2
 80045ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045be:	e112      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80045c0:	2304      	movs	r3, #4
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045c6:	e10e      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80045c8:	2308      	movs	r3, #8
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ce:	e10a      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80045d0:	2310      	movs	r3, #16
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d6:	e106      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a7c      	ldr	r2, [pc, #496]	@ (80047d0 <UART_SetConfig+0x2d0>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d138      	bne.n	8004654 <UART_SetConfig+0x154>
 80045e2:	4b7a      	ldr	r3, [pc, #488]	@ (80047cc <UART_SetConfig+0x2cc>)
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e8:	f003 030c 	and.w	r3, r3, #12
 80045ec:	2b0c      	cmp	r3, #12
 80045ee:	d82d      	bhi.n	800464c <UART_SetConfig+0x14c>
 80045f0:	a201      	add	r2, pc, #4	@ (adr r2, 80045f8 <UART_SetConfig+0xf8>)
 80045f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f6:	bf00      	nop
 80045f8:	0800462d 	.word	0x0800462d
 80045fc:	0800464d 	.word	0x0800464d
 8004600:	0800464d 	.word	0x0800464d
 8004604:	0800464d 	.word	0x0800464d
 8004608:	0800463d 	.word	0x0800463d
 800460c:	0800464d 	.word	0x0800464d
 8004610:	0800464d 	.word	0x0800464d
 8004614:	0800464d 	.word	0x0800464d
 8004618:	08004635 	.word	0x08004635
 800461c:	0800464d 	.word	0x0800464d
 8004620:	0800464d 	.word	0x0800464d
 8004624:	0800464d 	.word	0x0800464d
 8004628:	08004645 	.word	0x08004645
 800462c:	2300      	movs	r3, #0
 800462e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004632:	e0d8      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004634:	2302      	movs	r3, #2
 8004636:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800463a:	e0d4      	b.n	80047e6 <UART_SetConfig+0x2e6>
 800463c:	2304      	movs	r3, #4
 800463e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004642:	e0d0      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004644:	2308      	movs	r3, #8
 8004646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800464a:	e0cc      	b.n	80047e6 <UART_SetConfig+0x2e6>
 800464c:	2310      	movs	r3, #16
 800464e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004652:	e0c8      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a5e      	ldr	r2, [pc, #376]	@ (80047d4 <UART_SetConfig+0x2d4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d125      	bne.n	80046aa <UART_SetConfig+0x1aa>
 800465e:	4b5b      	ldr	r3, [pc, #364]	@ (80047cc <UART_SetConfig+0x2cc>)
 8004660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004664:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004668:	2b30      	cmp	r3, #48	@ 0x30
 800466a:	d016      	beq.n	800469a <UART_SetConfig+0x19a>
 800466c:	2b30      	cmp	r3, #48	@ 0x30
 800466e:	d818      	bhi.n	80046a2 <UART_SetConfig+0x1a2>
 8004670:	2b20      	cmp	r3, #32
 8004672:	d00a      	beq.n	800468a <UART_SetConfig+0x18a>
 8004674:	2b20      	cmp	r3, #32
 8004676:	d814      	bhi.n	80046a2 <UART_SetConfig+0x1a2>
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <UART_SetConfig+0x182>
 800467c:	2b10      	cmp	r3, #16
 800467e:	d008      	beq.n	8004692 <UART_SetConfig+0x192>
 8004680:	e00f      	b.n	80046a2 <UART_SetConfig+0x1a2>
 8004682:	2300      	movs	r3, #0
 8004684:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004688:	e0ad      	b.n	80047e6 <UART_SetConfig+0x2e6>
 800468a:	2302      	movs	r3, #2
 800468c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004690:	e0a9      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004692:	2304      	movs	r3, #4
 8004694:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004698:	e0a5      	b.n	80047e6 <UART_SetConfig+0x2e6>
 800469a:	2308      	movs	r3, #8
 800469c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a0:	e0a1      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80046a2:	2310      	movs	r3, #16
 80046a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a8:	e09d      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a4a      	ldr	r2, [pc, #296]	@ (80047d8 <UART_SetConfig+0x2d8>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d125      	bne.n	8004700 <UART_SetConfig+0x200>
 80046b4:	4b45      	ldr	r3, [pc, #276]	@ (80047cc <UART_SetConfig+0x2cc>)
 80046b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80046be:	2bc0      	cmp	r3, #192	@ 0xc0
 80046c0:	d016      	beq.n	80046f0 <UART_SetConfig+0x1f0>
 80046c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80046c4:	d818      	bhi.n	80046f8 <UART_SetConfig+0x1f8>
 80046c6:	2b80      	cmp	r3, #128	@ 0x80
 80046c8:	d00a      	beq.n	80046e0 <UART_SetConfig+0x1e0>
 80046ca:	2b80      	cmp	r3, #128	@ 0x80
 80046cc:	d814      	bhi.n	80046f8 <UART_SetConfig+0x1f8>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <UART_SetConfig+0x1d8>
 80046d2:	2b40      	cmp	r3, #64	@ 0x40
 80046d4:	d008      	beq.n	80046e8 <UART_SetConfig+0x1e8>
 80046d6:	e00f      	b.n	80046f8 <UART_SetConfig+0x1f8>
 80046d8:	2300      	movs	r3, #0
 80046da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046de:	e082      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80046e0:	2302      	movs	r3, #2
 80046e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046e6:	e07e      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80046e8:	2304      	movs	r3, #4
 80046ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ee:	e07a      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80046f0:	2308      	movs	r3, #8
 80046f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046f6:	e076      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80046f8:	2310      	movs	r3, #16
 80046fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046fe:	e072      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a35      	ldr	r2, [pc, #212]	@ (80047dc <UART_SetConfig+0x2dc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d12a      	bne.n	8004760 <UART_SetConfig+0x260>
 800470a:	4b30      	ldr	r3, [pc, #192]	@ (80047cc <UART_SetConfig+0x2cc>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004714:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004718:	d01a      	beq.n	8004750 <UART_SetConfig+0x250>
 800471a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800471e:	d81b      	bhi.n	8004758 <UART_SetConfig+0x258>
 8004720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004724:	d00c      	beq.n	8004740 <UART_SetConfig+0x240>
 8004726:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800472a:	d815      	bhi.n	8004758 <UART_SetConfig+0x258>
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <UART_SetConfig+0x238>
 8004730:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004734:	d008      	beq.n	8004748 <UART_SetConfig+0x248>
 8004736:	e00f      	b.n	8004758 <UART_SetConfig+0x258>
 8004738:	2300      	movs	r3, #0
 800473a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800473e:	e052      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004740:	2302      	movs	r3, #2
 8004742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004746:	e04e      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004748:	2304      	movs	r3, #4
 800474a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800474e:	e04a      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004750:	2308      	movs	r3, #8
 8004752:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004756:	e046      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004758:	2310      	movs	r3, #16
 800475a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475e:	e042      	b.n	80047e6 <UART_SetConfig+0x2e6>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a17      	ldr	r2, [pc, #92]	@ (80047c4 <UART_SetConfig+0x2c4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d13a      	bne.n	80047e0 <UART_SetConfig+0x2e0>
 800476a:	4b18      	ldr	r3, [pc, #96]	@ (80047cc <UART_SetConfig+0x2cc>)
 800476c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004770:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004774:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004778:	d01a      	beq.n	80047b0 <UART_SetConfig+0x2b0>
 800477a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800477e:	d81b      	bhi.n	80047b8 <UART_SetConfig+0x2b8>
 8004780:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004784:	d00c      	beq.n	80047a0 <UART_SetConfig+0x2a0>
 8004786:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800478a:	d815      	bhi.n	80047b8 <UART_SetConfig+0x2b8>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <UART_SetConfig+0x298>
 8004790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004794:	d008      	beq.n	80047a8 <UART_SetConfig+0x2a8>
 8004796:	e00f      	b.n	80047b8 <UART_SetConfig+0x2b8>
 8004798:	2300      	movs	r3, #0
 800479a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800479e:	e022      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80047a0:	2302      	movs	r3, #2
 80047a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047a6:	e01e      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80047a8:	2304      	movs	r3, #4
 80047aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ae:	e01a      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80047b0:	2308      	movs	r3, #8
 80047b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b6:	e016      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80047b8:	2310      	movs	r3, #16
 80047ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047be:	e012      	b.n	80047e6 <UART_SetConfig+0x2e6>
 80047c0:	efff69f3 	.word	0xefff69f3
 80047c4:	40008000 	.word	0x40008000
 80047c8:	40013800 	.word	0x40013800
 80047cc:	40021000 	.word	0x40021000
 80047d0:	40004400 	.word	0x40004400
 80047d4:	40004800 	.word	0x40004800
 80047d8:	40004c00 	.word	0x40004c00
 80047dc:	40005000 	.word	0x40005000
 80047e0:	2310      	movs	r3, #16
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a9f      	ldr	r2, [pc, #636]	@ (8004a68 <UART_SetConfig+0x568>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d17a      	bne.n	80048e6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d824      	bhi.n	8004842 <UART_SetConfig+0x342>
 80047f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004800 <UART_SetConfig+0x300>)
 80047fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fe:	bf00      	nop
 8004800:	08004825 	.word	0x08004825
 8004804:	08004843 	.word	0x08004843
 8004808:	0800482d 	.word	0x0800482d
 800480c:	08004843 	.word	0x08004843
 8004810:	08004833 	.word	0x08004833
 8004814:	08004843 	.word	0x08004843
 8004818:	08004843 	.word	0x08004843
 800481c:	08004843 	.word	0x08004843
 8004820:	0800483b 	.word	0x0800483b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004824:	f7fe fc06 	bl	8003034 <HAL_RCC_GetPCLK1Freq>
 8004828:	61f8      	str	r0, [r7, #28]
        break;
 800482a:	e010      	b.n	800484e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800482c:	4b8f      	ldr	r3, [pc, #572]	@ (8004a6c <UART_SetConfig+0x56c>)
 800482e:	61fb      	str	r3, [r7, #28]
        break;
 8004830:	e00d      	b.n	800484e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004832:	f7fe fb67 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 8004836:	61f8      	str	r0, [r7, #28]
        break;
 8004838:	e009      	b.n	800484e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800483a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800483e:	61fb      	str	r3, [r7, #28]
        break;
 8004840:	e005      	b.n	800484e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004842:	2300      	movs	r3, #0
 8004844:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800484c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 80fb 	beq.w	8004a4c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	4413      	add	r3, r2
 8004860:	69fa      	ldr	r2, [r7, #28]
 8004862:	429a      	cmp	r2, r3
 8004864:	d305      	bcc.n	8004872 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800486c:	69fa      	ldr	r2, [r7, #28]
 800486e:	429a      	cmp	r2, r3
 8004870:	d903      	bls.n	800487a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004878:	e0e8      	b.n	8004a4c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	2200      	movs	r2, #0
 800487e:	461c      	mov	r4, r3
 8004880:	4615      	mov	r5, r2
 8004882:	f04f 0200 	mov.w	r2, #0
 8004886:	f04f 0300 	mov.w	r3, #0
 800488a:	022b      	lsls	r3, r5, #8
 800488c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004890:	0222      	lsls	r2, r4, #8
 8004892:	68f9      	ldr	r1, [r7, #12]
 8004894:	6849      	ldr	r1, [r1, #4]
 8004896:	0849      	lsrs	r1, r1, #1
 8004898:	2000      	movs	r0, #0
 800489a:	4688      	mov	r8, r1
 800489c:	4681      	mov	r9, r0
 800489e:	eb12 0a08 	adds.w	sl, r2, r8
 80048a2:	eb43 0b09 	adc.w	fp, r3, r9
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	603b      	str	r3, [r7, #0]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048b4:	4650      	mov	r0, sl
 80048b6:	4659      	mov	r1, fp
 80048b8:	f7fb fcda 	bl	8000270 <__aeabi_uldivmod>
 80048bc:	4602      	mov	r2, r0
 80048be:	460b      	mov	r3, r1
 80048c0:	4613      	mov	r3, r2
 80048c2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048ca:	d308      	bcc.n	80048de <UART_SetConfig+0x3de>
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048d2:	d204      	bcs.n	80048de <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	60da      	str	r2, [r3, #12]
 80048dc:	e0b6      	b.n	8004a4c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80048e4:	e0b2      	b.n	8004a4c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	69db      	ldr	r3, [r3, #28]
 80048ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048ee:	d15e      	bne.n	80049ae <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80048f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d828      	bhi.n	800494a <UART_SetConfig+0x44a>
 80048f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004900 <UART_SetConfig+0x400>)
 80048fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fe:	bf00      	nop
 8004900:	08004925 	.word	0x08004925
 8004904:	0800492d 	.word	0x0800492d
 8004908:	08004935 	.word	0x08004935
 800490c:	0800494b 	.word	0x0800494b
 8004910:	0800493b 	.word	0x0800493b
 8004914:	0800494b 	.word	0x0800494b
 8004918:	0800494b 	.word	0x0800494b
 800491c:	0800494b 	.word	0x0800494b
 8004920:	08004943 	.word	0x08004943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004924:	f7fe fb86 	bl	8003034 <HAL_RCC_GetPCLK1Freq>
 8004928:	61f8      	str	r0, [r7, #28]
        break;
 800492a:	e014      	b.n	8004956 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800492c:	f7fe fb98 	bl	8003060 <HAL_RCC_GetPCLK2Freq>
 8004930:	61f8      	str	r0, [r7, #28]
        break;
 8004932:	e010      	b.n	8004956 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004934:	4b4d      	ldr	r3, [pc, #308]	@ (8004a6c <UART_SetConfig+0x56c>)
 8004936:	61fb      	str	r3, [r7, #28]
        break;
 8004938:	e00d      	b.n	8004956 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800493a:	f7fe fae3 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 800493e:	61f8      	str	r0, [r7, #28]
        break;
 8004940:	e009      	b.n	8004956 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004946:	61fb      	str	r3, [r7, #28]
        break;
 8004948:	e005      	b.n	8004956 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800494a:	2300      	movs	r3, #0
 800494c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004954:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d077      	beq.n	8004a4c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	005a      	lsls	r2, r3, #1
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	085b      	lsrs	r3, r3, #1
 8004966:	441a      	add	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004970:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	2b0f      	cmp	r3, #15
 8004976:	d916      	bls.n	80049a6 <UART_SetConfig+0x4a6>
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800497e:	d212      	bcs.n	80049a6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	b29b      	uxth	r3, r3
 8004984:	f023 030f 	bic.w	r3, r3, #15
 8004988:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	085b      	lsrs	r3, r3, #1
 800498e:	b29b      	uxth	r3, r3
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	b29a      	uxth	r2, r3
 8004996:	8afb      	ldrh	r3, [r7, #22]
 8004998:	4313      	orrs	r3, r2
 800499a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	8afa      	ldrh	r2, [r7, #22]
 80049a2:	60da      	str	r2, [r3, #12]
 80049a4:	e052      	b.n	8004a4c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049ac:	e04e      	b.n	8004a4c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d827      	bhi.n	8004a06 <UART_SetConfig+0x506>
 80049b6:	a201      	add	r2, pc, #4	@ (adr r2, 80049bc <UART_SetConfig+0x4bc>)
 80049b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049bc:	080049e1 	.word	0x080049e1
 80049c0:	080049e9 	.word	0x080049e9
 80049c4:	080049f1 	.word	0x080049f1
 80049c8:	08004a07 	.word	0x08004a07
 80049cc:	080049f7 	.word	0x080049f7
 80049d0:	08004a07 	.word	0x08004a07
 80049d4:	08004a07 	.word	0x08004a07
 80049d8:	08004a07 	.word	0x08004a07
 80049dc:	080049ff 	.word	0x080049ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049e0:	f7fe fb28 	bl	8003034 <HAL_RCC_GetPCLK1Freq>
 80049e4:	61f8      	str	r0, [r7, #28]
        break;
 80049e6:	e014      	b.n	8004a12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049e8:	f7fe fb3a 	bl	8003060 <HAL_RCC_GetPCLK2Freq>
 80049ec:	61f8      	str	r0, [r7, #28]
        break;
 80049ee:	e010      	b.n	8004a12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049f0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a6c <UART_SetConfig+0x56c>)
 80049f2:	61fb      	str	r3, [r7, #28]
        break;
 80049f4:	e00d      	b.n	8004a12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049f6:	f7fe fa85 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 80049fa:	61f8      	str	r0, [r7, #28]
        break;
 80049fc:	e009      	b.n	8004a12 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a02:	61fb      	str	r3, [r7, #28]
        break;
 8004a04:	e005      	b.n	8004a12 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a10:	bf00      	nop
    }

    if (pclk != 0U)
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d019      	beq.n	8004a4c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	085a      	lsrs	r2, r3, #1
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	441a      	add	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	2b0f      	cmp	r3, #15
 8004a30:	d909      	bls.n	8004a46 <UART_SetConfig+0x546>
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a38:	d205      	bcs.n	8004a46 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	60da      	str	r2, [r3, #12]
 8004a44:	e002      	b.n	8004a4c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a58:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3728      	adds	r7, #40	@ 0x28
 8004a60:	46bd      	mov	sp, r7
 8004a62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a66:	bf00      	nop
 8004a68:	40008000 	.word	0x40008000
 8004a6c:	00f42400 	.word	0x00f42400

08004a70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00a      	beq.n	8004a9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	430a      	orrs	r2, r1
 8004aba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00a      	beq.n	8004ade <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b04:	f003 0310 	and.w	r3, r3, #16
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00a      	beq.n	8004b22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b26:	f003 0320 	and.w	r3, r3, #32
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00a      	beq.n	8004b44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d01a      	beq.n	8004b86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b6e:	d10a      	bne.n	8004b86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	605a      	str	r2, [r3, #4]
  }
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b098      	sub	sp, #96	@ 0x60
 8004bb8:	af02      	add	r7, sp, #8
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bc4:	f7fd f810 	bl	8001be8 <HAL_GetTick>
 8004bc8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b08      	cmp	r3, #8
 8004bd6:	d12e      	bne.n	8004c36 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004be0:	2200      	movs	r2, #0
 8004be2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f88c 	bl	8004d04 <UART_WaitOnFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d021      	beq.n	8004c36 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bfa:	e853 3f00 	ldrex	r3, [r3]
 8004bfe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c06:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c10:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c12:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c18:	e841 2300 	strex	r3, r2, [r1]
 8004c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1e6      	bne.n	8004bf2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2220      	movs	r2, #32
 8004c28:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e062      	b.n	8004cfc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b04      	cmp	r3, #4
 8004c42:	d149      	bne.n	8004cd8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c48:	9300      	str	r3, [sp, #0]
 8004c4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f856 	bl	8004d04 <UART_WaitOnFlagUntilTimeout>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d03c      	beq.n	8004cd8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c66:	e853 3f00 	ldrex	r3, [r3]
 8004c6a:	623b      	str	r3, [r7, #32]
   return(result);
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c84:	e841 2300 	strex	r3, r2, [r1]
 8004c88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1e6      	bne.n	8004c5e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3308      	adds	r3, #8
 8004c96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	e853 3f00 	ldrex	r3, [r3]
 8004c9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f023 0301 	bic.w	r3, r3, #1
 8004ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	3308      	adds	r3, #8
 8004cae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cb0:	61fa      	str	r2, [r7, #28]
 8004cb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb4:	69b9      	ldr	r1, [r7, #24]
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	e841 2300 	strex	r3, r2, [r1]
 8004cbc:	617b      	str	r3, [r7, #20]
   return(result);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1e5      	bne.n	8004c90 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e011      	b.n	8004cfc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2220      	movs	r2, #32
 8004ce2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3758      	adds	r7, #88	@ 0x58
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	603b      	str	r3, [r7, #0]
 8004d10:	4613      	mov	r3, r2
 8004d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d14:	e04f      	b.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d1c:	d04b      	beq.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d1e:	f7fc ff63 	bl	8001be8 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d302      	bcc.n	8004d34 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e04e      	b.n	8004dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0304 	and.w	r3, r3, #4
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d037      	beq.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b80      	cmp	r3, #128	@ 0x80
 8004d4a:	d034      	beq.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b40      	cmp	r3, #64	@ 0x40
 8004d50:	d031      	beq.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	f003 0308 	and.w	r3, r3, #8
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d110      	bne.n	8004d82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2208      	movs	r2, #8
 8004d66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 f838 	bl	8004dde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2208      	movs	r2, #8
 8004d72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e029      	b.n	8004dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69db      	ldr	r3, [r3, #28]
 8004d88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d90:	d111      	bne.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f81e 	bl	8004dde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2220      	movs	r2, #32
 8004da6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e00f      	b.n	8004dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69da      	ldr	r2, [r3, #28]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	bf0c      	ite	eq
 8004dc6:	2301      	moveq	r3, #1
 8004dc8:	2300      	movne	r3, #0
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	461a      	mov	r2, r3
 8004dce:	79fb      	ldrb	r3, [r7, #7]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d0a0      	beq.n	8004d16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b095      	sub	sp, #84	@ 0x54
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dee:	e853 3f00 	ldrex	r3, [r3]
 8004df2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	461a      	mov	r2, r3
 8004e02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e04:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e06:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e0c:	e841 2300 	strex	r3, r2, [r1]
 8004e10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1e6      	bne.n	8004de6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	3308      	adds	r3, #8
 8004e1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e20:	6a3b      	ldr	r3, [r7, #32]
 8004e22:	e853 3f00 	ldrex	r3, [r3]
 8004e26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	f023 0301 	bic.w	r3, r3, #1
 8004e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3308      	adds	r3, #8
 8004e36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e40:	e841 2300 	strex	r3, r2, [r1]
 8004e44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1e5      	bne.n	8004e18 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d118      	bne.n	8004e86 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	e853 3f00 	ldrex	r3, [r3]
 8004e60:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	f023 0310 	bic.w	r3, r3, #16
 8004e68:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e72:	61bb      	str	r3, [r7, #24]
 8004e74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e76:	6979      	ldr	r1, [r7, #20]
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	e841 2300 	strex	r3, r2, [r1]
 8004e7e:	613b      	str	r3, [r7, #16]
   return(result);
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1e6      	bne.n	8004e54 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004e9a:	bf00      	nop
 8004e9c:	3754      	adds	r7, #84	@ 0x54
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <srand>:
 8004ea8:	b538      	push	{r3, r4, r5, lr}
 8004eaa:	4b10      	ldr	r3, [pc, #64]	@ (8004eec <srand+0x44>)
 8004eac:	681d      	ldr	r5, [r3, #0]
 8004eae:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004eb0:	4604      	mov	r4, r0
 8004eb2:	b9b3      	cbnz	r3, 8004ee2 <srand+0x3a>
 8004eb4:	2018      	movs	r0, #24
 8004eb6:	f000 fa97 	bl	80053e8 <malloc>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	6328      	str	r0, [r5, #48]	@ 0x30
 8004ebe:	b920      	cbnz	r0, 8004eca <srand+0x22>
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef0 <srand+0x48>)
 8004ec2:	480c      	ldr	r0, [pc, #48]	@ (8004ef4 <srand+0x4c>)
 8004ec4:	2146      	movs	r1, #70	@ 0x46
 8004ec6:	f000 fa27 	bl	8005318 <__assert_func>
 8004eca:	490b      	ldr	r1, [pc, #44]	@ (8004ef8 <srand+0x50>)
 8004ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <srand+0x54>)
 8004ece:	e9c0 1300 	strd	r1, r3, [r0]
 8004ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8004f00 <srand+0x58>)
 8004ed4:	6083      	str	r3, [r0, #8]
 8004ed6:	230b      	movs	r3, #11
 8004ed8:	8183      	strh	r3, [r0, #12]
 8004eda:	2100      	movs	r1, #0
 8004edc:	2001      	movs	r0, #1
 8004ede:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004ee2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	611c      	str	r4, [r3, #16]
 8004ee8:	615a      	str	r2, [r3, #20]
 8004eea:	bd38      	pop	{r3, r4, r5, pc}
 8004eec:	20000088 	.word	0x20000088
 8004ef0:	08008230 	.word	0x08008230
 8004ef4:	08008247 	.word	0x08008247
 8004ef8:	abcd330e 	.word	0xabcd330e
 8004efc:	e66d1234 	.word	0xe66d1234
 8004f00:	0005deec 	.word	0x0005deec

08004f04 <rand>:
 8004f04:	4b16      	ldr	r3, [pc, #88]	@ (8004f60 <rand+0x5c>)
 8004f06:	b510      	push	{r4, lr}
 8004f08:	681c      	ldr	r4, [r3, #0]
 8004f0a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004f0c:	b9b3      	cbnz	r3, 8004f3c <rand+0x38>
 8004f0e:	2018      	movs	r0, #24
 8004f10:	f000 fa6a 	bl	80053e8 <malloc>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6320      	str	r0, [r4, #48]	@ 0x30
 8004f18:	b920      	cbnz	r0, 8004f24 <rand+0x20>
 8004f1a:	4b12      	ldr	r3, [pc, #72]	@ (8004f64 <rand+0x60>)
 8004f1c:	4812      	ldr	r0, [pc, #72]	@ (8004f68 <rand+0x64>)
 8004f1e:	2152      	movs	r1, #82	@ 0x52
 8004f20:	f000 f9fa 	bl	8005318 <__assert_func>
 8004f24:	4911      	ldr	r1, [pc, #68]	@ (8004f6c <rand+0x68>)
 8004f26:	4b12      	ldr	r3, [pc, #72]	@ (8004f70 <rand+0x6c>)
 8004f28:	e9c0 1300 	strd	r1, r3, [r0]
 8004f2c:	4b11      	ldr	r3, [pc, #68]	@ (8004f74 <rand+0x70>)
 8004f2e:	6083      	str	r3, [r0, #8]
 8004f30:	230b      	movs	r3, #11
 8004f32:	8183      	strh	r3, [r0, #12]
 8004f34:	2100      	movs	r1, #0
 8004f36:	2001      	movs	r0, #1
 8004f38:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004f3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004f3e:	480e      	ldr	r0, [pc, #56]	@ (8004f78 <rand+0x74>)
 8004f40:	690b      	ldr	r3, [r1, #16]
 8004f42:	694c      	ldr	r4, [r1, #20]
 8004f44:	4a0d      	ldr	r2, [pc, #52]	@ (8004f7c <rand+0x78>)
 8004f46:	4358      	muls	r0, r3
 8004f48:	fb02 0004 	mla	r0, r2, r4, r0
 8004f4c:	fba3 3202 	umull	r3, r2, r3, r2
 8004f50:	3301      	adds	r3, #1
 8004f52:	eb40 0002 	adc.w	r0, r0, r2
 8004f56:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004f5a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004f5e:	bd10      	pop	{r4, pc}
 8004f60:	20000088 	.word	0x20000088
 8004f64:	08008230 	.word	0x08008230
 8004f68:	08008247 	.word	0x08008247
 8004f6c:	abcd330e 	.word	0xabcd330e
 8004f70:	e66d1234 	.word	0xe66d1234
 8004f74:	0005deec 	.word	0x0005deec
 8004f78:	5851f42d 	.word	0x5851f42d
 8004f7c:	4c957f2d 	.word	0x4c957f2d

08004f80 <std>:
 8004f80:	2300      	movs	r3, #0
 8004f82:	b510      	push	{r4, lr}
 8004f84:	4604      	mov	r4, r0
 8004f86:	e9c0 3300 	strd	r3, r3, [r0]
 8004f8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f8e:	6083      	str	r3, [r0, #8]
 8004f90:	8181      	strh	r1, [r0, #12]
 8004f92:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f94:	81c2      	strh	r2, [r0, #14]
 8004f96:	6183      	str	r3, [r0, #24]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	2208      	movs	r2, #8
 8004f9c:	305c      	adds	r0, #92	@ 0x5c
 8004f9e:	f000 f930 	bl	8005202 <memset>
 8004fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <std+0x58>)
 8004fa4:	6263      	str	r3, [r4, #36]	@ 0x24
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <std+0x5c>)
 8004fa8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004faa:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <std+0x60>)
 8004fac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004fae:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe4 <std+0x64>)
 8004fb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe8 <std+0x68>)
 8004fb4:	6224      	str	r4, [r4, #32]
 8004fb6:	429c      	cmp	r4, r3
 8004fb8:	d006      	beq.n	8004fc8 <std+0x48>
 8004fba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004fbe:	4294      	cmp	r4, r2
 8004fc0:	d002      	beq.n	8004fc8 <std+0x48>
 8004fc2:	33d0      	adds	r3, #208	@ 0xd0
 8004fc4:	429c      	cmp	r4, r3
 8004fc6:	d105      	bne.n	8004fd4 <std+0x54>
 8004fc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd0:	f000 b990 	b.w	80052f4 <__retarget_lock_init_recursive>
 8004fd4:	bd10      	pop	{r4, pc}
 8004fd6:	bf00      	nop
 8004fd8:	08005149 	.word	0x08005149
 8004fdc:	0800516b 	.word	0x0800516b
 8004fe0:	080051a3 	.word	0x080051a3
 8004fe4:	080051c7 	.word	0x080051c7
 8004fe8:	2000066c 	.word	0x2000066c

08004fec <stdio_exit_handler>:
 8004fec:	4a02      	ldr	r2, [pc, #8]	@ (8004ff8 <stdio_exit_handler+0xc>)
 8004fee:	4903      	ldr	r1, [pc, #12]	@ (8004ffc <stdio_exit_handler+0x10>)
 8004ff0:	4803      	ldr	r0, [pc, #12]	@ (8005000 <stdio_exit_handler+0x14>)
 8004ff2:	f000 b869 	b.w	80050c8 <_fwalk_sglue>
 8004ff6:	bf00      	nop
 8004ff8:	2000007c 	.word	0x2000007c
 8004ffc:	08005c25 	.word	0x08005c25
 8005000:	2000008c 	.word	0x2000008c

08005004 <cleanup_stdio>:
 8005004:	6841      	ldr	r1, [r0, #4]
 8005006:	4b0c      	ldr	r3, [pc, #48]	@ (8005038 <cleanup_stdio+0x34>)
 8005008:	4299      	cmp	r1, r3
 800500a:	b510      	push	{r4, lr}
 800500c:	4604      	mov	r4, r0
 800500e:	d001      	beq.n	8005014 <cleanup_stdio+0x10>
 8005010:	f000 fe08 	bl	8005c24 <_fflush_r>
 8005014:	68a1      	ldr	r1, [r4, #8]
 8005016:	4b09      	ldr	r3, [pc, #36]	@ (800503c <cleanup_stdio+0x38>)
 8005018:	4299      	cmp	r1, r3
 800501a:	d002      	beq.n	8005022 <cleanup_stdio+0x1e>
 800501c:	4620      	mov	r0, r4
 800501e:	f000 fe01 	bl	8005c24 <_fflush_r>
 8005022:	68e1      	ldr	r1, [r4, #12]
 8005024:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <cleanup_stdio+0x3c>)
 8005026:	4299      	cmp	r1, r3
 8005028:	d004      	beq.n	8005034 <cleanup_stdio+0x30>
 800502a:	4620      	mov	r0, r4
 800502c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005030:	f000 bdf8 	b.w	8005c24 <_fflush_r>
 8005034:	bd10      	pop	{r4, pc}
 8005036:	bf00      	nop
 8005038:	2000066c 	.word	0x2000066c
 800503c:	200006d4 	.word	0x200006d4
 8005040:	2000073c 	.word	0x2000073c

08005044 <global_stdio_init.part.0>:
 8005044:	b510      	push	{r4, lr}
 8005046:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <global_stdio_init.part.0+0x30>)
 8005048:	4c0b      	ldr	r4, [pc, #44]	@ (8005078 <global_stdio_init.part.0+0x34>)
 800504a:	4a0c      	ldr	r2, [pc, #48]	@ (800507c <global_stdio_init.part.0+0x38>)
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	4620      	mov	r0, r4
 8005050:	2200      	movs	r2, #0
 8005052:	2104      	movs	r1, #4
 8005054:	f7ff ff94 	bl	8004f80 <std>
 8005058:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800505c:	2201      	movs	r2, #1
 800505e:	2109      	movs	r1, #9
 8005060:	f7ff ff8e 	bl	8004f80 <std>
 8005064:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005068:	2202      	movs	r2, #2
 800506a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506e:	2112      	movs	r1, #18
 8005070:	f7ff bf86 	b.w	8004f80 <std>
 8005074:	200007a4 	.word	0x200007a4
 8005078:	2000066c 	.word	0x2000066c
 800507c:	08004fed 	.word	0x08004fed

08005080 <__sfp_lock_acquire>:
 8005080:	4801      	ldr	r0, [pc, #4]	@ (8005088 <__sfp_lock_acquire+0x8>)
 8005082:	f000 b938 	b.w	80052f6 <__retarget_lock_acquire_recursive>
 8005086:	bf00      	nop
 8005088:	200007ad 	.word	0x200007ad

0800508c <__sfp_lock_release>:
 800508c:	4801      	ldr	r0, [pc, #4]	@ (8005094 <__sfp_lock_release+0x8>)
 800508e:	f000 b933 	b.w	80052f8 <__retarget_lock_release_recursive>
 8005092:	bf00      	nop
 8005094:	200007ad 	.word	0x200007ad

08005098 <__sinit>:
 8005098:	b510      	push	{r4, lr}
 800509a:	4604      	mov	r4, r0
 800509c:	f7ff fff0 	bl	8005080 <__sfp_lock_acquire>
 80050a0:	6a23      	ldr	r3, [r4, #32]
 80050a2:	b11b      	cbz	r3, 80050ac <__sinit+0x14>
 80050a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050a8:	f7ff bff0 	b.w	800508c <__sfp_lock_release>
 80050ac:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <__sinit+0x28>)
 80050ae:	6223      	str	r3, [r4, #32]
 80050b0:	4b04      	ldr	r3, [pc, #16]	@ (80050c4 <__sinit+0x2c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1f5      	bne.n	80050a4 <__sinit+0xc>
 80050b8:	f7ff ffc4 	bl	8005044 <global_stdio_init.part.0>
 80050bc:	e7f2      	b.n	80050a4 <__sinit+0xc>
 80050be:	bf00      	nop
 80050c0:	08005005 	.word	0x08005005
 80050c4:	200007a4 	.word	0x200007a4

080050c8 <_fwalk_sglue>:
 80050c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050cc:	4607      	mov	r7, r0
 80050ce:	4688      	mov	r8, r1
 80050d0:	4614      	mov	r4, r2
 80050d2:	2600      	movs	r6, #0
 80050d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050d8:	f1b9 0901 	subs.w	r9, r9, #1
 80050dc:	d505      	bpl.n	80050ea <_fwalk_sglue+0x22>
 80050de:	6824      	ldr	r4, [r4, #0]
 80050e0:	2c00      	cmp	r4, #0
 80050e2:	d1f7      	bne.n	80050d4 <_fwalk_sglue+0xc>
 80050e4:	4630      	mov	r0, r6
 80050e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ea:	89ab      	ldrh	r3, [r5, #12]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d907      	bls.n	8005100 <_fwalk_sglue+0x38>
 80050f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050f4:	3301      	adds	r3, #1
 80050f6:	d003      	beq.n	8005100 <_fwalk_sglue+0x38>
 80050f8:	4629      	mov	r1, r5
 80050fa:	4638      	mov	r0, r7
 80050fc:	47c0      	blx	r8
 80050fe:	4306      	orrs	r6, r0
 8005100:	3568      	adds	r5, #104	@ 0x68
 8005102:	e7e9      	b.n	80050d8 <_fwalk_sglue+0x10>

08005104 <siprintf>:
 8005104:	b40e      	push	{r1, r2, r3}
 8005106:	b510      	push	{r4, lr}
 8005108:	b09d      	sub	sp, #116	@ 0x74
 800510a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800510c:	9002      	str	r0, [sp, #8]
 800510e:	9006      	str	r0, [sp, #24]
 8005110:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005114:	480a      	ldr	r0, [pc, #40]	@ (8005140 <siprintf+0x3c>)
 8005116:	9107      	str	r1, [sp, #28]
 8005118:	9104      	str	r1, [sp, #16]
 800511a:	490a      	ldr	r1, [pc, #40]	@ (8005144 <siprintf+0x40>)
 800511c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005120:	9105      	str	r1, [sp, #20]
 8005122:	2400      	movs	r4, #0
 8005124:	a902      	add	r1, sp, #8
 8005126:	6800      	ldr	r0, [r0, #0]
 8005128:	9301      	str	r3, [sp, #4]
 800512a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800512c:	f000 fa6e 	bl	800560c <_svfiprintf_r>
 8005130:	9b02      	ldr	r3, [sp, #8]
 8005132:	701c      	strb	r4, [r3, #0]
 8005134:	b01d      	add	sp, #116	@ 0x74
 8005136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800513a:	b003      	add	sp, #12
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	20000088 	.word	0x20000088
 8005144:	ffff0208 	.word	0xffff0208

08005148 <__sread>:
 8005148:	b510      	push	{r4, lr}
 800514a:	460c      	mov	r4, r1
 800514c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005150:	f000 f882 	bl	8005258 <_read_r>
 8005154:	2800      	cmp	r0, #0
 8005156:	bfab      	itete	ge
 8005158:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800515a:	89a3      	ldrhlt	r3, [r4, #12]
 800515c:	181b      	addge	r3, r3, r0
 800515e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005162:	bfac      	ite	ge
 8005164:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005166:	81a3      	strhlt	r3, [r4, #12]
 8005168:	bd10      	pop	{r4, pc}

0800516a <__swrite>:
 800516a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800516e:	461f      	mov	r7, r3
 8005170:	898b      	ldrh	r3, [r1, #12]
 8005172:	05db      	lsls	r3, r3, #23
 8005174:	4605      	mov	r5, r0
 8005176:	460c      	mov	r4, r1
 8005178:	4616      	mov	r6, r2
 800517a:	d505      	bpl.n	8005188 <__swrite+0x1e>
 800517c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005180:	2302      	movs	r3, #2
 8005182:	2200      	movs	r2, #0
 8005184:	f000 f856 	bl	8005234 <_lseek_r>
 8005188:	89a3      	ldrh	r3, [r4, #12]
 800518a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800518e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005192:	81a3      	strh	r3, [r4, #12]
 8005194:	4632      	mov	r2, r6
 8005196:	463b      	mov	r3, r7
 8005198:	4628      	mov	r0, r5
 800519a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800519e:	f000 b86d 	b.w	800527c <_write_r>

080051a2 <__sseek>:
 80051a2:	b510      	push	{r4, lr}
 80051a4:	460c      	mov	r4, r1
 80051a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051aa:	f000 f843 	bl	8005234 <_lseek_r>
 80051ae:	1c43      	adds	r3, r0, #1
 80051b0:	89a3      	ldrh	r3, [r4, #12]
 80051b2:	bf15      	itete	ne
 80051b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051be:	81a3      	strheq	r3, [r4, #12]
 80051c0:	bf18      	it	ne
 80051c2:	81a3      	strhne	r3, [r4, #12]
 80051c4:	bd10      	pop	{r4, pc}

080051c6 <__sclose>:
 80051c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051ca:	f000 b823 	b.w	8005214 <_close_r>

080051ce <memmove>:
 80051ce:	4288      	cmp	r0, r1
 80051d0:	b510      	push	{r4, lr}
 80051d2:	eb01 0402 	add.w	r4, r1, r2
 80051d6:	d902      	bls.n	80051de <memmove+0x10>
 80051d8:	4284      	cmp	r4, r0
 80051da:	4623      	mov	r3, r4
 80051dc:	d807      	bhi.n	80051ee <memmove+0x20>
 80051de:	1e43      	subs	r3, r0, #1
 80051e0:	42a1      	cmp	r1, r4
 80051e2:	d008      	beq.n	80051f6 <memmove+0x28>
 80051e4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051e8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80051ec:	e7f8      	b.n	80051e0 <memmove+0x12>
 80051ee:	4402      	add	r2, r0
 80051f0:	4601      	mov	r1, r0
 80051f2:	428a      	cmp	r2, r1
 80051f4:	d100      	bne.n	80051f8 <memmove+0x2a>
 80051f6:	bd10      	pop	{r4, pc}
 80051f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051fc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005200:	e7f7      	b.n	80051f2 <memmove+0x24>

08005202 <memset>:
 8005202:	4402      	add	r2, r0
 8005204:	4603      	mov	r3, r0
 8005206:	4293      	cmp	r3, r2
 8005208:	d100      	bne.n	800520c <memset+0xa>
 800520a:	4770      	bx	lr
 800520c:	f803 1b01 	strb.w	r1, [r3], #1
 8005210:	e7f9      	b.n	8005206 <memset+0x4>
	...

08005214 <_close_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	4d06      	ldr	r5, [pc, #24]	@ (8005230 <_close_r+0x1c>)
 8005218:	2300      	movs	r3, #0
 800521a:	4604      	mov	r4, r0
 800521c:	4608      	mov	r0, r1
 800521e:	602b      	str	r3, [r5, #0]
 8005220:	f7fc fbcb 	bl	80019ba <_close>
 8005224:	1c43      	adds	r3, r0, #1
 8005226:	d102      	bne.n	800522e <_close_r+0x1a>
 8005228:	682b      	ldr	r3, [r5, #0]
 800522a:	b103      	cbz	r3, 800522e <_close_r+0x1a>
 800522c:	6023      	str	r3, [r4, #0]
 800522e:	bd38      	pop	{r3, r4, r5, pc}
 8005230:	200007a8 	.word	0x200007a8

08005234 <_lseek_r>:
 8005234:	b538      	push	{r3, r4, r5, lr}
 8005236:	4d07      	ldr	r5, [pc, #28]	@ (8005254 <_lseek_r+0x20>)
 8005238:	4604      	mov	r4, r0
 800523a:	4608      	mov	r0, r1
 800523c:	4611      	mov	r1, r2
 800523e:	2200      	movs	r2, #0
 8005240:	602a      	str	r2, [r5, #0]
 8005242:	461a      	mov	r2, r3
 8005244:	f7fc fbe0 	bl	8001a08 <_lseek>
 8005248:	1c43      	adds	r3, r0, #1
 800524a:	d102      	bne.n	8005252 <_lseek_r+0x1e>
 800524c:	682b      	ldr	r3, [r5, #0]
 800524e:	b103      	cbz	r3, 8005252 <_lseek_r+0x1e>
 8005250:	6023      	str	r3, [r4, #0]
 8005252:	bd38      	pop	{r3, r4, r5, pc}
 8005254:	200007a8 	.word	0x200007a8

08005258 <_read_r>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	4d07      	ldr	r5, [pc, #28]	@ (8005278 <_read_r+0x20>)
 800525c:	4604      	mov	r4, r0
 800525e:	4608      	mov	r0, r1
 8005260:	4611      	mov	r1, r2
 8005262:	2200      	movs	r2, #0
 8005264:	602a      	str	r2, [r5, #0]
 8005266:	461a      	mov	r2, r3
 8005268:	f7fc fb6e 	bl	8001948 <_read>
 800526c:	1c43      	adds	r3, r0, #1
 800526e:	d102      	bne.n	8005276 <_read_r+0x1e>
 8005270:	682b      	ldr	r3, [r5, #0]
 8005272:	b103      	cbz	r3, 8005276 <_read_r+0x1e>
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	bd38      	pop	{r3, r4, r5, pc}
 8005278:	200007a8 	.word	0x200007a8

0800527c <_write_r>:
 800527c:	b538      	push	{r3, r4, r5, lr}
 800527e:	4d07      	ldr	r5, [pc, #28]	@ (800529c <_write_r+0x20>)
 8005280:	4604      	mov	r4, r0
 8005282:	4608      	mov	r0, r1
 8005284:	4611      	mov	r1, r2
 8005286:	2200      	movs	r2, #0
 8005288:	602a      	str	r2, [r5, #0]
 800528a:	461a      	mov	r2, r3
 800528c:	f7fc fb79 	bl	8001982 <_write>
 8005290:	1c43      	adds	r3, r0, #1
 8005292:	d102      	bne.n	800529a <_write_r+0x1e>
 8005294:	682b      	ldr	r3, [r5, #0]
 8005296:	b103      	cbz	r3, 800529a <_write_r+0x1e>
 8005298:	6023      	str	r3, [r4, #0]
 800529a:	bd38      	pop	{r3, r4, r5, pc}
 800529c:	200007a8 	.word	0x200007a8

080052a0 <__errno>:
 80052a0:	4b01      	ldr	r3, [pc, #4]	@ (80052a8 <__errno+0x8>)
 80052a2:	6818      	ldr	r0, [r3, #0]
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	20000088 	.word	0x20000088

080052ac <__libc_init_array>:
 80052ac:	b570      	push	{r4, r5, r6, lr}
 80052ae:	4d0d      	ldr	r5, [pc, #52]	@ (80052e4 <__libc_init_array+0x38>)
 80052b0:	4c0d      	ldr	r4, [pc, #52]	@ (80052e8 <__libc_init_array+0x3c>)
 80052b2:	1b64      	subs	r4, r4, r5
 80052b4:	10a4      	asrs	r4, r4, #2
 80052b6:	2600      	movs	r6, #0
 80052b8:	42a6      	cmp	r6, r4
 80052ba:	d109      	bne.n	80052d0 <__libc_init_array+0x24>
 80052bc:	4d0b      	ldr	r5, [pc, #44]	@ (80052ec <__libc_init_array+0x40>)
 80052be:	4c0c      	ldr	r4, [pc, #48]	@ (80052f0 <__libc_init_array+0x44>)
 80052c0:	f000 ffd4 	bl	800626c <_init>
 80052c4:	1b64      	subs	r4, r4, r5
 80052c6:	10a4      	asrs	r4, r4, #2
 80052c8:	2600      	movs	r6, #0
 80052ca:	42a6      	cmp	r6, r4
 80052cc:	d105      	bne.n	80052da <__libc_init_array+0x2e>
 80052ce:	bd70      	pop	{r4, r5, r6, pc}
 80052d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052d4:	4798      	blx	r3
 80052d6:	3601      	adds	r6, #1
 80052d8:	e7ee      	b.n	80052b8 <__libc_init_array+0xc>
 80052da:	f855 3b04 	ldr.w	r3, [r5], #4
 80052de:	4798      	blx	r3
 80052e0:	3601      	adds	r6, #1
 80052e2:	e7f2      	b.n	80052ca <__libc_init_array+0x1e>
 80052e4:	08008318 	.word	0x08008318
 80052e8:	08008318 	.word	0x08008318
 80052ec:	08008318 	.word	0x08008318
 80052f0:	0800831c 	.word	0x0800831c

080052f4 <__retarget_lock_init_recursive>:
 80052f4:	4770      	bx	lr

080052f6 <__retarget_lock_acquire_recursive>:
 80052f6:	4770      	bx	lr

080052f8 <__retarget_lock_release_recursive>:
 80052f8:	4770      	bx	lr

080052fa <memcpy>:
 80052fa:	440a      	add	r2, r1
 80052fc:	4291      	cmp	r1, r2
 80052fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8005302:	d100      	bne.n	8005306 <memcpy+0xc>
 8005304:	4770      	bx	lr
 8005306:	b510      	push	{r4, lr}
 8005308:	f811 4b01 	ldrb.w	r4, [r1], #1
 800530c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005310:	4291      	cmp	r1, r2
 8005312:	d1f9      	bne.n	8005308 <memcpy+0xe>
 8005314:	bd10      	pop	{r4, pc}
	...

08005318 <__assert_func>:
 8005318:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800531a:	4614      	mov	r4, r2
 800531c:	461a      	mov	r2, r3
 800531e:	4b09      	ldr	r3, [pc, #36]	@ (8005344 <__assert_func+0x2c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4605      	mov	r5, r0
 8005324:	68d8      	ldr	r0, [r3, #12]
 8005326:	b14c      	cbz	r4, 800533c <__assert_func+0x24>
 8005328:	4b07      	ldr	r3, [pc, #28]	@ (8005348 <__assert_func+0x30>)
 800532a:	9100      	str	r1, [sp, #0]
 800532c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005330:	4906      	ldr	r1, [pc, #24]	@ (800534c <__assert_func+0x34>)
 8005332:	462b      	mov	r3, r5
 8005334:	f000 fc9e 	bl	8005c74 <fiprintf>
 8005338:	f000 fcbe 	bl	8005cb8 <abort>
 800533c:	4b04      	ldr	r3, [pc, #16]	@ (8005350 <__assert_func+0x38>)
 800533e:	461c      	mov	r4, r3
 8005340:	e7f3      	b.n	800532a <__assert_func+0x12>
 8005342:	bf00      	nop
 8005344:	20000088 	.word	0x20000088
 8005348:	0800829f 	.word	0x0800829f
 800534c:	080082ac 	.word	0x080082ac
 8005350:	080082da 	.word	0x080082da

08005354 <_free_r>:
 8005354:	b538      	push	{r3, r4, r5, lr}
 8005356:	4605      	mov	r5, r0
 8005358:	2900      	cmp	r1, #0
 800535a:	d041      	beq.n	80053e0 <_free_r+0x8c>
 800535c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005360:	1f0c      	subs	r4, r1, #4
 8005362:	2b00      	cmp	r3, #0
 8005364:	bfb8      	it	lt
 8005366:	18e4      	addlt	r4, r4, r3
 8005368:	f000 f8e8 	bl	800553c <__malloc_lock>
 800536c:	4a1d      	ldr	r2, [pc, #116]	@ (80053e4 <_free_r+0x90>)
 800536e:	6813      	ldr	r3, [r2, #0]
 8005370:	b933      	cbnz	r3, 8005380 <_free_r+0x2c>
 8005372:	6063      	str	r3, [r4, #4]
 8005374:	6014      	str	r4, [r2, #0]
 8005376:	4628      	mov	r0, r5
 8005378:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800537c:	f000 b8e4 	b.w	8005548 <__malloc_unlock>
 8005380:	42a3      	cmp	r3, r4
 8005382:	d908      	bls.n	8005396 <_free_r+0x42>
 8005384:	6820      	ldr	r0, [r4, #0]
 8005386:	1821      	adds	r1, r4, r0
 8005388:	428b      	cmp	r3, r1
 800538a:	bf01      	itttt	eq
 800538c:	6819      	ldreq	r1, [r3, #0]
 800538e:	685b      	ldreq	r3, [r3, #4]
 8005390:	1809      	addeq	r1, r1, r0
 8005392:	6021      	streq	r1, [r4, #0]
 8005394:	e7ed      	b.n	8005372 <_free_r+0x1e>
 8005396:	461a      	mov	r2, r3
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	b10b      	cbz	r3, 80053a0 <_free_r+0x4c>
 800539c:	42a3      	cmp	r3, r4
 800539e:	d9fa      	bls.n	8005396 <_free_r+0x42>
 80053a0:	6811      	ldr	r1, [r2, #0]
 80053a2:	1850      	adds	r0, r2, r1
 80053a4:	42a0      	cmp	r0, r4
 80053a6:	d10b      	bne.n	80053c0 <_free_r+0x6c>
 80053a8:	6820      	ldr	r0, [r4, #0]
 80053aa:	4401      	add	r1, r0
 80053ac:	1850      	adds	r0, r2, r1
 80053ae:	4283      	cmp	r3, r0
 80053b0:	6011      	str	r1, [r2, #0]
 80053b2:	d1e0      	bne.n	8005376 <_free_r+0x22>
 80053b4:	6818      	ldr	r0, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	6053      	str	r3, [r2, #4]
 80053ba:	4408      	add	r0, r1
 80053bc:	6010      	str	r0, [r2, #0]
 80053be:	e7da      	b.n	8005376 <_free_r+0x22>
 80053c0:	d902      	bls.n	80053c8 <_free_r+0x74>
 80053c2:	230c      	movs	r3, #12
 80053c4:	602b      	str	r3, [r5, #0]
 80053c6:	e7d6      	b.n	8005376 <_free_r+0x22>
 80053c8:	6820      	ldr	r0, [r4, #0]
 80053ca:	1821      	adds	r1, r4, r0
 80053cc:	428b      	cmp	r3, r1
 80053ce:	bf04      	itt	eq
 80053d0:	6819      	ldreq	r1, [r3, #0]
 80053d2:	685b      	ldreq	r3, [r3, #4]
 80053d4:	6063      	str	r3, [r4, #4]
 80053d6:	bf04      	itt	eq
 80053d8:	1809      	addeq	r1, r1, r0
 80053da:	6021      	streq	r1, [r4, #0]
 80053dc:	6054      	str	r4, [r2, #4]
 80053de:	e7ca      	b.n	8005376 <_free_r+0x22>
 80053e0:	bd38      	pop	{r3, r4, r5, pc}
 80053e2:	bf00      	nop
 80053e4:	200007b4 	.word	0x200007b4

080053e8 <malloc>:
 80053e8:	4b02      	ldr	r3, [pc, #8]	@ (80053f4 <malloc+0xc>)
 80053ea:	4601      	mov	r1, r0
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	f000 b825 	b.w	800543c <_malloc_r>
 80053f2:	bf00      	nop
 80053f4:	20000088 	.word	0x20000088

080053f8 <sbrk_aligned>:
 80053f8:	b570      	push	{r4, r5, r6, lr}
 80053fa:	4e0f      	ldr	r6, [pc, #60]	@ (8005438 <sbrk_aligned+0x40>)
 80053fc:	460c      	mov	r4, r1
 80053fe:	6831      	ldr	r1, [r6, #0]
 8005400:	4605      	mov	r5, r0
 8005402:	b911      	cbnz	r1, 800540a <sbrk_aligned+0x12>
 8005404:	f000 fc48 	bl	8005c98 <_sbrk_r>
 8005408:	6030      	str	r0, [r6, #0]
 800540a:	4621      	mov	r1, r4
 800540c:	4628      	mov	r0, r5
 800540e:	f000 fc43 	bl	8005c98 <_sbrk_r>
 8005412:	1c43      	adds	r3, r0, #1
 8005414:	d103      	bne.n	800541e <sbrk_aligned+0x26>
 8005416:	f04f 34ff 	mov.w	r4, #4294967295
 800541a:	4620      	mov	r0, r4
 800541c:	bd70      	pop	{r4, r5, r6, pc}
 800541e:	1cc4      	adds	r4, r0, #3
 8005420:	f024 0403 	bic.w	r4, r4, #3
 8005424:	42a0      	cmp	r0, r4
 8005426:	d0f8      	beq.n	800541a <sbrk_aligned+0x22>
 8005428:	1a21      	subs	r1, r4, r0
 800542a:	4628      	mov	r0, r5
 800542c:	f000 fc34 	bl	8005c98 <_sbrk_r>
 8005430:	3001      	adds	r0, #1
 8005432:	d1f2      	bne.n	800541a <sbrk_aligned+0x22>
 8005434:	e7ef      	b.n	8005416 <sbrk_aligned+0x1e>
 8005436:	bf00      	nop
 8005438:	200007b0 	.word	0x200007b0

0800543c <_malloc_r>:
 800543c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005440:	1ccd      	adds	r5, r1, #3
 8005442:	f025 0503 	bic.w	r5, r5, #3
 8005446:	3508      	adds	r5, #8
 8005448:	2d0c      	cmp	r5, #12
 800544a:	bf38      	it	cc
 800544c:	250c      	movcc	r5, #12
 800544e:	2d00      	cmp	r5, #0
 8005450:	4606      	mov	r6, r0
 8005452:	db01      	blt.n	8005458 <_malloc_r+0x1c>
 8005454:	42a9      	cmp	r1, r5
 8005456:	d904      	bls.n	8005462 <_malloc_r+0x26>
 8005458:	230c      	movs	r3, #12
 800545a:	6033      	str	r3, [r6, #0]
 800545c:	2000      	movs	r0, #0
 800545e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005462:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005538 <_malloc_r+0xfc>
 8005466:	f000 f869 	bl	800553c <__malloc_lock>
 800546a:	f8d8 3000 	ldr.w	r3, [r8]
 800546e:	461c      	mov	r4, r3
 8005470:	bb44      	cbnz	r4, 80054c4 <_malloc_r+0x88>
 8005472:	4629      	mov	r1, r5
 8005474:	4630      	mov	r0, r6
 8005476:	f7ff ffbf 	bl	80053f8 <sbrk_aligned>
 800547a:	1c43      	adds	r3, r0, #1
 800547c:	4604      	mov	r4, r0
 800547e:	d158      	bne.n	8005532 <_malloc_r+0xf6>
 8005480:	f8d8 4000 	ldr.w	r4, [r8]
 8005484:	4627      	mov	r7, r4
 8005486:	2f00      	cmp	r7, #0
 8005488:	d143      	bne.n	8005512 <_malloc_r+0xd6>
 800548a:	2c00      	cmp	r4, #0
 800548c:	d04b      	beq.n	8005526 <_malloc_r+0xea>
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	4639      	mov	r1, r7
 8005492:	4630      	mov	r0, r6
 8005494:	eb04 0903 	add.w	r9, r4, r3
 8005498:	f000 fbfe 	bl	8005c98 <_sbrk_r>
 800549c:	4581      	cmp	r9, r0
 800549e:	d142      	bne.n	8005526 <_malloc_r+0xea>
 80054a0:	6821      	ldr	r1, [r4, #0]
 80054a2:	1a6d      	subs	r5, r5, r1
 80054a4:	4629      	mov	r1, r5
 80054a6:	4630      	mov	r0, r6
 80054a8:	f7ff ffa6 	bl	80053f8 <sbrk_aligned>
 80054ac:	3001      	adds	r0, #1
 80054ae:	d03a      	beq.n	8005526 <_malloc_r+0xea>
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	442b      	add	r3, r5
 80054b4:	6023      	str	r3, [r4, #0]
 80054b6:	f8d8 3000 	ldr.w	r3, [r8]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	bb62      	cbnz	r2, 8005518 <_malloc_r+0xdc>
 80054be:	f8c8 7000 	str.w	r7, [r8]
 80054c2:	e00f      	b.n	80054e4 <_malloc_r+0xa8>
 80054c4:	6822      	ldr	r2, [r4, #0]
 80054c6:	1b52      	subs	r2, r2, r5
 80054c8:	d420      	bmi.n	800550c <_malloc_r+0xd0>
 80054ca:	2a0b      	cmp	r2, #11
 80054cc:	d917      	bls.n	80054fe <_malloc_r+0xc2>
 80054ce:	1961      	adds	r1, r4, r5
 80054d0:	42a3      	cmp	r3, r4
 80054d2:	6025      	str	r5, [r4, #0]
 80054d4:	bf18      	it	ne
 80054d6:	6059      	strne	r1, [r3, #4]
 80054d8:	6863      	ldr	r3, [r4, #4]
 80054da:	bf08      	it	eq
 80054dc:	f8c8 1000 	streq.w	r1, [r8]
 80054e0:	5162      	str	r2, [r4, r5]
 80054e2:	604b      	str	r3, [r1, #4]
 80054e4:	4630      	mov	r0, r6
 80054e6:	f000 f82f 	bl	8005548 <__malloc_unlock>
 80054ea:	f104 000b 	add.w	r0, r4, #11
 80054ee:	1d23      	adds	r3, r4, #4
 80054f0:	f020 0007 	bic.w	r0, r0, #7
 80054f4:	1ac2      	subs	r2, r0, r3
 80054f6:	bf1c      	itt	ne
 80054f8:	1a1b      	subne	r3, r3, r0
 80054fa:	50a3      	strne	r3, [r4, r2]
 80054fc:	e7af      	b.n	800545e <_malloc_r+0x22>
 80054fe:	6862      	ldr	r2, [r4, #4]
 8005500:	42a3      	cmp	r3, r4
 8005502:	bf0c      	ite	eq
 8005504:	f8c8 2000 	streq.w	r2, [r8]
 8005508:	605a      	strne	r2, [r3, #4]
 800550a:	e7eb      	b.n	80054e4 <_malloc_r+0xa8>
 800550c:	4623      	mov	r3, r4
 800550e:	6864      	ldr	r4, [r4, #4]
 8005510:	e7ae      	b.n	8005470 <_malloc_r+0x34>
 8005512:	463c      	mov	r4, r7
 8005514:	687f      	ldr	r7, [r7, #4]
 8005516:	e7b6      	b.n	8005486 <_malloc_r+0x4a>
 8005518:	461a      	mov	r2, r3
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	42a3      	cmp	r3, r4
 800551e:	d1fb      	bne.n	8005518 <_malloc_r+0xdc>
 8005520:	2300      	movs	r3, #0
 8005522:	6053      	str	r3, [r2, #4]
 8005524:	e7de      	b.n	80054e4 <_malloc_r+0xa8>
 8005526:	230c      	movs	r3, #12
 8005528:	6033      	str	r3, [r6, #0]
 800552a:	4630      	mov	r0, r6
 800552c:	f000 f80c 	bl	8005548 <__malloc_unlock>
 8005530:	e794      	b.n	800545c <_malloc_r+0x20>
 8005532:	6005      	str	r5, [r0, #0]
 8005534:	e7d6      	b.n	80054e4 <_malloc_r+0xa8>
 8005536:	bf00      	nop
 8005538:	200007b4 	.word	0x200007b4

0800553c <__malloc_lock>:
 800553c:	4801      	ldr	r0, [pc, #4]	@ (8005544 <__malloc_lock+0x8>)
 800553e:	f7ff beda 	b.w	80052f6 <__retarget_lock_acquire_recursive>
 8005542:	bf00      	nop
 8005544:	200007ac 	.word	0x200007ac

08005548 <__malloc_unlock>:
 8005548:	4801      	ldr	r0, [pc, #4]	@ (8005550 <__malloc_unlock+0x8>)
 800554a:	f7ff bed5 	b.w	80052f8 <__retarget_lock_release_recursive>
 800554e:	bf00      	nop
 8005550:	200007ac 	.word	0x200007ac

08005554 <__ssputs_r>:
 8005554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005558:	688e      	ldr	r6, [r1, #8]
 800555a:	461f      	mov	r7, r3
 800555c:	42be      	cmp	r6, r7
 800555e:	680b      	ldr	r3, [r1, #0]
 8005560:	4682      	mov	sl, r0
 8005562:	460c      	mov	r4, r1
 8005564:	4690      	mov	r8, r2
 8005566:	d82d      	bhi.n	80055c4 <__ssputs_r+0x70>
 8005568:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800556c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005570:	d026      	beq.n	80055c0 <__ssputs_r+0x6c>
 8005572:	6965      	ldr	r5, [r4, #20]
 8005574:	6909      	ldr	r1, [r1, #16]
 8005576:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800557a:	eba3 0901 	sub.w	r9, r3, r1
 800557e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005582:	1c7b      	adds	r3, r7, #1
 8005584:	444b      	add	r3, r9
 8005586:	106d      	asrs	r5, r5, #1
 8005588:	429d      	cmp	r5, r3
 800558a:	bf38      	it	cc
 800558c:	461d      	movcc	r5, r3
 800558e:	0553      	lsls	r3, r2, #21
 8005590:	d527      	bpl.n	80055e2 <__ssputs_r+0x8e>
 8005592:	4629      	mov	r1, r5
 8005594:	f7ff ff52 	bl	800543c <_malloc_r>
 8005598:	4606      	mov	r6, r0
 800559a:	b360      	cbz	r0, 80055f6 <__ssputs_r+0xa2>
 800559c:	6921      	ldr	r1, [r4, #16]
 800559e:	464a      	mov	r2, r9
 80055a0:	f7ff feab 	bl	80052fa <memcpy>
 80055a4:	89a3      	ldrh	r3, [r4, #12]
 80055a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80055aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055ae:	81a3      	strh	r3, [r4, #12]
 80055b0:	6126      	str	r6, [r4, #16]
 80055b2:	6165      	str	r5, [r4, #20]
 80055b4:	444e      	add	r6, r9
 80055b6:	eba5 0509 	sub.w	r5, r5, r9
 80055ba:	6026      	str	r6, [r4, #0]
 80055bc:	60a5      	str	r5, [r4, #8]
 80055be:	463e      	mov	r6, r7
 80055c0:	42be      	cmp	r6, r7
 80055c2:	d900      	bls.n	80055c6 <__ssputs_r+0x72>
 80055c4:	463e      	mov	r6, r7
 80055c6:	6820      	ldr	r0, [r4, #0]
 80055c8:	4632      	mov	r2, r6
 80055ca:	4641      	mov	r1, r8
 80055cc:	f7ff fdff 	bl	80051ce <memmove>
 80055d0:	68a3      	ldr	r3, [r4, #8]
 80055d2:	1b9b      	subs	r3, r3, r6
 80055d4:	60a3      	str	r3, [r4, #8]
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	4433      	add	r3, r6
 80055da:	6023      	str	r3, [r4, #0]
 80055dc:	2000      	movs	r0, #0
 80055de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e2:	462a      	mov	r2, r5
 80055e4:	f000 fb6f 	bl	8005cc6 <_realloc_r>
 80055e8:	4606      	mov	r6, r0
 80055ea:	2800      	cmp	r0, #0
 80055ec:	d1e0      	bne.n	80055b0 <__ssputs_r+0x5c>
 80055ee:	6921      	ldr	r1, [r4, #16]
 80055f0:	4650      	mov	r0, sl
 80055f2:	f7ff feaf 	bl	8005354 <_free_r>
 80055f6:	230c      	movs	r3, #12
 80055f8:	f8ca 3000 	str.w	r3, [sl]
 80055fc:	89a3      	ldrh	r3, [r4, #12]
 80055fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005602:	81a3      	strh	r3, [r4, #12]
 8005604:	f04f 30ff 	mov.w	r0, #4294967295
 8005608:	e7e9      	b.n	80055de <__ssputs_r+0x8a>
	...

0800560c <_svfiprintf_r>:
 800560c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005610:	4698      	mov	r8, r3
 8005612:	898b      	ldrh	r3, [r1, #12]
 8005614:	061b      	lsls	r3, r3, #24
 8005616:	b09d      	sub	sp, #116	@ 0x74
 8005618:	4607      	mov	r7, r0
 800561a:	460d      	mov	r5, r1
 800561c:	4614      	mov	r4, r2
 800561e:	d510      	bpl.n	8005642 <_svfiprintf_r+0x36>
 8005620:	690b      	ldr	r3, [r1, #16]
 8005622:	b973      	cbnz	r3, 8005642 <_svfiprintf_r+0x36>
 8005624:	2140      	movs	r1, #64	@ 0x40
 8005626:	f7ff ff09 	bl	800543c <_malloc_r>
 800562a:	6028      	str	r0, [r5, #0]
 800562c:	6128      	str	r0, [r5, #16]
 800562e:	b930      	cbnz	r0, 800563e <_svfiprintf_r+0x32>
 8005630:	230c      	movs	r3, #12
 8005632:	603b      	str	r3, [r7, #0]
 8005634:	f04f 30ff 	mov.w	r0, #4294967295
 8005638:	b01d      	add	sp, #116	@ 0x74
 800563a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800563e:	2340      	movs	r3, #64	@ 0x40
 8005640:	616b      	str	r3, [r5, #20]
 8005642:	2300      	movs	r3, #0
 8005644:	9309      	str	r3, [sp, #36]	@ 0x24
 8005646:	2320      	movs	r3, #32
 8005648:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800564c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005650:	2330      	movs	r3, #48	@ 0x30
 8005652:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80057f0 <_svfiprintf_r+0x1e4>
 8005656:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800565a:	f04f 0901 	mov.w	r9, #1
 800565e:	4623      	mov	r3, r4
 8005660:	469a      	mov	sl, r3
 8005662:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005666:	b10a      	cbz	r2, 800566c <_svfiprintf_r+0x60>
 8005668:	2a25      	cmp	r2, #37	@ 0x25
 800566a:	d1f9      	bne.n	8005660 <_svfiprintf_r+0x54>
 800566c:	ebba 0b04 	subs.w	fp, sl, r4
 8005670:	d00b      	beq.n	800568a <_svfiprintf_r+0x7e>
 8005672:	465b      	mov	r3, fp
 8005674:	4622      	mov	r2, r4
 8005676:	4629      	mov	r1, r5
 8005678:	4638      	mov	r0, r7
 800567a:	f7ff ff6b 	bl	8005554 <__ssputs_r>
 800567e:	3001      	adds	r0, #1
 8005680:	f000 80a7 	beq.w	80057d2 <_svfiprintf_r+0x1c6>
 8005684:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005686:	445a      	add	r2, fp
 8005688:	9209      	str	r2, [sp, #36]	@ 0x24
 800568a:	f89a 3000 	ldrb.w	r3, [sl]
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 809f 	beq.w	80057d2 <_svfiprintf_r+0x1c6>
 8005694:	2300      	movs	r3, #0
 8005696:	f04f 32ff 	mov.w	r2, #4294967295
 800569a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800569e:	f10a 0a01 	add.w	sl, sl, #1
 80056a2:	9304      	str	r3, [sp, #16]
 80056a4:	9307      	str	r3, [sp, #28]
 80056a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80056ac:	4654      	mov	r4, sl
 80056ae:	2205      	movs	r2, #5
 80056b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056b4:	484e      	ldr	r0, [pc, #312]	@ (80057f0 <_svfiprintf_r+0x1e4>)
 80056b6:	f7fa fd8b 	bl	80001d0 <memchr>
 80056ba:	9a04      	ldr	r2, [sp, #16]
 80056bc:	b9d8      	cbnz	r0, 80056f6 <_svfiprintf_r+0xea>
 80056be:	06d0      	lsls	r0, r2, #27
 80056c0:	bf44      	itt	mi
 80056c2:	2320      	movmi	r3, #32
 80056c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056c8:	0711      	lsls	r1, r2, #28
 80056ca:	bf44      	itt	mi
 80056cc:	232b      	movmi	r3, #43	@ 0x2b
 80056ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056d2:	f89a 3000 	ldrb.w	r3, [sl]
 80056d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80056d8:	d015      	beq.n	8005706 <_svfiprintf_r+0xfa>
 80056da:	9a07      	ldr	r2, [sp, #28]
 80056dc:	4654      	mov	r4, sl
 80056de:	2000      	movs	r0, #0
 80056e0:	f04f 0c0a 	mov.w	ip, #10
 80056e4:	4621      	mov	r1, r4
 80056e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056ea:	3b30      	subs	r3, #48	@ 0x30
 80056ec:	2b09      	cmp	r3, #9
 80056ee:	d94b      	bls.n	8005788 <_svfiprintf_r+0x17c>
 80056f0:	b1b0      	cbz	r0, 8005720 <_svfiprintf_r+0x114>
 80056f2:	9207      	str	r2, [sp, #28]
 80056f4:	e014      	b.n	8005720 <_svfiprintf_r+0x114>
 80056f6:	eba0 0308 	sub.w	r3, r0, r8
 80056fa:	fa09 f303 	lsl.w	r3, r9, r3
 80056fe:	4313      	orrs	r3, r2
 8005700:	9304      	str	r3, [sp, #16]
 8005702:	46a2      	mov	sl, r4
 8005704:	e7d2      	b.n	80056ac <_svfiprintf_r+0xa0>
 8005706:	9b03      	ldr	r3, [sp, #12]
 8005708:	1d19      	adds	r1, r3, #4
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	9103      	str	r1, [sp, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	bfbb      	ittet	lt
 8005712:	425b      	neglt	r3, r3
 8005714:	f042 0202 	orrlt.w	r2, r2, #2
 8005718:	9307      	strge	r3, [sp, #28]
 800571a:	9307      	strlt	r3, [sp, #28]
 800571c:	bfb8      	it	lt
 800571e:	9204      	strlt	r2, [sp, #16]
 8005720:	7823      	ldrb	r3, [r4, #0]
 8005722:	2b2e      	cmp	r3, #46	@ 0x2e
 8005724:	d10a      	bne.n	800573c <_svfiprintf_r+0x130>
 8005726:	7863      	ldrb	r3, [r4, #1]
 8005728:	2b2a      	cmp	r3, #42	@ 0x2a
 800572a:	d132      	bne.n	8005792 <_svfiprintf_r+0x186>
 800572c:	9b03      	ldr	r3, [sp, #12]
 800572e:	1d1a      	adds	r2, r3, #4
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	9203      	str	r2, [sp, #12]
 8005734:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005738:	3402      	adds	r4, #2
 800573a:	9305      	str	r3, [sp, #20]
 800573c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005800 <_svfiprintf_r+0x1f4>
 8005740:	7821      	ldrb	r1, [r4, #0]
 8005742:	2203      	movs	r2, #3
 8005744:	4650      	mov	r0, sl
 8005746:	f7fa fd43 	bl	80001d0 <memchr>
 800574a:	b138      	cbz	r0, 800575c <_svfiprintf_r+0x150>
 800574c:	9b04      	ldr	r3, [sp, #16]
 800574e:	eba0 000a 	sub.w	r0, r0, sl
 8005752:	2240      	movs	r2, #64	@ 0x40
 8005754:	4082      	lsls	r2, r0
 8005756:	4313      	orrs	r3, r2
 8005758:	3401      	adds	r4, #1
 800575a:	9304      	str	r3, [sp, #16]
 800575c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005760:	4824      	ldr	r0, [pc, #144]	@ (80057f4 <_svfiprintf_r+0x1e8>)
 8005762:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005766:	2206      	movs	r2, #6
 8005768:	f7fa fd32 	bl	80001d0 <memchr>
 800576c:	2800      	cmp	r0, #0
 800576e:	d036      	beq.n	80057de <_svfiprintf_r+0x1d2>
 8005770:	4b21      	ldr	r3, [pc, #132]	@ (80057f8 <_svfiprintf_r+0x1ec>)
 8005772:	bb1b      	cbnz	r3, 80057bc <_svfiprintf_r+0x1b0>
 8005774:	9b03      	ldr	r3, [sp, #12]
 8005776:	3307      	adds	r3, #7
 8005778:	f023 0307 	bic.w	r3, r3, #7
 800577c:	3308      	adds	r3, #8
 800577e:	9303      	str	r3, [sp, #12]
 8005780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005782:	4433      	add	r3, r6
 8005784:	9309      	str	r3, [sp, #36]	@ 0x24
 8005786:	e76a      	b.n	800565e <_svfiprintf_r+0x52>
 8005788:	fb0c 3202 	mla	r2, ip, r2, r3
 800578c:	460c      	mov	r4, r1
 800578e:	2001      	movs	r0, #1
 8005790:	e7a8      	b.n	80056e4 <_svfiprintf_r+0xd8>
 8005792:	2300      	movs	r3, #0
 8005794:	3401      	adds	r4, #1
 8005796:	9305      	str	r3, [sp, #20]
 8005798:	4619      	mov	r1, r3
 800579a:	f04f 0c0a 	mov.w	ip, #10
 800579e:	4620      	mov	r0, r4
 80057a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057a4:	3a30      	subs	r2, #48	@ 0x30
 80057a6:	2a09      	cmp	r2, #9
 80057a8:	d903      	bls.n	80057b2 <_svfiprintf_r+0x1a6>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0c6      	beq.n	800573c <_svfiprintf_r+0x130>
 80057ae:	9105      	str	r1, [sp, #20]
 80057b0:	e7c4      	b.n	800573c <_svfiprintf_r+0x130>
 80057b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80057b6:	4604      	mov	r4, r0
 80057b8:	2301      	movs	r3, #1
 80057ba:	e7f0      	b.n	800579e <_svfiprintf_r+0x192>
 80057bc:	ab03      	add	r3, sp, #12
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	462a      	mov	r2, r5
 80057c2:	4b0e      	ldr	r3, [pc, #56]	@ (80057fc <_svfiprintf_r+0x1f0>)
 80057c4:	a904      	add	r1, sp, #16
 80057c6:	4638      	mov	r0, r7
 80057c8:	f3af 8000 	nop.w
 80057cc:	1c42      	adds	r2, r0, #1
 80057ce:	4606      	mov	r6, r0
 80057d0:	d1d6      	bne.n	8005780 <_svfiprintf_r+0x174>
 80057d2:	89ab      	ldrh	r3, [r5, #12]
 80057d4:	065b      	lsls	r3, r3, #25
 80057d6:	f53f af2d 	bmi.w	8005634 <_svfiprintf_r+0x28>
 80057da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057dc:	e72c      	b.n	8005638 <_svfiprintf_r+0x2c>
 80057de:	ab03      	add	r3, sp, #12
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	462a      	mov	r2, r5
 80057e4:	4b05      	ldr	r3, [pc, #20]	@ (80057fc <_svfiprintf_r+0x1f0>)
 80057e6:	a904      	add	r1, sp, #16
 80057e8:	4638      	mov	r0, r7
 80057ea:	f000 f879 	bl	80058e0 <_printf_i>
 80057ee:	e7ed      	b.n	80057cc <_svfiprintf_r+0x1c0>
 80057f0:	080082db 	.word	0x080082db
 80057f4:	080082e5 	.word	0x080082e5
 80057f8:	00000000 	.word	0x00000000
 80057fc:	08005555 	.word	0x08005555
 8005800:	080082e1 	.word	0x080082e1

08005804 <_printf_common>:
 8005804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005808:	4616      	mov	r6, r2
 800580a:	4698      	mov	r8, r3
 800580c:	688a      	ldr	r2, [r1, #8]
 800580e:	690b      	ldr	r3, [r1, #16]
 8005810:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005814:	4293      	cmp	r3, r2
 8005816:	bfb8      	it	lt
 8005818:	4613      	movlt	r3, r2
 800581a:	6033      	str	r3, [r6, #0]
 800581c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005820:	4607      	mov	r7, r0
 8005822:	460c      	mov	r4, r1
 8005824:	b10a      	cbz	r2, 800582a <_printf_common+0x26>
 8005826:	3301      	adds	r3, #1
 8005828:	6033      	str	r3, [r6, #0]
 800582a:	6823      	ldr	r3, [r4, #0]
 800582c:	0699      	lsls	r1, r3, #26
 800582e:	bf42      	ittt	mi
 8005830:	6833      	ldrmi	r3, [r6, #0]
 8005832:	3302      	addmi	r3, #2
 8005834:	6033      	strmi	r3, [r6, #0]
 8005836:	6825      	ldr	r5, [r4, #0]
 8005838:	f015 0506 	ands.w	r5, r5, #6
 800583c:	d106      	bne.n	800584c <_printf_common+0x48>
 800583e:	f104 0a19 	add.w	sl, r4, #25
 8005842:	68e3      	ldr	r3, [r4, #12]
 8005844:	6832      	ldr	r2, [r6, #0]
 8005846:	1a9b      	subs	r3, r3, r2
 8005848:	42ab      	cmp	r3, r5
 800584a:	dc26      	bgt.n	800589a <_printf_common+0x96>
 800584c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005850:	6822      	ldr	r2, [r4, #0]
 8005852:	3b00      	subs	r3, #0
 8005854:	bf18      	it	ne
 8005856:	2301      	movne	r3, #1
 8005858:	0692      	lsls	r2, r2, #26
 800585a:	d42b      	bmi.n	80058b4 <_printf_common+0xb0>
 800585c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005860:	4641      	mov	r1, r8
 8005862:	4638      	mov	r0, r7
 8005864:	47c8      	blx	r9
 8005866:	3001      	adds	r0, #1
 8005868:	d01e      	beq.n	80058a8 <_printf_common+0xa4>
 800586a:	6823      	ldr	r3, [r4, #0]
 800586c:	6922      	ldr	r2, [r4, #16]
 800586e:	f003 0306 	and.w	r3, r3, #6
 8005872:	2b04      	cmp	r3, #4
 8005874:	bf02      	ittt	eq
 8005876:	68e5      	ldreq	r5, [r4, #12]
 8005878:	6833      	ldreq	r3, [r6, #0]
 800587a:	1aed      	subeq	r5, r5, r3
 800587c:	68a3      	ldr	r3, [r4, #8]
 800587e:	bf0c      	ite	eq
 8005880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005884:	2500      	movne	r5, #0
 8005886:	4293      	cmp	r3, r2
 8005888:	bfc4      	itt	gt
 800588a:	1a9b      	subgt	r3, r3, r2
 800588c:	18ed      	addgt	r5, r5, r3
 800588e:	2600      	movs	r6, #0
 8005890:	341a      	adds	r4, #26
 8005892:	42b5      	cmp	r5, r6
 8005894:	d11a      	bne.n	80058cc <_printf_common+0xc8>
 8005896:	2000      	movs	r0, #0
 8005898:	e008      	b.n	80058ac <_printf_common+0xa8>
 800589a:	2301      	movs	r3, #1
 800589c:	4652      	mov	r2, sl
 800589e:	4641      	mov	r1, r8
 80058a0:	4638      	mov	r0, r7
 80058a2:	47c8      	blx	r9
 80058a4:	3001      	adds	r0, #1
 80058a6:	d103      	bne.n	80058b0 <_printf_common+0xac>
 80058a8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058b0:	3501      	adds	r5, #1
 80058b2:	e7c6      	b.n	8005842 <_printf_common+0x3e>
 80058b4:	18e1      	adds	r1, r4, r3
 80058b6:	1c5a      	adds	r2, r3, #1
 80058b8:	2030      	movs	r0, #48	@ 0x30
 80058ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80058be:	4422      	add	r2, r4
 80058c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058c8:	3302      	adds	r3, #2
 80058ca:	e7c7      	b.n	800585c <_printf_common+0x58>
 80058cc:	2301      	movs	r3, #1
 80058ce:	4622      	mov	r2, r4
 80058d0:	4641      	mov	r1, r8
 80058d2:	4638      	mov	r0, r7
 80058d4:	47c8      	blx	r9
 80058d6:	3001      	adds	r0, #1
 80058d8:	d0e6      	beq.n	80058a8 <_printf_common+0xa4>
 80058da:	3601      	adds	r6, #1
 80058dc:	e7d9      	b.n	8005892 <_printf_common+0x8e>
	...

080058e0 <_printf_i>:
 80058e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058e4:	7e0f      	ldrb	r7, [r1, #24]
 80058e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80058e8:	2f78      	cmp	r7, #120	@ 0x78
 80058ea:	4691      	mov	r9, r2
 80058ec:	4680      	mov	r8, r0
 80058ee:	460c      	mov	r4, r1
 80058f0:	469a      	mov	sl, r3
 80058f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80058f6:	d807      	bhi.n	8005908 <_printf_i+0x28>
 80058f8:	2f62      	cmp	r7, #98	@ 0x62
 80058fa:	d80a      	bhi.n	8005912 <_printf_i+0x32>
 80058fc:	2f00      	cmp	r7, #0
 80058fe:	f000 80d1 	beq.w	8005aa4 <_printf_i+0x1c4>
 8005902:	2f58      	cmp	r7, #88	@ 0x58
 8005904:	f000 80b8 	beq.w	8005a78 <_printf_i+0x198>
 8005908:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800590c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005910:	e03a      	b.n	8005988 <_printf_i+0xa8>
 8005912:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005916:	2b15      	cmp	r3, #21
 8005918:	d8f6      	bhi.n	8005908 <_printf_i+0x28>
 800591a:	a101      	add	r1, pc, #4	@ (adr r1, 8005920 <_printf_i+0x40>)
 800591c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005920:	08005979 	.word	0x08005979
 8005924:	0800598d 	.word	0x0800598d
 8005928:	08005909 	.word	0x08005909
 800592c:	08005909 	.word	0x08005909
 8005930:	08005909 	.word	0x08005909
 8005934:	08005909 	.word	0x08005909
 8005938:	0800598d 	.word	0x0800598d
 800593c:	08005909 	.word	0x08005909
 8005940:	08005909 	.word	0x08005909
 8005944:	08005909 	.word	0x08005909
 8005948:	08005909 	.word	0x08005909
 800594c:	08005a8b 	.word	0x08005a8b
 8005950:	080059b7 	.word	0x080059b7
 8005954:	08005a45 	.word	0x08005a45
 8005958:	08005909 	.word	0x08005909
 800595c:	08005909 	.word	0x08005909
 8005960:	08005aad 	.word	0x08005aad
 8005964:	08005909 	.word	0x08005909
 8005968:	080059b7 	.word	0x080059b7
 800596c:	08005909 	.word	0x08005909
 8005970:	08005909 	.word	0x08005909
 8005974:	08005a4d 	.word	0x08005a4d
 8005978:	6833      	ldr	r3, [r6, #0]
 800597a:	1d1a      	adds	r2, r3, #4
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	6032      	str	r2, [r6, #0]
 8005980:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005984:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005988:	2301      	movs	r3, #1
 800598a:	e09c      	b.n	8005ac6 <_printf_i+0x1e6>
 800598c:	6833      	ldr	r3, [r6, #0]
 800598e:	6820      	ldr	r0, [r4, #0]
 8005990:	1d19      	adds	r1, r3, #4
 8005992:	6031      	str	r1, [r6, #0]
 8005994:	0606      	lsls	r6, r0, #24
 8005996:	d501      	bpl.n	800599c <_printf_i+0xbc>
 8005998:	681d      	ldr	r5, [r3, #0]
 800599a:	e003      	b.n	80059a4 <_printf_i+0xc4>
 800599c:	0645      	lsls	r5, r0, #25
 800599e:	d5fb      	bpl.n	8005998 <_printf_i+0xb8>
 80059a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	da03      	bge.n	80059b0 <_printf_i+0xd0>
 80059a8:	232d      	movs	r3, #45	@ 0x2d
 80059aa:	426d      	negs	r5, r5
 80059ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059b0:	4858      	ldr	r0, [pc, #352]	@ (8005b14 <_printf_i+0x234>)
 80059b2:	230a      	movs	r3, #10
 80059b4:	e011      	b.n	80059da <_printf_i+0xfa>
 80059b6:	6821      	ldr	r1, [r4, #0]
 80059b8:	6833      	ldr	r3, [r6, #0]
 80059ba:	0608      	lsls	r0, r1, #24
 80059bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80059c0:	d402      	bmi.n	80059c8 <_printf_i+0xe8>
 80059c2:	0649      	lsls	r1, r1, #25
 80059c4:	bf48      	it	mi
 80059c6:	b2ad      	uxthmi	r5, r5
 80059c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80059ca:	4852      	ldr	r0, [pc, #328]	@ (8005b14 <_printf_i+0x234>)
 80059cc:	6033      	str	r3, [r6, #0]
 80059ce:	bf14      	ite	ne
 80059d0:	230a      	movne	r3, #10
 80059d2:	2308      	moveq	r3, #8
 80059d4:	2100      	movs	r1, #0
 80059d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80059da:	6866      	ldr	r6, [r4, #4]
 80059dc:	60a6      	str	r6, [r4, #8]
 80059de:	2e00      	cmp	r6, #0
 80059e0:	db05      	blt.n	80059ee <_printf_i+0x10e>
 80059e2:	6821      	ldr	r1, [r4, #0]
 80059e4:	432e      	orrs	r6, r5
 80059e6:	f021 0104 	bic.w	r1, r1, #4
 80059ea:	6021      	str	r1, [r4, #0]
 80059ec:	d04b      	beq.n	8005a86 <_printf_i+0x1a6>
 80059ee:	4616      	mov	r6, r2
 80059f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80059f4:	fb03 5711 	mls	r7, r3, r1, r5
 80059f8:	5dc7      	ldrb	r7, [r0, r7]
 80059fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80059fe:	462f      	mov	r7, r5
 8005a00:	42bb      	cmp	r3, r7
 8005a02:	460d      	mov	r5, r1
 8005a04:	d9f4      	bls.n	80059f0 <_printf_i+0x110>
 8005a06:	2b08      	cmp	r3, #8
 8005a08:	d10b      	bne.n	8005a22 <_printf_i+0x142>
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	07df      	lsls	r7, r3, #31
 8005a0e:	d508      	bpl.n	8005a22 <_printf_i+0x142>
 8005a10:	6923      	ldr	r3, [r4, #16]
 8005a12:	6861      	ldr	r1, [r4, #4]
 8005a14:	4299      	cmp	r1, r3
 8005a16:	bfde      	ittt	le
 8005a18:	2330      	movle	r3, #48	@ 0x30
 8005a1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a22:	1b92      	subs	r2, r2, r6
 8005a24:	6122      	str	r2, [r4, #16]
 8005a26:	f8cd a000 	str.w	sl, [sp]
 8005a2a:	464b      	mov	r3, r9
 8005a2c:	aa03      	add	r2, sp, #12
 8005a2e:	4621      	mov	r1, r4
 8005a30:	4640      	mov	r0, r8
 8005a32:	f7ff fee7 	bl	8005804 <_printf_common>
 8005a36:	3001      	adds	r0, #1
 8005a38:	d14a      	bne.n	8005ad0 <_printf_i+0x1f0>
 8005a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a3e:	b004      	add	sp, #16
 8005a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	f043 0320 	orr.w	r3, r3, #32
 8005a4a:	6023      	str	r3, [r4, #0]
 8005a4c:	4832      	ldr	r0, [pc, #200]	@ (8005b18 <_printf_i+0x238>)
 8005a4e:	2778      	movs	r7, #120	@ 0x78
 8005a50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a54:	6823      	ldr	r3, [r4, #0]
 8005a56:	6831      	ldr	r1, [r6, #0]
 8005a58:	061f      	lsls	r7, r3, #24
 8005a5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a5e:	d402      	bmi.n	8005a66 <_printf_i+0x186>
 8005a60:	065f      	lsls	r7, r3, #25
 8005a62:	bf48      	it	mi
 8005a64:	b2ad      	uxthmi	r5, r5
 8005a66:	6031      	str	r1, [r6, #0]
 8005a68:	07d9      	lsls	r1, r3, #31
 8005a6a:	bf44      	itt	mi
 8005a6c:	f043 0320 	orrmi.w	r3, r3, #32
 8005a70:	6023      	strmi	r3, [r4, #0]
 8005a72:	b11d      	cbz	r5, 8005a7c <_printf_i+0x19c>
 8005a74:	2310      	movs	r3, #16
 8005a76:	e7ad      	b.n	80059d4 <_printf_i+0xf4>
 8005a78:	4826      	ldr	r0, [pc, #152]	@ (8005b14 <_printf_i+0x234>)
 8005a7a:	e7e9      	b.n	8005a50 <_printf_i+0x170>
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	f023 0320 	bic.w	r3, r3, #32
 8005a82:	6023      	str	r3, [r4, #0]
 8005a84:	e7f6      	b.n	8005a74 <_printf_i+0x194>
 8005a86:	4616      	mov	r6, r2
 8005a88:	e7bd      	b.n	8005a06 <_printf_i+0x126>
 8005a8a:	6833      	ldr	r3, [r6, #0]
 8005a8c:	6825      	ldr	r5, [r4, #0]
 8005a8e:	6961      	ldr	r1, [r4, #20]
 8005a90:	1d18      	adds	r0, r3, #4
 8005a92:	6030      	str	r0, [r6, #0]
 8005a94:	062e      	lsls	r6, r5, #24
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	d501      	bpl.n	8005a9e <_printf_i+0x1be>
 8005a9a:	6019      	str	r1, [r3, #0]
 8005a9c:	e002      	b.n	8005aa4 <_printf_i+0x1c4>
 8005a9e:	0668      	lsls	r0, r5, #25
 8005aa0:	d5fb      	bpl.n	8005a9a <_printf_i+0x1ba>
 8005aa2:	8019      	strh	r1, [r3, #0]
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	6123      	str	r3, [r4, #16]
 8005aa8:	4616      	mov	r6, r2
 8005aaa:	e7bc      	b.n	8005a26 <_printf_i+0x146>
 8005aac:	6833      	ldr	r3, [r6, #0]
 8005aae:	1d1a      	adds	r2, r3, #4
 8005ab0:	6032      	str	r2, [r6, #0]
 8005ab2:	681e      	ldr	r6, [r3, #0]
 8005ab4:	6862      	ldr	r2, [r4, #4]
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	4630      	mov	r0, r6
 8005aba:	f7fa fb89 	bl	80001d0 <memchr>
 8005abe:	b108      	cbz	r0, 8005ac4 <_printf_i+0x1e4>
 8005ac0:	1b80      	subs	r0, r0, r6
 8005ac2:	6060      	str	r0, [r4, #4]
 8005ac4:	6863      	ldr	r3, [r4, #4]
 8005ac6:	6123      	str	r3, [r4, #16]
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ace:	e7aa      	b.n	8005a26 <_printf_i+0x146>
 8005ad0:	6923      	ldr	r3, [r4, #16]
 8005ad2:	4632      	mov	r2, r6
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	4640      	mov	r0, r8
 8005ad8:	47d0      	blx	sl
 8005ada:	3001      	adds	r0, #1
 8005adc:	d0ad      	beq.n	8005a3a <_printf_i+0x15a>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	079b      	lsls	r3, r3, #30
 8005ae2:	d413      	bmi.n	8005b0c <_printf_i+0x22c>
 8005ae4:	68e0      	ldr	r0, [r4, #12]
 8005ae6:	9b03      	ldr	r3, [sp, #12]
 8005ae8:	4298      	cmp	r0, r3
 8005aea:	bfb8      	it	lt
 8005aec:	4618      	movlt	r0, r3
 8005aee:	e7a6      	b.n	8005a3e <_printf_i+0x15e>
 8005af0:	2301      	movs	r3, #1
 8005af2:	4632      	mov	r2, r6
 8005af4:	4649      	mov	r1, r9
 8005af6:	4640      	mov	r0, r8
 8005af8:	47d0      	blx	sl
 8005afa:	3001      	adds	r0, #1
 8005afc:	d09d      	beq.n	8005a3a <_printf_i+0x15a>
 8005afe:	3501      	adds	r5, #1
 8005b00:	68e3      	ldr	r3, [r4, #12]
 8005b02:	9903      	ldr	r1, [sp, #12]
 8005b04:	1a5b      	subs	r3, r3, r1
 8005b06:	42ab      	cmp	r3, r5
 8005b08:	dcf2      	bgt.n	8005af0 <_printf_i+0x210>
 8005b0a:	e7eb      	b.n	8005ae4 <_printf_i+0x204>
 8005b0c:	2500      	movs	r5, #0
 8005b0e:	f104 0619 	add.w	r6, r4, #25
 8005b12:	e7f5      	b.n	8005b00 <_printf_i+0x220>
 8005b14:	080082ec 	.word	0x080082ec
 8005b18:	080082fd 	.word	0x080082fd

08005b1c <__sflush_r>:
 8005b1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b24:	0716      	lsls	r6, r2, #28
 8005b26:	4605      	mov	r5, r0
 8005b28:	460c      	mov	r4, r1
 8005b2a:	d454      	bmi.n	8005bd6 <__sflush_r+0xba>
 8005b2c:	684b      	ldr	r3, [r1, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	dc02      	bgt.n	8005b38 <__sflush_r+0x1c>
 8005b32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	dd48      	ble.n	8005bca <__sflush_r+0xae>
 8005b38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b3a:	2e00      	cmp	r6, #0
 8005b3c:	d045      	beq.n	8005bca <__sflush_r+0xae>
 8005b3e:	2300      	movs	r3, #0
 8005b40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b44:	682f      	ldr	r7, [r5, #0]
 8005b46:	6a21      	ldr	r1, [r4, #32]
 8005b48:	602b      	str	r3, [r5, #0]
 8005b4a:	d030      	beq.n	8005bae <__sflush_r+0x92>
 8005b4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b4e:	89a3      	ldrh	r3, [r4, #12]
 8005b50:	0759      	lsls	r1, r3, #29
 8005b52:	d505      	bpl.n	8005b60 <__sflush_r+0x44>
 8005b54:	6863      	ldr	r3, [r4, #4]
 8005b56:	1ad2      	subs	r2, r2, r3
 8005b58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b5a:	b10b      	cbz	r3, 8005b60 <__sflush_r+0x44>
 8005b5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b5e:	1ad2      	subs	r2, r2, r3
 8005b60:	2300      	movs	r3, #0
 8005b62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b64:	6a21      	ldr	r1, [r4, #32]
 8005b66:	4628      	mov	r0, r5
 8005b68:	47b0      	blx	r6
 8005b6a:	1c43      	adds	r3, r0, #1
 8005b6c:	89a3      	ldrh	r3, [r4, #12]
 8005b6e:	d106      	bne.n	8005b7e <__sflush_r+0x62>
 8005b70:	6829      	ldr	r1, [r5, #0]
 8005b72:	291d      	cmp	r1, #29
 8005b74:	d82b      	bhi.n	8005bce <__sflush_r+0xb2>
 8005b76:	4a2a      	ldr	r2, [pc, #168]	@ (8005c20 <__sflush_r+0x104>)
 8005b78:	40ca      	lsrs	r2, r1
 8005b7a:	07d6      	lsls	r6, r2, #31
 8005b7c:	d527      	bpl.n	8005bce <__sflush_r+0xb2>
 8005b7e:	2200      	movs	r2, #0
 8005b80:	6062      	str	r2, [r4, #4]
 8005b82:	04d9      	lsls	r1, r3, #19
 8005b84:	6922      	ldr	r2, [r4, #16]
 8005b86:	6022      	str	r2, [r4, #0]
 8005b88:	d504      	bpl.n	8005b94 <__sflush_r+0x78>
 8005b8a:	1c42      	adds	r2, r0, #1
 8005b8c:	d101      	bne.n	8005b92 <__sflush_r+0x76>
 8005b8e:	682b      	ldr	r3, [r5, #0]
 8005b90:	b903      	cbnz	r3, 8005b94 <__sflush_r+0x78>
 8005b92:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b96:	602f      	str	r7, [r5, #0]
 8005b98:	b1b9      	cbz	r1, 8005bca <__sflush_r+0xae>
 8005b9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b9e:	4299      	cmp	r1, r3
 8005ba0:	d002      	beq.n	8005ba8 <__sflush_r+0x8c>
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f7ff fbd6 	bl	8005354 <_free_r>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	6363      	str	r3, [r4, #52]	@ 0x34
 8005bac:	e00d      	b.n	8005bca <__sflush_r+0xae>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	47b0      	blx	r6
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	1c50      	adds	r0, r2, #1
 8005bb8:	d1c9      	bne.n	8005b4e <__sflush_r+0x32>
 8005bba:	682b      	ldr	r3, [r5, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0c6      	beq.n	8005b4e <__sflush_r+0x32>
 8005bc0:	2b1d      	cmp	r3, #29
 8005bc2:	d001      	beq.n	8005bc8 <__sflush_r+0xac>
 8005bc4:	2b16      	cmp	r3, #22
 8005bc6:	d11e      	bne.n	8005c06 <__sflush_r+0xea>
 8005bc8:	602f      	str	r7, [r5, #0]
 8005bca:	2000      	movs	r0, #0
 8005bcc:	e022      	b.n	8005c14 <__sflush_r+0xf8>
 8005bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bd2:	b21b      	sxth	r3, r3
 8005bd4:	e01b      	b.n	8005c0e <__sflush_r+0xf2>
 8005bd6:	690f      	ldr	r7, [r1, #16]
 8005bd8:	2f00      	cmp	r7, #0
 8005bda:	d0f6      	beq.n	8005bca <__sflush_r+0xae>
 8005bdc:	0793      	lsls	r3, r2, #30
 8005bde:	680e      	ldr	r6, [r1, #0]
 8005be0:	bf08      	it	eq
 8005be2:	694b      	ldreq	r3, [r1, #20]
 8005be4:	600f      	str	r7, [r1, #0]
 8005be6:	bf18      	it	ne
 8005be8:	2300      	movne	r3, #0
 8005bea:	eba6 0807 	sub.w	r8, r6, r7
 8005bee:	608b      	str	r3, [r1, #8]
 8005bf0:	f1b8 0f00 	cmp.w	r8, #0
 8005bf4:	dde9      	ble.n	8005bca <__sflush_r+0xae>
 8005bf6:	6a21      	ldr	r1, [r4, #32]
 8005bf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005bfa:	4643      	mov	r3, r8
 8005bfc:	463a      	mov	r2, r7
 8005bfe:	4628      	mov	r0, r5
 8005c00:	47b0      	blx	r6
 8005c02:	2800      	cmp	r0, #0
 8005c04:	dc08      	bgt.n	8005c18 <__sflush_r+0xfc>
 8005c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c0e:	81a3      	strh	r3, [r4, #12]
 8005c10:	f04f 30ff 	mov.w	r0, #4294967295
 8005c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c18:	4407      	add	r7, r0
 8005c1a:	eba8 0800 	sub.w	r8, r8, r0
 8005c1e:	e7e7      	b.n	8005bf0 <__sflush_r+0xd4>
 8005c20:	20400001 	.word	0x20400001

08005c24 <_fflush_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	690b      	ldr	r3, [r1, #16]
 8005c28:	4605      	mov	r5, r0
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	b913      	cbnz	r3, 8005c34 <_fflush_r+0x10>
 8005c2e:	2500      	movs	r5, #0
 8005c30:	4628      	mov	r0, r5
 8005c32:	bd38      	pop	{r3, r4, r5, pc}
 8005c34:	b118      	cbz	r0, 8005c3e <_fflush_r+0x1a>
 8005c36:	6a03      	ldr	r3, [r0, #32]
 8005c38:	b90b      	cbnz	r3, 8005c3e <_fflush_r+0x1a>
 8005c3a:	f7ff fa2d 	bl	8005098 <__sinit>
 8005c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0f3      	beq.n	8005c2e <_fflush_r+0xa>
 8005c46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c48:	07d0      	lsls	r0, r2, #31
 8005c4a:	d404      	bmi.n	8005c56 <_fflush_r+0x32>
 8005c4c:	0599      	lsls	r1, r3, #22
 8005c4e:	d402      	bmi.n	8005c56 <_fflush_r+0x32>
 8005c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c52:	f7ff fb50 	bl	80052f6 <__retarget_lock_acquire_recursive>
 8005c56:	4628      	mov	r0, r5
 8005c58:	4621      	mov	r1, r4
 8005c5a:	f7ff ff5f 	bl	8005b1c <__sflush_r>
 8005c5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c60:	07da      	lsls	r2, r3, #31
 8005c62:	4605      	mov	r5, r0
 8005c64:	d4e4      	bmi.n	8005c30 <_fflush_r+0xc>
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	059b      	lsls	r3, r3, #22
 8005c6a:	d4e1      	bmi.n	8005c30 <_fflush_r+0xc>
 8005c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c6e:	f7ff fb43 	bl	80052f8 <__retarget_lock_release_recursive>
 8005c72:	e7dd      	b.n	8005c30 <_fflush_r+0xc>

08005c74 <fiprintf>:
 8005c74:	b40e      	push	{r1, r2, r3}
 8005c76:	b503      	push	{r0, r1, lr}
 8005c78:	4601      	mov	r1, r0
 8005c7a:	ab03      	add	r3, sp, #12
 8005c7c:	4805      	ldr	r0, [pc, #20]	@ (8005c94 <fiprintf+0x20>)
 8005c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c82:	6800      	ldr	r0, [r0, #0]
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	f000 f875 	bl	8005d74 <_vfiprintf_r>
 8005c8a:	b002      	add	sp, #8
 8005c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c90:	b003      	add	sp, #12
 8005c92:	4770      	bx	lr
 8005c94:	20000088 	.word	0x20000088

08005c98 <_sbrk_r>:
 8005c98:	b538      	push	{r3, r4, r5, lr}
 8005c9a:	4d06      	ldr	r5, [pc, #24]	@ (8005cb4 <_sbrk_r+0x1c>)
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	4604      	mov	r4, r0
 8005ca0:	4608      	mov	r0, r1
 8005ca2:	602b      	str	r3, [r5, #0]
 8005ca4:	f7fb febe 	bl	8001a24 <_sbrk>
 8005ca8:	1c43      	adds	r3, r0, #1
 8005caa:	d102      	bne.n	8005cb2 <_sbrk_r+0x1a>
 8005cac:	682b      	ldr	r3, [r5, #0]
 8005cae:	b103      	cbz	r3, 8005cb2 <_sbrk_r+0x1a>
 8005cb0:	6023      	str	r3, [r4, #0]
 8005cb2:	bd38      	pop	{r3, r4, r5, pc}
 8005cb4:	200007a8 	.word	0x200007a8

08005cb8 <abort>:
 8005cb8:	b508      	push	{r3, lr}
 8005cba:	2006      	movs	r0, #6
 8005cbc:	f000 fa2e 	bl	800611c <raise>
 8005cc0:	2001      	movs	r0, #1
 8005cc2:	f7fb fe36 	bl	8001932 <_exit>

08005cc6 <_realloc_r>:
 8005cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cca:	4607      	mov	r7, r0
 8005ccc:	4614      	mov	r4, r2
 8005cce:	460d      	mov	r5, r1
 8005cd0:	b921      	cbnz	r1, 8005cdc <_realloc_r+0x16>
 8005cd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	f7ff bbb0 	b.w	800543c <_malloc_r>
 8005cdc:	b92a      	cbnz	r2, 8005cea <_realloc_r+0x24>
 8005cde:	f7ff fb39 	bl	8005354 <_free_r>
 8005ce2:	4625      	mov	r5, r4
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cea:	f000 fa33 	bl	8006154 <_malloc_usable_size_r>
 8005cee:	4284      	cmp	r4, r0
 8005cf0:	4606      	mov	r6, r0
 8005cf2:	d802      	bhi.n	8005cfa <_realloc_r+0x34>
 8005cf4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005cf8:	d8f4      	bhi.n	8005ce4 <_realloc_r+0x1e>
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	4638      	mov	r0, r7
 8005cfe:	f7ff fb9d 	bl	800543c <_malloc_r>
 8005d02:	4680      	mov	r8, r0
 8005d04:	b908      	cbnz	r0, 8005d0a <_realloc_r+0x44>
 8005d06:	4645      	mov	r5, r8
 8005d08:	e7ec      	b.n	8005ce4 <_realloc_r+0x1e>
 8005d0a:	42b4      	cmp	r4, r6
 8005d0c:	4622      	mov	r2, r4
 8005d0e:	4629      	mov	r1, r5
 8005d10:	bf28      	it	cs
 8005d12:	4632      	movcs	r2, r6
 8005d14:	f7ff faf1 	bl	80052fa <memcpy>
 8005d18:	4629      	mov	r1, r5
 8005d1a:	4638      	mov	r0, r7
 8005d1c:	f7ff fb1a 	bl	8005354 <_free_r>
 8005d20:	e7f1      	b.n	8005d06 <_realloc_r+0x40>

08005d22 <__sfputc_r>:
 8005d22:	6893      	ldr	r3, [r2, #8]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	b410      	push	{r4}
 8005d2a:	6093      	str	r3, [r2, #8]
 8005d2c:	da08      	bge.n	8005d40 <__sfputc_r+0x1e>
 8005d2e:	6994      	ldr	r4, [r2, #24]
 8005d30:	42a3      	cmp	r3, r4
 8005d32:	db01      	blt.n	8005d38 <__sfputc_r+0x16>
 8005d34:	290a      	cmp	r1, #10
 8005d36:	d103      	bne.n	8005d40 <__sfputc_r+0x1e>
 8005d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d3c:	f000 b932 	b.w	8005fa4 <__swbuf_r>
 8005d40:	6813      	ldr	r3, [r2, #0]
 8005d42:	1c58      	adds	r0, r3, #1
 8005d44:	6010      	str	r0, [r2, #0]
 8005d46:	7019      	strb	r1, [r3, #0]
 8005d48:	4608      	mov	r0, r1
 8005d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <__sfputs_r>:
 8005d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d52:	4606      	mov	r6, r0
 8005d54:	460f      	mov	r7, r1
 8005d56:	4614      	mov	r4, r2
 8005d58:	18d5      	adds	r5, r2, r3
 8005d5a:	42ac      	cmp	r4, r5
 8005d5c:	d101      	bne.n	8005d62 <__sfputs_r+0x12>
 8005d5e:	2000      	movs	r0, #0
 8005d60:	e007      	b.n	8005d72 <__sfputs_r+0x22>
 8005d62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d66:	463a      	mov	r2, r7
 8005d68:	4630      	mov	r0, r6
 8005d6a:	f7ff ffda 	bl	8005d22 <__sfputc_r>
 8005d6e:	1c43      	adds	r3, r0, #1
 8005d70:	d1f3      	bne.n	8005d5a <__sfputs_r+0xa>
 8005d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d74 <_vfiprintf_r>:
 8005d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d78:	460d      	mov	r5, r1
 8005d7a:	b09d      	sub	sp, #116	@ 0x74
 8005d7c:	4614      	mov	r4, r2
 8005d7e:	4698      	mov	r8, r3
 8005d80:	4606      	mov	r6, r0
 8005d82:	b118      	cbz	r0, 8005d8c <_vfiprintf_r+0x18>
 8005d84:	6a03      	ldr	r3, [r0, #32]
 8005d86:	b90b      	cbnz	r3, 8005d8c <_vfiprintf_r+0x18>
 8005d88:	f7ff f986 	bl	8005098 <__sinit>
 8005d8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d8e:	07d9      	lsls	r1, r3, #31
 8005d90:	d405      	bmi.n	8005d9e <_vfiprintf_r+0x2a>
 8005d92:	89ab      	ldrh	r3, [r5, #12]
 8005d94:	059a      	lsls	r2, r3, #22
 8005d96:	d402      	bmi.n	8005d9e <_vfiprintf_r+0x2a>
 8005d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d9a:	f7ff faac 	bl	80052f6 <__retarget_lock_acquire_recursive>
 8005d9e:	89ab      	ldrh	r3, [r5, #12]
 8005da0:	071b      	lsls	r3, r3, #28
 8005da2:	d501      	bpl.n	8005da8 <_vfiprintf_r+0x34>
 8005da4:	692b      	ldr	r3, [r5, #16]
 8005da6:	b99b      	cbnz	r3, 8005dd0 <_vfiprintf_r+0x5c>
 8005da8:	4629      	mov	r1, r5
 8005daa:	4630      	mov	r0, r6
 8005dac:	f000 f938 	bl	8006020 <__swsetup_r>
 8005db0:	b170      	cbz	r0, 8005dd0 <_vfiprintf_r+0x5c>
 8005db2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005db4:	07dc      	lsls	r4, r3, #31
 8005db6:	d504      	bpl.n	8005dc2 <_vfiprintf_r+0x4e>
 8005db8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dbc:	b01d      	add	sp, #116	@ 0x74
 8005dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc2:	89ab      	ldrh	r3, [r5, #12]
 8005dc4:	0598      	lsls	r0, r3, #22
 8005dc6:	d4f7      	bmi.n	8005db8 <_vfiprintf_r+0x44>
 8005dc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dca:	f7ff fa95 	bl	80052f8 <__retarget_lock_release_recursive>
 8005dce:	e7f3      	b.n	8005db8 <_vfiprintf_r+0x44>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dd4:	2320      	movs	r3, #32
 8005dd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005dda:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dde:	2330      	movs	r3, #48	@ 0x30
 8005de0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005f90 <_vfiprintf_r+0x21c>
 8005de4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005de8:	f04f 0901 	mov.w	r9, #1
 8005dec:	4623      	mov	r3, r4
 8005dee:	469a      	mov	sl, r3
 8005df0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005df4:	b10a      	cbz	r2, 8005dfa <_vfiprintf_r+0x86>
 8005df6:	2a25      	cmp	r2, #37	@ 0x25
 8005df8:	d1f9      	bne.n	8005dee <_vfiprintf_r+0x7a>
 8005dfa:	ebba 0b04 	subs.w	fp, sl, r4
 8005dfe:	d00b      	beq.n	8005e18 <_vfiprintf_r+0xa4>
 8005e00:	465b      	mov	r3, fp
 8005e02:	4622      	mov	r2, r4
 8005e04:	4629      	mov	r1, r5
 8005e06:	4630      	mov	r0, r6
 8005e08:	f7ff ffa2 	bl	8005d50 <__sfputs_r>
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	f000 80a7 	beq.w	8005f60 <_vfiprintf_r+0x1ec>
 8005e12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e14:	445a      	add	r2, fp
 8005e16:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e18:	f89a 3000 	ldrb.w	r3, [sl]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 809f 	beq.w	8005f60 <_vfiprintf_r+0x1ec>
 8005e22:	2300      	movs	r3, #0
 8005e24:	f04f 32ff 	mov.w	r2, #4294967295
 8005e28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e2c:	f10a 0a01 	add.w	sl, sl, #1
 8005e30:	9304      	str	r3, [sp, #16]
 8005e32:	9307      	str	r3, [sp, #28]
 8005e34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e38:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e3a:	4654      	mov	r4, sl
 8005e3c:	2205      	movs	r2, #5
 8005e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e42:	4853      	ldr	r0, [pc, #332]	@ (8005f90 <_vfiprintf_r+0x21c>)
 8005e44:	f7fa f9c4 	bl	80001d0 <memchr>
 8005e48:	9a04      	ldr	r2, [sp, #16]
 8005e4a:	b9d8      	cbnz	r0, 8005e84 <_vfiprintf_r+0x110>
 8005e4c:	06d1      	lsls	r1, r2, #27
 8005e4e:	bf44      	itt	mi
 8005e50:	2320      	movmi	r3, #32
 8005e52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e56:	0713      	lsls	r3, r2, #28
 8005e58:	bf44      	itt	mi
 8005e5a:	232b      	movmi	r3, #43	@ 0x2b
 8005e5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e60:	f89a 3000 	ldrb.w	r3, [sl]
 8005e64:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e66:	d015      	beq.n	8005e94 <_vfiprintf_r+0x120>
 8005e68:	9a07      	ldr	r2, [sp, #28]
 8005e6a:	4654      	mov	r4, sl
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	f04f 0c0a 	mov.w	ip, #10
 8005e72:	4621      	mov	r1, r4
 8005e74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e78:	3b30      	subs	r3, #48	@ 0x30
 8005e7a:	2b09      	cmp	r3, #9
 8005e7c:	d94b      	bls.n	8005f16 <_vfiprintf_r+0x1a2>
 8005e7e:	b1b0      	cbz	r0, 8005eae <_vfiprintf_r+0x13a>
 8005e80:	9207      	str	r2, [sp, #28]
 8005e82:	e014      	b.n	8005eae <_vfiprintf_r+0x13a>
 8005e84:	eba0 0308 	sub.w	r3, r0, r8
 8005e88:	fa09 f303 	lsl.w	r3, r9, r3
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	9304      	str	r3, [sp, #16]
 8005e90:	46a2      	mov	sl, r4
 8005e92:	e7d2      	b.n	8005e3a <_vfiprintf_r+0xc6>
 8005e94:	9b03      	ldr	r3, [sp, #12]
 8005e96:	1d19      	adds	r1, r3, #4
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	9103      	str	r1, [sp, #12]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	bfbb      	ittet	lt
 8005ea0:	425b      	neglt	r3, r3
 8005ea2:	f042 0202 	orrlt.w	r2, r2, #2
 8005ea6:	9307      	strge	r3, [sp, #28]
 8005ea8:	9307      	strlt	r3, [sp, #28]
 8005eaa:	bfb8      	it	lt
 8005eac:	9204      	strlt	r2, [sp, #16]
 8005eae:	7823      	ldrb	r3, [r4, #0]
 8005eb0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005eb2:	d10a      	bne.n	8005eca <_vfiprintf_r+0x156>
 8005eb4:	7863      	ldrb	r3, [r4, #1]
 8005eb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005eb8:	d132      	bne.n	8005f20 <_vfiprintf_r+0x1ac>
 8005eba:	9b03      	ldr	r3, [sp, #12]
 8005ebc:	1d1a      	adds	r2, r3, #4
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	9203      	str	r2, [sp, #12]
 8005ec2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ec6:	3402      	adds	r4, #2
 8005ec8:	9305      	str	r3, [sp, #20]
 8005eca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005fa0 <_vfiprintf_r+0x22c>
 8005ece:	7821      	ldrb	r1, [r4, #0]
 8005ed0:	2203      	movs	r2, #3
 8005ed2:	4650      	mov	r0, sl
 8005ed4:	f7fa f97c 	bl	80001d0 <memchr>
 8005ed8:	b138      	cbz	r0, 8005eea <_vfiprintf_r+0x176>
 8005eda:	9b04      	ldr	r3, [sp, #16]
 8005edc:	eba0 000a 	sub.w	r0, r0, sl
 8005ee0:	2240      	movs	r2, #64	@ 0x40
 8005ee2:	4082      	lsls	r2, r0
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	3401      	adds	r4, #1
 8005ee8:	9304      	str	r3, [sp, #16]
 8005eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eee:	4829      	ldr	r0, [pc, #164]	@ (8005f94 <_vfiprintf_r+0x220>)
 8005ef0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ef4:	2206      	movs	r2, #6
 8005ef6:	f7fa f96b 	bl	80001d0 <memchr>
 8005efa:	2800      	cmp	r0, #0
 8005efc:	d03f      	beq.n	8005f7e <_vfiprintf_r+0x20a>
 8005efe:	4b26      	ldr	r3, [pc, #152]	@ (8005f98 <_vfiprintf_r+0x224>)
 8005f00:	bb1b      	cbnz	r3, 8005f4a <_vfiprintf_r+0x1d6>
 8005f02:	9b03      	ldr	r3, [sp, #12]
 8005f04:	3307      	adds	r3, #7
 8005f06:	f023 0307 	bic.w	r3, r3, #7
 8005f0a:	3308      	adds	r3, #8
 8005f0c:	9303      	str	r3, [sp, #12]
 8005f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f10:	443b      	add	r3, r7
 8005f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f14:	e76a      	b.n	8005dec <_vfiprintf_r+0x78>
 8005f16:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f1a:	460c      	mov	r4, r1
 8005f1c:	2001      	movs	r0, #1
 8005f1e:	e7a8      	b.n	8005e72 <_vfiprintf_r+0xfe>
 8005f20:	2300      	movs	r3, #0
 8005f22:	3401      	adds	r4, #1
 8005f24:	9305      	str	r3, [sp, #20]
 8005f26:	4619      	mov	r1, r3
 8005f28:	f04f 0c0a 	mov.w	ip, #10
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f32:	3a30      	subs	r2, #48	@ 0x30
 8005f34:	2a09      	cmp	r2, #9
 8005f36:	d903      	bls.n	8005f40 <_vfiprintf_r+0x1cc>
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d0c6      	beq.n	8005eca <_vfiprintf_r+0x156>
 8005f3c:	9105      	str	r1, [sp, #20]
 8005f3e:	e7c4      	b.n	8005eca <_vfiprintf_r+0x156>
 8005f40:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f44:	4604      	mov	r4, r0
 8005f46:	2301      	movs	r3, #1
 8005f48:	e7f0      	b.n	8005f2c <_vfiprintf_r+0x1b8>
 8005f4a:	ab03      	add	r3, sp, #12
 8005f4c:	9300      	str	r3, [sp, #0]
 8005f4e:	462a      	mov	r2, r5
 8005f50:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <_vfiprintf_r+0x228>)
 8005f52:	a904      	add	r1, sp, #16
 8005f54:	4630      	mov	r0, r6
 8005f56:	f3af 8000 	nop.w
 8005f5a:	4607      	mov	r7, r0
 8005f5c:	1c78      	adds	r0, r7, #1
 8005f5e:	d1d6      	bne.n	8005f0e <_vfiprintf_r+0x19a>
 8005f60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f62:	07d9      	lsls	r1, r3, #31
 8005f64:	d405      	bmi.n	8005f72 <_vfiprintf_r+0x1fe>
 8005f66:	89ab      	ldrh	r3, [r5, #12]
 8005f68:	059a      	lsls	r2, r3, #22
 8005f6a:	d402      	bmi.n	8005f72 <_vfiprintf_r+0x1fe>
 8005f6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f6e:	f7ff f9c3 	bl	80052f8 <__retarget_lock_release_recursive>
 8005f72:	89ab      	ldrh	r3, [r5, #12]
 8005f74:	065b      	lsls	r3, r3, #25
 8005f76:	f53f af1f 	bmi.w	8005db8 <_vfiprintf_r+0x44>
 8005f7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f7c:	e71e      	b.n	8005dbc <_vfiprintf_r+0x48>
 8005f7e:	ab03      	add	r3, sp, #12
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	462a      	mov	r2, r5
 8005f84:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <_vfiprintf_r+0x228>)
 8005f86:	a904      	add	r1, sp, #16
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f7ff fca9 	bl	80058e0 <_printf_i>
 8005f8e:	e7e4      	b.n	8005f5a <_vfiprintf_r+0x1e6>
 8005f90:	080082db 	.word	0x080082db
 8005f94:	080082e5 	.word	0x080082e5
 8005f98:	00000000 	.word	0x00000000
 8005f9c:	08005d51 	.word	0x08005d51
 8005fa0:	080082e1 	.word	0x080082e1

08005fa4 <__swbuf_r>:
 8005fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa6:	460e      	mov	r6, r1
 8005fa8:	4614      	mov	r4, r2
 8005faa:	4605      	mov	r5, r0
 8005fac:	b118      	cbz	r0, 8005fb6 <__swbuf_r+0x12>
 8005fae:	6a03      	ldr	r3, [r0, #32]
 8005fb0:	b90b      	cbnz	r3, 8005fb6 <__swbuf_r+0x12>
 8005fb2:	f7ff f871 	bl	8005098 <__sinit>
 8005fb6:	69a3      	ldr	r3, [r4, #24]
 8005fb8:	60a3      	str	r3, [r4, #8]
 8005fba:	89a3      	ldrh	r3, [r4, #12]
 8005fbc:	071a      	lsls	r2, r3, #28
 8005fbe:	d501      	bpl.n	8005fc4 <__swbuf_r+0x20>
 8005fc0:	6923      	ldr	r3, [r4, #16]
 8005fc2:	b943      	cbnz	r3, 8005fd6 <__swbuf_r+0x32>
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	f000 f82a 	bl	8006020 <__swsetup_r>
 8005fcc:	b118      	cbz	r0, 8005fd6 <__swbuf_r+0x32>
 8005fce:	f04f 37ff 	mov.w	r7, #4294967295
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	6922      	ldr	r2, [r4, #16]
 8005fda:	1a98      	subs	r0, r3, r2
 8005fdc:	6963      	ldr	r3, [r4, #20]
 8005fde:	b2f6      	uxtb	r6, r6
 8005fe0:	4283      	cmp	r3, r0
 8005fe2:	4637      	mov	r7, r6
 8005fe4:	dc05      	bgt.n	8005ff2 <__swbuf_r+0x4e>
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	4628      	mov	r0, r5
 8005fea:	f7ff fe1b 	bl	8005c24 <_fflush_r>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	d1ed      	bne.n	8005fce <__swbuf_r+0x2a>
 8005ff2:	68a3      	ldr	r3, [r4, #8]
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	60a3      	str	r3, [r4, #8]
 8005ff8:	6823      	ldr	r3, [r4, #0]
 8005ffa:	1c5a      	adds	r2, r3, #1
 8005ffc:	6022      	str	r2, [r4, #0]
 8005ffe:	701e      	strb	r6, [r3, #0]
 8006000:	6962      	ldr	r2, [r4, #20]
 8006002:	1c43      	adds	r3, r0, #1
 8006004:	429a      	cmp	r2, r3
 8006006:	d004      	beq.n	8006012 <__swbuf_r+0x6e>
 8006008:	89a3      	ldrh	r3, [r4, #12]
 800600a:	07db      	lsls	r3, r3, #31
 800600c:	d5e1      	bpl.n	8005fd2 <__swbuf_r+0x2e>
 800600e:	2e0a      	cmp	r6, #10
 8006010:	d1df      	bne.n	8005fd2 <__swbuf_r+0x2e>
 8006012:	4621      	mov	r1, r4
 8006014:	4628      	mov	r0, r5
 8006016:	f7ff fe05 	bl	8005c24 <_fflush_r>
 800601a:	2800      	cmp	r0, #0
 800601c:	d0d9      	beq.n	8005fd2 <__swbuf_r+0x2e>
 800601e:	e7d6      	b.n	8005fce <__swbuf_r+0x2a>

08006020 <__swsetup_r>:
 8006020:	b538      	push	{r3, r4, r5, lr}
 8006022:	4b29      	ldr	r3, [pc, #164]	@ (80060c8 <__swsetup_r+0xa8>)
 8006024:	4605      	mov	r5, r0
 8006026:	6818      	ldr	r0, [r3, #0]
 8006028:	460c      	mov	r4, r1
 800602a:	b118      	cbz	r0, 8006034 <__swsetup_r+0x14>
 800602c:	6a03      	ldr	r3, [r0, #32]
 800602e:	b90b      	cbnz	r3, 8006034 <__swsetup_r+0x14>
 8006030:	f7ff f832 	bl	8005098 <__sinit>
 8006034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006038:	0719      	lsls	r1, r3, #28
 800603a:	d422      	bmi.n	8006082 <__swsetup_r+0x62>
 800603c:	06da      	lsls	r2, r3, #27
 800603e:	d407      	bmi.n	8006050 <__swsetup_r+0x30>
 8006040:	2209      	movs	r2, #9
 8006042:	602a      	str	r2, [r5, #0]
 8006044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006048:	81a3      	strh	r3, [r4, #12]
 800604a:	f04f 30ff 	mov.w	r0, #4294967295
 800604e:	e033      	b.n	80060b8 <__swsetup_r+0x98>
 8006050:	0758      	lsls	r0, r3, #29
 8006052:	d512      	bpl.n	800607a <__swsetup_r+0x5a>
 8006054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006056:	b141      	cbz	r1, 800606a <__swsetup_r+0x4a>
 8006058:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800605c:	4299      	cmp	r1, r3
 800605e:	d002      	beq.n	8006066 <__swsetup_r+0x46>
 8006060:	4628      	mov	r0, r5
 8006062:	f7ff f977 	bl	8005354 <_free_r>
 8006066:	2300      	movs	r3, #0
 8006068:	6363      	str	r3, [r4, #52]	@ 0x34
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006070:	81a3      	strh	r3, [r4, #12]
 8006072:	2300      	movs	r3, #0
 8006074:	6063      	str	r3, [r4, #4]
 8006076:	6923      	ldr	r3, [r4, #16]
 8006078:	6023      	str	r3, [r4, #0]
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	f043 0308 	orr.w	r3, r3, #8
 8006080:	81a3      	strh	r3, [r4, #12]
 8006082:	6923      	ldr	r3, [r4, #16]
 8006084:	b94b      	cbnz	r3, 800609a <__swsetup_r+0x7a>
 8006086:	89a3      	ldrh	r3, [r4, #12]
 8006088:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800608c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006090:	d003      	beq.n	800609a <__swsetup_r+0x7a>
 8006092:	4621      	mov	r1, r4
 8006094:	4628      	mov	r0, r5
 8006096:	f000 f88b 	bl	80061b0 <__smakebuf_r>
 800609a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800609e:	f013 0201 	ands.w	r2, r3, #1
 80060a2:	d00a      	beq.n	80060ba <__swsetup_r+0x9a>
 80060a4:	2200      	movs	r2, #0
 80060a6:	60a2      	str	r2, [r4, #8]
 80060a8:	6962      	ldr	r2, [r4, #20]
 80060aa:	4252      	negs	r2, r2
 80060ac:	61a2      	str	r2, [r4, #24]
 80060ae:	6922      	ldr	r2, [r4, #16]
 80060b0:	b942      	cbnz	r2, 80060c4 <__swsetup_r+0xa4>
 80060b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80060b6:	d1c5      	bne.n	8006044 <__swsetup_r+0x24>
 80060b8:	bd38      	pop	{r3, r4, r5, pc}
 80060ba:	0799      	lsls	r1, r3, #30
 80060bc:	bf58      	it	pl
 80060be:	6962      	ldrpl	r2, [r4, #20]
 80060c0:	60a2      	str	r2, [r4, #8]
 80060c2:	e7f4      	b.n	80060ae <__swsetup_r+0x8e>
 80060c4:	2000      	movs	r0, #0
 80060c6:	e7f7      	b.n	80060b8 <__swsetup_r+0x98>
 80060c8:	20000088 	.word	0x20000088

080060cc <_raise_r>:
 80060cc:	291f      	cmp	r1, #31
 80060ce:	b538      	push	{r3, r4, r5, lr}
 80060d0:	4605      	mov	r5, r0
 80060d2:	460c      	mov	r4, r1
 80060d4:	d904      	bls.n	80060e0 <_raise_r+0x14>
 80060d6:	2316      	movs	r3, #22
 80060d8:	6003      	str	r3, [r0, #0]
 80060da:	f04f 30ff 	mov.w	r0, #4294967295
 80060de:	bd38      	pop	{r3, r4, r5, pc}
 80060e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80060e2:	b112      	cbz	r2, 80060ea <_raise_r+0x1e>
 80060e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060e8:	b94b      	cbnz	r3, 80060fe <_raise_r+0x32>
 80060ea:	4628      	mov	r0, r5
 80060ec:	f000 f830 	bl	8006150 <_getpid_r>
 80060f0:	4622      	mov	r2, r4
 80060f2:	4601      	mov	r1, r0
 80060f4:	4628      	mov	r0, r5
 80060f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060fa:	f000 b817 	b.w	800612c <_kill_r>
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d00a      	beq.n	8006118 <_raise_r+0x4c>
 8006102:	1c59      	adds	r1, r3, #1
 8006104:	d103      	bne.n	800610e <_raise_r+0x42>
 8006106:	2316      	movs	r3, #22
 8006108:	6003      	str	r3, [r0, #0]
 800610a:	2001      	movs	r0, #1
 800610c:	e7e7      	b.n	80060de <_raise_r+0x12>
 800610e:	2100      	movs	r1, #0
 8006110:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006114:	4620      	mov	r0, r4
 8006116:	4798      	blx	r3
 8006118:	2000      	movs	r0, #0
 800611a:	e7e0      	b.n	80060de <_raise_r+0x12>

0800611c <raise>:
 800611c:	4b02      	ldr	r3, [pc, #8]	@ (8006128 <raise+0xc>)
 800611e:	4601      	mov	r1, r0
 8006120:	6818      	ldr	r0, [r3, #0]
 8006122:	f7ff bfd3 	b.w	80060cc <_raise_r>
 8006126:	bf00      	nop
 8006128:	20000088 	.word	0x20000088

0800612c <_kill_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4d07      	ldr	r5, [pc, #28]	@ (800614c <_kill_r+0x20>)
 8006130:	2300      	movs	r3, #0
 8006132:	4604      	mov	r4, r0
 8006134:	4608      	mov	r0, r1
 8006136:	4611      	mov	r1, r2
 8006138:	602b      	str	r3, [r5, #0]
 800613a:	f7fb fbea 	bl	8001912 <_kill>
 800613e:	1c43      	adds	r3, r0, #1
 8006140:	d102      	bne.n	8006148 <_kill_r+0x1c>
 8006142:	682b      	ldr	r3, [r5, #0]
 8006144:	b103      	cbz	r3, 8006148 <_kill_r+0x1c>
 8006146:	6023      	str	r3, [r4, #0]
 8006148:	bd38      	pop	{r3, r4, r5, pc}
 800614a:	bf00      	nop
 800614c:	200007a8 	.word	0x200007a8

08006150 <_getpid_r>:
 8006150:	f7fb bbd7 	b.w	8001902 <_getpid>

08006154 <_malloc_usable_size_r>:
 8006154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006158:	1f18      	subs	r0, r3, #4
 800615a:	2b00      	cmp	r3, #0
 800615c:	bfbc      	itt	lt
 800615e:	580b      	ldrlt	r3, [r1, r0]
 8006160:	18c0      	addlt	r0, r0, r3
 8006162:	4770      	bx	lr

08006164 <__swhatbuf_r>:
 8006164:	b570      	push	{r4, r5, r6, lr}
 8006166:	460c      	mov	r4, r1
 8006168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800616c:	2900      	cmp	r1, #0
 800616e:	b096      	sub	sp, #88	@ 0x58
 8006170:	4615      	mov	r5, r2
 8006172:	461e      	mov	r6, r3
 8006174:	da0d      	bge.n	8006192 <__swhatbuf_r+0x2e>
 8006176:	89a3      	ldrh	r3, [r4, #12]
 8006178:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800617c:	f04f 0100 	mov.w	r1, #0
 8006180:	bf14      	ite	ne
 8006182:	2340      	movne	r3, #64	@ 0x40
 8006184:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006188:	2000      	movs	r0, #0
 800618a:	6031      	str	r1, [r6, #0]
 800618c:	602b      	str	r3, [r5, #0]
 800618e:	b016      	add	sp, #88	@ 0x58
 8006190:	bd70      	pop	{r4, r5, r6, pc}
 8006192:	466a      	mov	r2, sp
 8006194:	f000 f848 	bl	8006228 <_fstat_r>
 8006198:	2800      	cmp	r0, #0
 800619a:	dbec      	blt.n	8006176 <__swhatbuf_r+0x12>
 800619c:	9901      	ldr	r1, [sp, #4]
 800619e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80061a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80061a6:	4259      	negs	r1, r3
 80061a8:	4159      	adcs	r1, r3
 80061aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061ae:	e7eb      	b.n	8006188 <__swhatbuf_r+0x24>

080061b0 <__smakebuf_r>:
 80061b0:	898b      	ldrh	r3, [r1, #12]
 80061b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061b4:	079d      	lsls	r5, r3, #30
 80061b6:	4606      	mov	r6, r0
 80061b8:	460c      	mov	r4, r1
 80061ba:	d507      	bpl.n	80061cc <__smakebuf_r+0x1c>
 80061bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	6123      	str	r3, [r4, #16]
 80061c4:	2301      	movs	r3, #1
 80061c6:	6163      	str	r3, [r4, #20]
 80061c8:	b003      	add	sp, #12
 80061ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061cc:	ab01      	add	r3, sp, #4
 80061ce:	466a      	mov	r2, sp
 80061d0:	f7ff ffc8 	bl	8006164 <__swhatbuf_r>
 80061d4:	9f00      	ldr	r7, [sp, #0]
 80061d6:	4605      	mov	r5, r0
 80061d8:	4639      	mov	r1, r7
 80061da:	4630      	mov	r0, r6
 80061dc:	f7ff f92e 	bl	800543c <_malloc_r>
 80061e0:	b948      	cbnz	r0, 80061f6 <__smakebuf_r+0x46>
 80061e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061e6:	059a      	lsls	r2, r3, #22
 80061e8:	d4ee      	bmi.n	80061c8 <__smakebuf_r+0x18>
 80061ea:	f023 0303 	bic.w	r3, r3, #3
 80061ee:	f043 0302 	orr.w	r3, r3, #2
 80061f2:	81a3      	strh	r3, [r4, #12]
 80061f4:	e7e2      	b.n	80061bc <__smakebuf_r+0xc>
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	6020      	str	r0, [r4, #0]
 80061fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061fe:	81a3      	strh	r3, [r4, #12]
 8006200:	9b01      	ldr	r3, [sp, #4]
 8006202:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006206:	b15b      	cbz	r3, 8006220 <__smakebuf_r+0x70>
 8006208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800620c:	4630      	mov	r0, r6
 800620e:	f000 f81d 	bl	800624c <_isatty_r>
 8006212:	b128      	cbz	r0, 8006220 <__smakebuf_r+0x70>
 8006214:	89a3      	ldrh	r3, [r4, #12]
 8006216:	f023 0303 	bic.w	r3, r3, #3
 800621a:	f043 0301 	orr.w	r3, r3, #1
 800621e:	81a3      	strh	r3, [r4, #12]
 8006220:	89a3      	ldrh	r3, [r4, #12]
 8006222:	431d      	orrs	r5, r3
 8006224:	81a5      	strh	r5, [r4, #12]
 8006226:	e7cf      	b.n	80061c8 <__smakebuf_r+0x18>

08006228 <_fstat_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4d07      	ldr	r5, [pc, #28]	@ (8006248 <_fstat_r+0x20>)
 800622c:	2300      	movs	r3, #0
 800622e:	4604      	mov	r4, r0
 8006230:	4608      	mov	r0, r1
 8006232:	4611      	mov	r1, r2
 8006234:	602b      	str	r3, [r5, #0]
 8006236:	f7fb fbcc 	bl	80019d2 <_fstat>
 800623a:	1c43      	adds	r3, r0, #1
 800623c:	d102      	bne.n	8006244 <_fstat_r+0x1c>
 800623e:	682b      	ldr	r3, [r5, #0]
 8006240:	b103      	cbz	r3, 8006244 <_fstat_r+0x1c>
 8006242:	6023      	str	r3, [r4, #0]
 8006244:	bd38      	pop	{r3, r4, r5, pc}
 8006246:	bf00      	nop
 8006248:	200007a8 	.word	0x200007a8

0800624c <_isatty_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	4d06      	ldr	r5, [pc, #24]	@ (8006268 <_isatty_r+0x1c>)
 8006250:	2300      	movs	r3, #0
 8006252:	4604      	mov	r4, r0
 8006254:	4608      	mov	r0, r1
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	f7fb fbcb 	bl	80019f2 <_isatty>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_isatty_r+0x1a>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_isatty_r+0x1a>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	200007a8 	.word	0x200007a8

0800626c <_init>:
 800626c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800626e:	bf00      	nop
 8006270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006272:	bc08      	pop	{r3}
 8006274:	469e      	mov	lr, r3
 8006276:	4770      	bx	lr

08006278 <_fini>:
 8006278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627a:	bf00      	nop
 800627c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800627e:	bc08      	pop	{r3}
 8006280:	469e      	mov	lr, r3
 8006282:	4770      	bx	lr
