// Seed: 440984853
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [$realtime : 1] id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  output wire id_1;
  logic id_5 = 1'b0 ~^ !1;
  bufif0 primCall (id_1, id_2, id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8(1),
        .id_9(1)
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4
  );
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  xor primCall (id_4, id_12, id_15, id_13, id_7, id_1, id_5, id_11, id_8, id_14, id_2);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_2;
endmodule
