{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1674637606604 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "edge_detection EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"edge_detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674637606630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674637606669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674637606669 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1674637606718 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 808 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1674637606718 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1674637606718 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674637606789 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1674637607131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1674637607131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1674637607131 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1674637607131 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3512 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674637607133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3514 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674637607133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3516 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674637607133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3518 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674637607133 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1674637607133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674637607135 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1674637607137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1674637607730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "edge_detection.sdc " "Synopsys Design Constraints File file not found: 'edge_detection.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1674637607732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1674637607732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1674637607737 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|vga_blk~1  from: datad  to: combout " "Cell: u3\|vga_blk~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1674637607742 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1674637607742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1674637607745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674637607746 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1674637607746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674637607786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674637607786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_ctrl:u3\|vga_blk~3  " "Automatically promoted node vga_ctrl:u3\|vga_blk~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[5\]~0 " "Destination node vga_ctrl:u3\|vga_rgb\[5\]~0" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1018 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[6\]~1 " "Destination node vga_ctrl:u3\|vga_rgb\[6\]~1" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1021 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[7\]~2 " "Destination node vga_ctrl:u3\|vga_rgb\[7\]~2" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1024 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[2\]~3 " "Destination node vga_ctrl:u3\|vga_rgb\[2\]~3" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1027 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[3\]~4 " "Destination node vga_ctrl:u3\|vga_rgb\[3\]~4" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1030 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[4\]~5 " "Destination node vga_ctrl:u3\|vga_rgb\[4\]~5" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[4]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1033 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[0\]~6 " "Destination node vga_ctrl:u3\|vga_rgb\[0\]~6" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1036 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[1\]~7 " "Destination node vga_ctrl:u3\|vga_rgb\[1\]~7" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1039 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rgb_blk~output " "Destination node rgb_blk~output" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 19 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb_blk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3497 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1674637607786 ""}  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 13 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_blk~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1015 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674637607786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "Automatically promoted node dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674637607788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk~0 " "Destination node dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk~0" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 14 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1458 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674637607788 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1674637607788 ""}  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 14 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674637607788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node sys_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674637607789 ""}  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 4 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3502 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674637607789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674637608118 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674637608120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674637608120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674637608122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674637608124 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674637608126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674637608126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674637608127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674637608459 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1674637608461 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674637608461 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 clk\[0\] vga_driver_clk~output " "PLL \"pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"vga_driver_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } } { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 63 0 0 } } { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1674637608486 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674637608548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674637609105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674637609347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674637609358 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674637610836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674637610836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674637611201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1674637612086 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674637612086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674637613067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1674637613067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674637613067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1674637613096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674637613149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674637613345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674637613391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674637613649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674637614120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/output_files/edge_detection.fit.smsg " "Generated suppressed messages file D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/output_files/edge_detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674637614583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5392 " "Peak virtual memory: 5392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674637615100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 17:06:55 2023 " "Processing ended: Wed Jan 25 17:06:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674637615100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674637615100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674637615100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674637615100 ""}
