# Two-stage Algorithm for Technology Mapping

In this project, we are supposed to do decomposition followed by FPGA technology mapping either using LEDA or not.

(Error will occur while operate on 10aoi_k2.blif, and the runtime is extremly long on 10aoi_C6288.blif)
