=====
SETUP
8.654
13.646
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
n163_s0
11.397
12.022
portOUT_1_s1
13.646
=====
SETUP
8.654
13.646
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
n163_s0
11.397
12.022
portOUT_2_s1
13.646
=====
SETUP
8.659
13.641
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
n163_s0
11.397
12.022
portOUT_3_s2
13.641
=====
SETUP
9.157
13.143
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
n163_s0
11.397
12.022
portOUT_0_s1
13.143
=====
SETUP
9.505
12.438
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n266_s2
11.339
12.438
uClkCtrl/autoCnt_7_s0
12.438
=====
SETUP
9.542
12.401
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n272_s2
11.369
12.401
uClkCtrl/autoCnt_1_s0
12.401
=====
SETUP
9.782
12.161
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.365
uClkCtrl/n260_s3
6.186
7.218
uClkCtrl/n258_s3
8.044
9.143
uClkCtrl/n256_s3
9.957
11.056
uClkCtrl/n256_s2
11.062
12.161
uClkCtrl/autoCnt_17_s0
12.161
=====
SETUP
9.782
12.161
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.365
uClkCtrl/n260_s3
6.186
7.218
uClkCtrl/n258_s3
8.044
9.143
uClkCtrl/n255_s3
9.957
11.056
uClkCtrl/n255_s2
11.062
12.161
uClkCtrl/autoCnt_18_s0
12.161
=====
SETUP
9.904
12.395
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_5_s0
12.395
=====
SETUP
9.904
12.395
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_10_s0
12.395
=====
SETUP
9.974
11.969
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n259_s2
10.870
11.969
uClkCtrl/autoCnt_14_s0
11.969
=====
SETUP
9.977
12.323
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_6_s0
12.323
=====
SETUP
9.977
12.323
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_7_s0
12.323
=====
SETUP
9.977
12.323
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_8_s0
12.323
=====
SETUP
9.977
12.323
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_9_s0
12.323
=====
SETUP
9.979
11.964
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n269_s2
10.865
11.964
uClkCtrl/autoCnt_4_s0
11.964
=====
SETUP
9.979
11.964
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n262_s2
10.865
11.964
uClkCtrl/autoCnt_11_s0
11.964
=====
SETUP
9.992
12.308
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_10_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s19
4.281
5.313
uClkCtrl/cpuCe_Z_s11
5.324
6.356
uClkCtrl/cpuCe_Z_s22
7.160
8.186
uClkCtrl/cpuCe_Z_s
8.605
9.427
uPc/n9_s1
10.573
11.599
uPc/pcount_4_s0
12.308
=====
SETUP
10.041
11.902
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n270_s2
10.870
11.902
uClkCtrl/autoCnt_3_s0
11.902
=====
SETUP
10.041
11.902
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n260_s2
10.870
11.902
uClkCtrl/autoCnt_13_s0
11.902
=====
SETUP
10.041
11.902
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n258_s2
10.870
11.902
uClkCtrl/autoCnt_15_s0
11.902
=====
SETUP
10.232
11.712
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n257_s2
10.890
11.712
uClkCtrl/autoCnt_16_s0
11.712
=====
SETUP
10.279
11.664
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n273_s2
11.038
11.664
uClkCtrl/autoCnt_0_s0
11.664
=====
SETUP
10.279
11.664
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n261_s2
11.038
11.664
uClkCtrl/autoCnt_12_s0
11.664
=====
SETUP
10.279
11.664
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_8_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s4
4.266
5.327
uClkCtrl/cpuCe_Z_s0
5.752
6.851
uClkCtrl/n273_s6
8.145
8.770
uClkCtrl/n273_s3
9.189
10.011
uClkCtrl/n253_s2
11.038
11.664
uClkCtrl/autoCnt_20_s0
11.664
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_6_s0
1.811
2.144
uMux/n41_s2
2.146
2.518
uMux/tickCnt_6_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uPc/pcount_5_s0
1.811
2.144
uPc/n29_s2
2.146
2.518
uPc/pcount_5_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uPc/pcount_10_s0
1.811
2.144
uPc/n24_s2
2.146
2.518
uPc/pcount_10_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_3_s0
1.811
2.144
uClkCtrl/n46_s2
2.146
2.518
uClkCtrl/debounceCnt_3_s0
2.518
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_3_s0
1.811
2.144
uMux/n44_s2
2.148
2.520
uMux/tickCnt_3_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_10_s0
1.811
2.144
uMux/n37_s2
2.148
2.520
uMux/tickCnt_10_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_11_s0
1.811
2.144
uMux/n36_s2
2.148
2.520
uMux/tickCnt_11_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uPc/pcount_8_s0
1.811
2.144
uPc/n26_s2
2.148
2.520
uPc/pcount_8_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_1_s0
1.811
2.144
uClkCtrl/n272_s2
2.148
2.520
uClkCtrl/autoCnt_1_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_18_s0
1.811
2.144
uClkCtrl/n255_s2
2.148
2.520
uClkCtrl/autoCnt_18_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_19_s0
1.811
2.144
uClkCtrl/n254_s2
2.148
2.520
uClkCtrl/autoCnt_19_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_5_s0
1.811
2.144
uClkCtrl/n44_s2
2.148
2.520
uClkCtrl/debounceCnt_5_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_6_s0
1.811
2.144
uClkCtrl/n43_s2
2.148
2.520
uClkCtrl/debounceCnt_6_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_8_s0
1.811
2.144
uClkCtrl/n41_s2
2.148
2.520
uClkCtrl/debounceCnt_8_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_11_s0
1.811
2.144
uClkCtrl/n38_s4
2.148
2.520
uClkCtrl/debounceCnt_11_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_13_s0
1.811
2.144
uClkCtrl/n36_s2
2.148
2.520
uClkCtrl/debounceCnt_13_s0
2.520
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_7_s0
1.811
2.144
uMux/n40_s2
2.149
2.521
uMux/tickCnt_7_s0
2.521
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_6_s0
1.811
2.144
uClkCtrl/n267_s2
2.149
2.521
uClkCtrl/autoCnt_6_s0
2.521
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_16_s0
1.811
2.144
uClkCtrl/n257_s2
2.149
2.521
uClkCtrl/autoCnt_16_s0
2.521
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_0_s0
1.811
2.144
uMux/n47_s4
2.149
2.521
uClkCtrl/debounceCnt_0_s0
2.521
=====
HOLD
0.711
2.522
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_2_s0
1.811
2.144
uClkCtrl/n271_s2
2.150
2.522
uClkCtrl/autoCnt_2_s0
2.522
=====
HOLD
0.711
2.522
1.811
clk_ibuf
0.000
0.844
cycle_0_s0
1.811
2.144
n98_s2
2.150
2.522
cycle_0_s0
2.522
=====
HOLD
0.712
2.523
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_13_s0
1.811
2.144
uClkCtrl/n260_s2
2.151
2.523
uClkCtrl/autoCnt_13_s0
2.523
=====
HOLD
0.712
2.523
1.811
clk_ibuf
0.000
0.844
cycle_2_s0
1.811
2.144
n22_s2
2.151
2.523
cycle_2_s0
2.523
=====
HOLD
0.714
2.524
1.811
clk_ibuf
0.000
0.844
uPc/pcount_0_s0
1.811
2.144
uPc/n34_s1
2.152
2.524
uPc/pcount_0_s0
2.524
