# UVM_FIFO_TB

This is simple verilog FIFO and verification enviroment using UVM.

1.**Write and read untill FIFO is Full (depth-1)**

![image](https://user-images.githubusercontent.com/18050248/192096099-342e8343-1012-4a13-a185-12a726102fe7.png)


2.**Write till FIFO Full**

![image](https://user-images.githubusercontent.com/18050248/192096500-ce4115cd-bddf-427e-8d24-77ab612cd917.png)


3.**Few Writes and read**

![image](https://user-images.githubusercontent.com/18050248/192096532-d7b706d6-62b8-4c65-9b9c-d535ab89294b.png)



