<stg><name>mmult_hw_wrapped_Pipeline_L1_L2</name>


<trans_list>

<trans id="1375" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ib = alloca i32 1

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ia = alloca i32 1

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten46"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_v, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten46

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %ia

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %ib

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten46_load = load i11 %indvar_flatten46

]]></Node>
<StgValue><ssdm name="indvar_flatten46_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:2 %icmp_ln48 = icmp_eq  i11 %indvar_flatten46_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:3 %add_ln48_1 = add i11 %indvar_flatten46_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln48 = br i1 %icmp_ln48, void %for.inc5.i, void %for.inc101.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc5.i:0 %ib_load = load i6 %ib

]]></Node>
<StgValue><ssdm name="ib_load"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc5.i:1 %ia_load = load i6 %ia

]]></Node>
<StgValue><ssdm name="ia_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc5.i:2 %add_ln48 = add i6 %ia_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc5.i:5 %icmp_ln49 = icmp_eq  i6 %ib_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc5.i:6 %select_ln48 = select i1 %icmp_ln49, i6 0, i6 %ib_load

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc5.i:7 %select_ln48_1 = select i1 %icmp_ln49, i6 %add_ln48, i6 %ia_load

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="6">
<![CDATA[
for.inc5.i:8 %trunc_ln35 = trunc i6 %select_ln48_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc5.i:9 %tmp_2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln35, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:10 %zext_ln35 = zext i10 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:11 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="6">
<![CDATA[
for.inc5.i:106 %ib_cast = zext i6 %select_ln48

]]></Node>
<StgValue><ssdm name="ib_cast"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:111 %b_addr = getelementptr i32 %b, i64 0, i64 %ib_cast

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:210 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:211 %b_load = load i10 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc5.i:467 %add_ln49 = add i6 %select_ln48, i6 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i:468 %store_ln49 = store i11 %add_ln48_1, i11 %indvar_flatten46

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i:469 %store_ln49 = store i6 %select_ln48_1, i6 %ia

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i:470 %store_ln49 = store i6 %add_ln49, i6 %ib

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:12 %or_ln35 = or i10 %tmp_2_cast, i10 1

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:13 %zext_ln35_1 = zext i10 %or_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:14 %a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="6">
<![CDATA[
for.inc5.i:110 %zext_ln35_35 = zext i6 %select_ln48

]]></Node>
<StgValue><ssdm name="zext_ln35_35"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc5.i:112 %add_ln35 = add i7 %zext_ln35_35, i7 32

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="7">
<![CDATA[
for.inc5.i:113 %zext_ln35_36 = zext i7 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_36"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:114 %b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln35_36

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:210 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:211 %b_load = load i10 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:212 %mul_i_i = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:215 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:216 %b_load_1 = load i10 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:15 %or_ln35_1 = or i10 %tmp_2_cast, i10 2

]]></Node>
<StgValue><ssdm name="or_ln35_1"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:16 %zext_ln35_2 = zext i10 %or_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:17 %a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc5.i:115 %tmp_34_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
for.inc5.i:116 %zext_ln35_37 = zext i7 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_37"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:117 %b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:212 %mul_i_i = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:215 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:216 %b_load_1 = load i10 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:217 %mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_i_i_1"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:220 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:221 %b_load_2 = load i10 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:18 %or_ln35_2 = or i10 %tmp_2_cast, i10 3

]]></Node>
<StgValue><ssdm name="or_ln35_2"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:19 %zext_ln35_3 = zext i10 %or_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:20 %a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
for.inc5.i:108 %zext_ln35_33 = zext i6 %select_ln48

]]></Node>
<StgValue><ssdm name="zext_ln35_33"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc5.i:118 %add_ln35_1 = add i8 %zext_ln35_33, i8 96

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="8">
<![CDATA[
for.inc5.i:119 %zext_ln35_38 = zext i8 %add_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_38"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:120 %b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln35_38

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:212 %mul_i_i = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:217 %mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_i_i_1"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:220 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:221 %b_load_2 = load i10 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:222 %mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_i_i_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:225 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:226 %b_load_3 = load i10 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:21 %or_ln35_3 = or i10 %tmp_2_cast, i10 4

]]></Node>
<StgValue><ssdm name="or_ln35_3"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:22 %zext_ln35_4 = zext i10 %or_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:23 %a_addr_4 = getelementptr i32 %a, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc5.i:121 %tmp_35_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="8">
<![CDATA[
for.inc5.i:122 %zext_ln35_39 = zext i8 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_39"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:123 %b_addr_4 = getelementptr i32 %b, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:212 %mul_i_i = fmul i32 %a_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:213 %bitcast_ln174 = bitcast i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc5.i:214 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:217 %mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_i_i_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:222 %mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_i_i_2"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:225 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:226 %b_load_3 = load i10 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:227 %mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_i_i_3"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:230 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:231 %b_load_4 = load i10 %b_addr_4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:24 %or_ln35_4 = or i10 %tmp_2_cast, i10 5

]]></Node>
<StgValue><ssdm name="or_ln35_4"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:25 %zext_ln35_5 = zext i10 %or_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:26 %a_addr_5 = getelementptr i32 %a, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc5.i:124 %add_ln35_2 = add i8 %zext_ln35_33, i8 160

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
for.inc5.i:125 %zext_ln35_40 = zext i8 %add_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_40"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:126 %b_addr_5 = getelementptr i32 %b, i64 0, i64 %zext_ln35_40

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:217 %mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1

]]></Node>
<StgValue><ssdm name="mul_i_i_1"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:218 %bitcast_ln174_1 = bitcast i32 %mul_i_i_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_1"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:219 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:222 %mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_i_i_2"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:227 %mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_i_i_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:230 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:231 %b_load_4 = load i10 %b_addr_4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:232 %mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_i_i_4"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:235 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:236 %b_load_5 = load i10 %b_addr_5

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:27 %or_ln35_5 = or i10 %tmp_2_cast, i10 6

]]></Node>
<StgValue><ssdm name="or_ln35_5"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:28 %zext_ln35_6 = zext i10 %or_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:29 %a_addr_6 = getelementptr i32 %a, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="7">
<![CDATA[
for.inc5.i:127 %sext_ln35 = sext i7 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
for.inc5.i:128 %zext_ln35_41 = zext i8 %sext_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_41"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:129 %b_addr_6 = getelementptr i32 %b, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:222 %mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2

]]></Node>
<StgValue><ssdm name="mul_i_i_2"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:223 %bitcast_ln174_2 = bitcast i32 %mul_i_i_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_2"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:224 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:227 %mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_i_i_3"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:232 %mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_i_i_4"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:235 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:236 %b_load_5 = load i10 %b_addr_5

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:237 %mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_i_i_5"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:240 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:241 %b_load_6 = load i10 %b_addr_6

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:30 %or_ln35_6 = or i10 %tmp_2_cast, i10 7

]]></Node>
<StgValue><ssdm name="or_ln35_6"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:31 %zext_ln35_7 = zext i10 %or_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:32 %a_addr_7 = getelementptr i32 %a, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="6">
<![CDATA[
for.inc5.i:109 %zext_ln35_34 = zext i6 %select_ln48

]]></Node>
<StgValue><ssdm name="zext_ln35_34"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc5.i:130 %add_ln35_3 = add i9 %zext_ln35_34, i9 224

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:131 %zext_ln35_42 = zext i9 %add_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_42"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:132 %b_addr_7 = getelementptr i32 %b, i64 0, i64 %zext_ln35_42

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:227 %mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3

]]></Node>
<StgValue><ssdm name="mul_i_i_3"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:228 %bitcast_ln174_3 = bitcast i32 %mul_i_i_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_3"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:229 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:232 %mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_i_i_4"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:237 %mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_i_i_5"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:240 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:241 %b_load_6 = load i10 %b_addr_6

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:242 %mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_i_i_6"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:245 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:246 %b_load_7 = load i10 %b_addr_7

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:33 %or_ln35_7 = or i10 %tmp_2_cast, i10 8

]]></Node>
<StgValue><ssdm name="or_ln35_7"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:34 %zext_ln35_8 = zext i10 %or_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:35 %a_addr_8 = getelementptr i32 %a, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc5.i:133 %tmp_37_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:134 %zext_ln35_43 = zext i9 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_43"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:135 %b_addr_8 = getelementptr i32 %b, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:232 %mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4

]]></Node>
<StgValue><ssdm name="mul_i_i_4"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:233 %bitcast_ln174_4 = bitcast i32 %mul_i_i_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_4"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:234 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:237 %mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_i_i_5"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:242 %mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_i_i_6"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:245 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:246 %b_load_7 = load i10 %b_addr_7

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:247 %mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_i_i_7"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:250 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:251 %b_load_8 = load i10 %b_addr_8

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:36 %or_ln35_8 = or i10 %tmp_2_cast, i10 9

]]></Node>
<StgValue><ssdm name="or_ln35_8"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:37 %zext_ln35_9 = zext i10 %or_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:38 %a_addr_9 = getelementptr i32 %a, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc5.i:136 %add_ln35_4 = add i9 %zext_ln35_34, i9 288

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:137 %zext_ln35_44 = zext i9 %add_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_44"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:138 %b_addr_9 = getelementptr i32 %b, i64 0, i64 %zext_ln35_44

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:237 %mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5

]]></Node>
<StgValue><ssdm name="mul_i_i_5"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:238 %bitcast_ln174_5 = bitcast i32 %mul_i_i_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_5"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:239 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:242 %mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_i_i_6"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:247 %mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_i_i_7"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:250 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:251 %b_load_8 = load i10 %b_addr_8

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:252 %mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_i_i_8"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:255 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:256 %b_load_9 = load i10 %b_addr_9

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:39 %or_ln35_9 = or i10 %tmp_2_cast, i10 10

]]></Node>
<StgValue><ssdm name="or_ln35_9"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:40 %zext_ln35_10 = zext i10 %or_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:41 %a_addr_10 = getelementptr i32 %a, i64 0, i64 %zext_ln35_10

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc5.i:139 %tmp_38_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:140 %zext_ln35_45 = zext i9 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_45"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:141 %b_addr_10 = getelementptr i32 %b, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:242 %mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6

]]></Node>
<StgValue><ssdm name="mul_i_i_6"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:243 %bitcast_ln174_6 = bitcast i32 %mul_i_i_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_6"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:244 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:247 %mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_i_i_7"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:252 %mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_i_i_8"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:255 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:256 %b_load_9 = load i10 %b_addr_9

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:257 %mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_i_i_9"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:260 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:261 %b_load_10 = load i10 %b_addr_10

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:42 %or_ln35_10 = or i10 %tmp_2_cast, i10 11

]]></Node>
<StgValue><ssdm name="or_ln35_10"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:43 %zext_ln35_11 = zext i10 %or_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:44 %a_addr_11 = getelementptr i32 %a, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc5.i:142 %add_ln35_5 = add i9 %zext_ln35_34, i9 352

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:143 %zext_ln35_46 = zext i9 %add_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_46"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:144 %b_addr_11 = getelementptr i32 %b, i64 0, i64 %zext_ln35_46

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:247 %mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7

]]></Node>
<StgValue><ssdm name="mul_i_i_7"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:248 %bitcast_ln174_7 = bitcast i32 %mul_i_i_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_7"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:249 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:252 %mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_i_i_8"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:257 %mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_i_i_9"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:260 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:261 %b_load_10 = load i10 %b_addr_10

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:262 %mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_i_i_s"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:265 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:266 %b_load_11 = load i10 %b_addr_11

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:45 %or_ln35_11 = or i10 %tmp_2_cast, i10 12

]]></Node>
<StgValue><ssdm name="or_ln35_11"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:46 %zext_ln35_12 = zext i10 %or_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_12"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:47 %a_addr_12 = getelementptr i32 %a, i64 0, i64 %zext_ln35_12

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="8">
<![CDATA[
for.inc5.i:145 %sext_ln35_1 = sext i8 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:146 %zext_ln35_47 = zext i9 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_47"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:147 %b_addr_12 = getelementptr i32 %b, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:252 %mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8

]]></Node>
<StgValue><ssdm name="mul_i_i_8"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:253 %bitcast_ln174_8 = bitcast i32 %mul_i_i_8

]]></Node>
<StgValue><ssdm name="bitcast_ln174_8"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:254 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:257 %mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_i_i_9"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:262 %mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_i_i_s"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:265 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:266 %b_load_11 = load i10 %b_addr_11

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:267 %mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_i_i_10"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:270 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:271 %b_load_12 = load i10 %b_addr_12

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:48 %or_ln35_12 = or i10 %tmp_2_cast, i10 13

]]></Node>
<StgValue><ssdm name="or_ln35_12"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:49 %zext_ln35_13 = zext i10 %or_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln35_13"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:50 %a_addr_13 = getelementptr i32 %a, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8">
<![CDATA[
for.inc5.i:148 %sext_ln35_2 = sext i8 %add_ln35_2

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:149 %zext_ln35_48 = zext i9 %sext_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_48"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:150 %b_addr_13 = getelementptr i32 %b, i64 0, i64 %zext_ln35_48

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:257 %mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9

]]></Node>
<StgValue><ssdm name="mul_i_i_9"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:258 %bitcast_ln174_9 = bitcast i32 %mul_i_i_9

]]></Node>
<StgValue><ssdm name="bitcast_ln174_9"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:259 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:262 %mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_i_i_s"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:267 %mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_i_i_10"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:270 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:271 %b_load_12 = load i10 %b_addr_12

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:272 %mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_i_i_11"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:275 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:276 %b_load_13 = load i10 %b_addr_13

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:51 %or_ln35_13 = or i10 %tmp_2_cast, i10 14

]]></Node>
<StgValue><ssdm name="or_ln35_13"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:52 %zext_ln35_14 = zext i10 %or_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln35_14"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:53 %a_addr_14 = getelementptr i32 %a, i64 0, i64 %zext_ln35_14

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="7">
<![CDATA[
for.inc5.i:151 %sext_ln35_3 = sext i7 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="sext_ln35_3"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
for.inc5.i:152 %zext_ln35_49 = zext i9 %sext_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_49"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:153 %b_addr_14 = getelementptr i32 %b, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:262 %mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10

]]></Node>
<StgValue><ssdm name="mul_i_i_s"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:263 %bitcast_ln174_10 = bitcast i32 %mul_i_i_s

]]></Node>
<StgValue><ssdm name="bitcast_ln174_10"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:264 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:267 %mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_i_i_10"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:272 %mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_i_i_11"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:275 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:276 %b_load_13 = load i10 %b_addr_13

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:277 %mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_i_i_12"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:280 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:281 %b_load_14 = load i10 %b_addr_14

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:54 %or_ln35_14 = or i10 %tmp_2_cast, i10 15

]]></Node>
<StgValue><ssdm name="or_ln35_14"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:55 %zext_ln35_15 = zext i10 %or_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln35_15"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:56 %a_addr_15 = getelementptr i32 %a, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="6">
<![CDATA[
for.inc5.i:107 %zext_ln35_32 = zext i6 %select_ln48

]]></Node>
<StgValue><ssdm name="zext_ln35_32"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:154 %add_ln35_6 = add i10 %zext_ln35_32, i10 480

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:155 %zext_ln35_50 = zext i10 %add_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_50"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:156 %b_addr_15 = getelementptr i32 %b, i64 0, i64 %zext_ln35_50

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:267 %mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11

]]></Node>
<StgValue><ssdm name="mul_i_i_10"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:268 %bitcast_ln174_11 = bitcast i32 %mul_i_i_10

]]></Node>
<StgValue><ssdm name="bitcast_ln174_11"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:269 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:272 %mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_i_i_11"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:277 %mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_i_i_12"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:280 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:281 %b_load_14 = load i10 %b_addr_14

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:282 %mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_i_i_13"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:285 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:286 %b_load_15 = load i10 %b_addr_15

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:57 %or_ln35_15 = or i10 %tmp_2_cast, i10 16

]]></Node>
<StgValue><ssdm name="or_ln35_15"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:58 %zext_ln35_16 = zext i10 %or_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln35_16"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:59 %a_addr_16 = getelementptr i32 %a, i64 0, i64 %zext_ln35_16

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc5.i:157 %tmp_41_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:158 %zext_ln35_51 = zext i10 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_51"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:159 %b_addr_16 = getelementptr i32 %b, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:272 %mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12

]]></Node>
<StgValue><ssdm name="mul_i_i_11"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:273 %bitcast_ln174_12 = bitcast i32 %mul_i_i_11

]]></Node>
<StgValue><ssdm name="bitcast_ln174_12"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:274 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:277 %mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_i_i_12"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:282 %mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_i_i_13"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:285 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:286 %b_load_15 = load i10 %b_addr_15

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:287 %mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_i_i_14"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:290 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:291 %b_load_16 = load i10 %b_addr_16

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:60 %or_ln35_16 = or i10 %tmp_2_cast, i10 17

]]></Node>
<StgValue><ssdm name="or_ln35_16"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:61 %zext_ln35_17 = zext i10 %or_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln35_17"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:62 %a_addr_17 = getelementptr i32 %a, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:160 %add_ln35_7 = add i10 %zext_ln35_32, i10 544

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:161 %zext_ln35_52 = zext i10 %add_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_52"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:162 %b_addr_17 = getelementptr i32 %b, i64 0, i64 %zext_ln35_52

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:277 %mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13

]]></Node>
<StgValue><ssdm name="mul_i_i_12"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:278 %bitcast_ln174_13 = bitcast i32 %mul_i_i_12

]]></Node>
<StgValue><ssdm name="bitcast_ln174_13"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:279 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:282 %mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_i_i_13"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:287 %mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_i_i_14"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:290 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:291 %b_load_16 = load i10 %b_addr_16

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:292 %mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_i_i_15"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:295 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:296 %b_load_17 = load i10 %b_addr_17

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="496" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:63 %or_ln35_17 = or i10 %tmp_2_cast, i10 18

]]></Node>
<StgValue><ssdm name="or_ln35_17"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:64 %zext_ln35_18 = zext i10 %or_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln35_18"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:65 %a_addr_18 = getelementptr i32 %a, i64 0, i64 %zext_ln35_18

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc5.i:163 %tmp_42_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:164 %zext_ln35_53 = zext i10 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_53"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:165 %b_addr_18 = getelementptr i32 %b, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:282 %mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14

]]></Node>
<StgValue><ssdm name="mul_i_i_13"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:283 %bitcast_ln174_14 = bitcast i32 %mul_i_i_13

]]></Node>
<StgValue><ssdm name="bitcast_ln174_14"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:284 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:287 %mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_i_i_14"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:292 %mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_i_i_15"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:295 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:296 %b_load_17 = load i10 %b_addr_17

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:297 %mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_i_i_16"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:300 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:301 %b_load_18 = load i10 %b_addr_18

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:66 %or_ln35_18 = or i10 %tmp_2_cast, i10 19

]]></Node>
<StgValue><ssdm name="or_ln35_18"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:67 %zext_ln35_19 = zext i10 %or_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln35_19"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:68 %a_addr_19 = getelementptr i32 %a, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:166 %add_ln35_8 = add i10 %zext_ln35_32, i10 608

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:167 %zext_ln35_54 = zext i10 %add_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_54"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:168 %b_addr_19 = getelementptr i32 %b, i64 0, i64 %zext_ln35_54

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:287 %mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15

]]></Node>
<StgValue><ssdm name="mul_i_i_14"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:288 %bitcast_ln174_15 = bitcast i32 %mul_i_i_14

]]></Node>
<StgValue><ssdm name="bitcast_ln174_15"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:289 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:292 %mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_i_i_15"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:297 %mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_i_i_16"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:300 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:301 %b_load_18 = load i10 %b_addr_18

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:302 %mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_i_i_17"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:305 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:306 %b_load_19 = load i10 %b_addr_19

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:69 %or_ln35_19 = or i10 %tmp_2_cast, i10 20

]]></Node>
<StgValue><ssdm name="or_ln35_19"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:70 %zext_ln35_20 = zext i10 %or_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln35_20"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:71 %a_addr_20 = getelementptr i32 %a, i64 0, i64 %zext_ln35_20

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc5.i:169 %tmp_43_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:170 %zext_ln35_55 = zext i10 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_55"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:171 %b_addr_20 = getelementptr i32 %b, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="b_addr_20"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:292 %mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16

]]></Node>
<StgValue><ssdm name="mul_i_i_15"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:293 %bitcast_ln174_16 = bitcast i32 %mul_i_i_15

]]></Node>
<StgValue><ssdm name="bitcast_ln174_16"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:294 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_16

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:297 %mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_i_i_16"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:302 %mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_i_i_17"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:305 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:306 %b_load_19 = load i10 %b_addr_19

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:307 %mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_i_i_18"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:310 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:311 %b_load_20 = load i10 %b_addr_20

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:72 %or_ln35_20 = or i10 %tmp_2_cast, i10 21

]]></Node>
<StgValue><ssdm name="or_ln35_20"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:73 %zext_ln35_21 = zext i10 %or_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln35_21"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:74 %a_addr_21 = getelementptr i32 %a, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:172 %add_ln35_9 = add i10 %zext_ln35_32, i10 672

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:173 %zext_ln35_56 = zext i10 %add_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_56"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:174 %b_addr_21 = getelementptr i32 %b, i64 0, i64 %zext_ln35_56

]]></Node>
<StgValue><ssdm name="b_addr_21"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:297 %mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17

]]></Node>
<StgValue><ssdm name="mul_i_i_16"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:298 %bitcast_ln174_17 = bitcast i32 %mul_i_i_16

]]></Node>
<StgValue><ssdm name="bitcast_ln174_17"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:299 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_17

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:302 %mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_i_i_17"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:307 %mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_i_i_18"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:310 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:311 %b_load_20 = load i10 %b_addr_20

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:312 %mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i_19"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:315 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:316 %b_load_21 = load i10 %b_addr_21

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:75 %or_ln35_21 = or i10 %tmp_2_cast, i10 22

]]></Node>
<StgValue><ssdm name="or_ln35_21"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:76 %zext_ln35_22 = zext i10 %or_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln35_22"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:77 %a_addr_22 = getelementptr i32 %a, i64 0, i64 %zext_ln35_22

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc5.i:175 %tmp_44_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:176 %zext_ln35_57 = zext i10 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="zext_ln35_57"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:177 %b_addr_22 = getelementptr i32 %b, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="b_addr_22"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:302 %mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18

]]></Node>
<StgValue><ssdm name="mul_i_i_17"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:303 %bitcast_ln174_18 = bitcast i32 %mul_i_i_17

]]></Node>
<StgValue><ssdm name="bitcast_ln174_18"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:304 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_18

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:307 %mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_i_i_18"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:312 %mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i_19"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:315 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:316 %b_load_21 = load i10 %b_addr_21

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:317 %mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_i_i_20"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:320 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:321 %b_load_22 = load i10 %b_addr_22

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:78 %or_ln35_22 = or i10 %tmp_2_cast, i10 23

]]></Node>
<StgValue><ssdm name="or_ln35_22"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:79 %zext_ln35_23 = zext i10 %or_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln35_23"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:80 %a_addr_23 = getelementptr i32 %a, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:178 %add_ln35_10 = add i10 %zext_ln35_32, i10 736

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:179 %zext_ln35_58 = zext i10 %add_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_58"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:180 %b_addr_23 = getelementptr i32 %b, i64 0, i64 %zext_ln35_58

]]></Node>
<StgValue><ssdm name="b_addr_23"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:307 %mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19

]]></Node>
<StgValue><ssdm name="mul_i_i_18"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:308 %bitcast_ln174_19 = bitcast i32 %mul_i_i_18

]]></Node>
<StgValue><ssdm name="bitcast_ln174_19"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:309 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_19

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:312 %mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i_19"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:317 %mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_i_i_20"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:320 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:321 %b_load_22 = load i10 %b_addr_22

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:322 %mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_i_i_21"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:325 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:326 %b_load_23 = load i10 %b_addr_23

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:81 %or_ln35_23 = or i10 %tmp_2_cast, i10 24

]]></Node>
<StgValue><ssdm name="or_ln35_23"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:82 %zext_ln35_24 = zext i10 %or_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln35_24"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:83 %a_addr_24 = getelementptr i32 %a, i64 0, i64 %zext_ln35_24

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="9">
<![CDATA[
for.inc5.i:181 %sext_ln35_4 = sext i9 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="sext_ln35_4"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:182 %zext_ln35_59 = zext i10 %sext_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_59"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:183 %b_addr_24 = getelementptr i32 %b, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="b_addr_24"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:312 %mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i_19"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:313 %bitcast_ln174_20 = bitcast i32 %mul_i_i_19

]]></Node>
<StgValue><ssdm name="bitcast_ln174_20"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:314 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_20

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:317 %mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_i_i_20"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:322 %mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_i_i_21"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:325 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:326 %b_load_23 = load i10 %b_addr_23

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:327 %mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_i_i_22"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:330 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:331 %b_load_24 = load i10 %b_addr_24

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="608" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:84 %or_ln35_24 = or i10 %tmp_2_cast, i10 25

]]></Node>
<StgValue><ssdm name="or_ln35_24"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:85 %zext_ln35_25 = zext i10 %or_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln35_25"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:86 %a_addr_25 = getelementptr i32 %a, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="9">
<![CDATA[
for.inc5.i:184 %sext_ln35_5 = sext i9 %add_ln35_4

]]></Node>
<StgValue><ssdm name="sext_ln35_5"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:185 %zext_ln35_60 = zext i10 %sext_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_60"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:186 %b_addr_25 = getelementptr i32 %b, i64 0, i64 %zext_ln35_60

]]></Node>
<StgValue><ssdm name="b_addr_25"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:317 %mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21

]]></Node>
<StgValue><ssdm name="mul_i_i_20"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:318 %bitcast_ln174_21 = bitcast i32 %mul_i_i_20

]]></Node>
<StgValue><ssdm name="bitcast_ln174_21"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:319 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_21

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:322 %mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_i_i_21"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:327 %mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_i_i_22"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:330 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:331 %b_load_24 = load i10 %b_addr_24

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:332 %mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_i_i_23"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:335 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:336 %b_load_25 = load i10 %b_addr_25

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:87 %or_ln35_25 = or i10 %tmp_2_cast, i10 26

]]></Node>
<StgValue><ssdm name="or_ln35_25"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:88 %zext_ln35_26 = zext i10 %or_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln35_26"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:89 %a_addr_26 = getelementptr i32 %a, i64 0, i64 %zext_ln35_26

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="9">
<![CDATA[
for.inc5.i:187 %sext_ln35_6 = sext i9 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="sext_ln35_6"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:188 %zext_ln35_61 = zext i10 %sext_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_61"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:189 %b_addr_26 = getelementptr i32 %b, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="b_addr_26"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:322 %mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22

]]></Node>
<StgValue><ssdm name="mul_i_i_21"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:323 %bitcast_ln174_22 = bitcast i32 %mul_i_i_21

]]></Node>
<StgValue><ssdm name="bitcast_ln174_22"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:324 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_22

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:327 %mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_i_i_22"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:332 %mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_i_i_23"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:335 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:336 %b_load_25 = load i10 %b_addr_25

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:337 %mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_i_i_24"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:340 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:341 %b_load_26 = load i10 %b_addr_26

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:90 %or_ln35_26 = or i10 %tmp_2_cast, i10 27

]]></Node>
<StgValue><ssdm name="or_ln35_26"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:91 %zext_ln35_27 = zext i10 %or_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln35_27"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:92 %a_addr_27 = getelementptr i32 %a, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="9">
<![CDATA[
for.inc5.i:190 %sext_ln35_7 = sext i9 %add_ln35_5

]]></Node>
<StgValue><ssdm name="sext_ln35_7"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:191 %zext_ln35_62 = zext i10 %sext_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_62"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:192 %b_addr_27 = getelementptr i32 %b, i64 0, i64 %zext_ln35_62

]]></Node>
<StgValue><ssdm name="b_addr_27"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:327 %mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23

]]></Node>
<StgValue><ssdm name="mul_i_i_22"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:328 %bitcast_ln174_23 = bitcast i32 %mul_i_i_22

]]></Node>
<StgValue><ssdm name="bitcast_ln174_23"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:329 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_23

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:332 %mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_i_i_23"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:337 %mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_i_i_24"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:340 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:341 %b_load_26 = load i10 %b_addr_26

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:342 %mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_i_i_25"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:345 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:346 %b_load_27 = load i10 %b_addr_27

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:93 %or_ln35_27 = or i10 %tmp_2_cast, i10 28

]]></Node>
<StgValue><ssdm name="or_ln35_27"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:94 %zext_ln35_28 = zext i10 %or_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln35_28"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:95 %a_addr_28 = getelementptr i32 %a, i64 0, i64 %zext_ln35_28

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="8">
<![CDATA[
for.inc5.i:193 %sext_ln35_8 = sext i8 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="sext_ln35_8"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:194 %zext_ln35_63 = zext i10 %sext_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_63"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:195 %b_addr_28 = getelementptr i32 %b, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="b_addr_28"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:332 %mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24

]]></Node>
<StgValue><ssdm name="mul_i_i_23"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:333 %bitcast_ln174_24 = bitcast i32 %mul_i_i_23

]]></Node>
<StgValue><ssdm name="bitcast_ln174_24"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:334 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_24

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:337 %mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_i_i_24"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:342 %mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_i_i_25"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:345 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:346 %b_load_27 = load i10 %b_addr_27

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:347 %mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_i_i_26"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:350 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:351 %b_load_28 = load i10 %b_addr_28

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="672" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:96 %or_ln35_28 = or i10 %tmp_2_cast, i10 29

]]></Node>
<StgValue><ssdm name="or_ln35_28"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:97 %zext_ln35_29 = zext i10 %or_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln35_29"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:98 %a_addr_29 = getelementptr i32 %a, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="8">
<![CDATA[
for.inc5.i:196 %sext_ln35_9 = sext i8 %add_ln35_2

]]></Node>
<StgValue><ssdm name="sext_ln35_9"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:197 %zext_ln35_64 = zext i10 %sext_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_64"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:198 %b_addr_29 = getelementptr i32 %b, i64 0, i64 %zext_ln35_64

]]></Node>
<StgValue><ssdm name="b_addr_29"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:337 %mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25

]]></Node>
<StgValue><ssdm name="mul_i_i_24"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:338 %bitcast_ln174_25 = bitcast i32 %mul_i_i_24

]]></Node>
<StgValue><ssdm name="bitcast_ln174_25"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:339 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_25

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:342 %mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_i_i_25"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:347 %mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_i_i_26"/></StgValue>
</operation>

<operation id="683" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:350 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="684" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:351 %b_load_28 = load i10 %b_addr_28

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="685" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:352 %mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_i_i_27"/></StgValue>
</operation>

<operation id="686" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:355 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="687" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:356 %b_load_29 = load i10 %b_addr_29

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="688" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:99 %or_ln35_29 = or i10 %tmp_2_cast, i10 30

]]></Node>
<StgValue><ssdm name="or_ln35_29"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:100 %zext_ln35_30 = zext i10 %or_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln35_30"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:101 %a_addr_30 = getelementptr i32 %a, i64 0, i64 %zext_ln35_30

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="7">
<![CDATA[
for.inc5.i:199 %sext_ln35_10 = sext i7 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="sext_ln35_10"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:200 %zext_ln35_65 = zext i10 %sext_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_65"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:201 %b_addr_30 = getelementptr i32 %b, i64 0, i64 %zext_ln35_65

]]></Node>
<StgValue><ssdm name="b_addr_30"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:342 %mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26

]]></Node>
<StgValue><ssdm name="mul_i_i_25"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:343 %bitcast_ln174_26 = bitcast i32 %mul_i_i_25

]]></Node>
<StgValue><ssdm name="bitcast_ln174_26"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:344 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_26

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:347 %mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_i_i_26"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:352 %mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_i_i_27"/></StgValue>
</operation>

<operation id="699" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:355 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="700" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:356 %b_load_29 = load i10 %b_addr_29

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="701" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:357 %mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_i_i_28"/></StgValue>
</operation>

<operation id="702" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:360 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="703" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:361 %b_load_30 = load i10 %b_addr_30

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="704" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:102 %or_ln35_30 = or i10 %tmp_2_cast, i10 31

]]></Node>
<StgValue><ssdm name="or_ln35_30"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:103 %zext_ln35_31 = zext i10 %or_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln35_31"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:104 %a_addr_31 = getelementptr i32 %a, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc5.i:202 %xor_ln35 = xor i6 %select_ln48, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="6">
<![CDATA[
for.inc5.i:203 %sext_ln35_11 = sext i6 %xor_ln35

]]></Node>
<StgValue><ssdm name="sext_ln35_11"/></StgValue>
</operation>

<operation id="709" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:204 %zext_ln35_66 = zext i10 %sext_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_66"/></StgValue>
</operation>

<operation id="710" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:205 %b_addr_31 = getelementptr i32 %b, i64 0, i64 %zext_ln35_66

]]></Node>
<StgValue><ssdm name="b_addr_31"/></StgValue>
</operation>

<operation id="711" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5.i:206 %add_ln41 = add i10 %tmp_2_cast, i10 %zext_ln35_32

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="712" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:347 %mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27

]]></Node>
<StgValue><ssdm name="mul_i_i_26"/></StgValue>
</operation>

<operation id="713" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:348 %bitcast_ln174_27 = bitcast i32 %mul_i_i_26

]]></Node>
<StgValue><ssdm name="bitcast_ln174_27"/></StgValue>
</operation>

<operation id="714" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:349 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_27

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:352 %mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_i_i_27"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:357 %mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_i_i_28"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:360 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:361 %b_load_30 = load i10 %b_addr_30

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:362 %mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_i_i_29"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:365 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:366 %b_load_31 = load i10 %b_addr_31

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="722" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:352 %mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28

]]></Node>
<StgValue><ssdm name="mul_i_i_27"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:353 %bitcast_ln174_28 = bitcast i32 %mul_i_i_27

]]></Node>
<StgValue><ssdm name="bitcast_ln174_28"/></StgValue>
</operation>

<operation id="724" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:354 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_28

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="725" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:357 %mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_i_i_28"/></StgValue>
</operation>

<operation id="726" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:362 %mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_i_i_29"/></StgValue>
</operation>

<operation id="727" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:365 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="728" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="10">
<![CDATA[
for.inc5.i:366 %b_load_31 = load i10 %b_addr_31

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="729" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:367 %mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_i_i_30"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="730" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:357 %mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29

]]></Node>
<StgValue><ssdm name="mul_i_i_28"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:358 %bitcast_ln174_29 = bitcast i32 %mul_i_i_28

]]></Node>
<StgValue><ssdm name="bitcast_ln174_29"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:359 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_29

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="733" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:362 %mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_i_i_29"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:367 %mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_i_i_30"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="735" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:362 %mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30

]]></Node>
<StgValue><ssdm name="mul_i_i_29"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:363 %bitcast_ln174_30 = bitcast i32 %mul_i_i_29

]]></Node>
<StgValue><ssdm name="bitcast_ln174_30"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:364 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_30

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:367 %mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_i_i_30"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="739" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:367 %mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31

]]></Node>
<StgValue><ssdm name="mul_i_i_30"/></StgValue>
</operation>

<operation id="740" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:368 %bitcast_ln174_31 = bitcast i32 %mul_i_i_30

]]></Node>
<StgValue><ssdm name="bitcast_ln174_31"/></StgValue>
</operation>

<operation id="741" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc5.i:369 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_31

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="742" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:370 %sum_v_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="743" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:371 %bitcast_ln145 = bitcast i32 %sum_v_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="744" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:372 %p_sum_1 = fadd i32 %bitcast_ln145, i32 0

]]></Node>
<StgValue><ssdm name="p_sum_1"/></StgValue>
</operation>

<operation id="745" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:373 %sum_v_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="746" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:372 %p_sum_1 = fadd i32 %bitcast_ln145, i32 0

]]></Node>
<StgValue><ssdm name="p_sum_1"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:376 %sum_v_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="748" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:372 %p_sum_1 = fadd i32 %bitcast_ln145, i32 0

]]></Node>
<StgValue><ssdm name="p_sum_1"/></StgValue>
</operation>

<operation id="749" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:379 %sum_v_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="750" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:372 %p_sum_1 = fadd i32 %bitcast_ln145, i32 0

]]></Node>
<StgValue><ssdm name="p_sum_1"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:382 %sum_v_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="752" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:372 %p_sum_1 = fadd i32 %bitcast_ln145, i32 0

]]></Node>
<StgValue><ssdm name="p_sum_1"/></StgValue>
</operation>

<operation id="753" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:385 %sum_v_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="754" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:374 %bitcast_ln145_1 = bitcast i32 %sum_v_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln145_1"/></StgValue>
</operation>

<operation id="755" st_id="43" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:375 %p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="p_sum_1_1"/></StgValue>
</operation>

<operation id="756" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:388 %sum_v_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="757" st_id="44" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:375 %p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="p_sum_1_1"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:391 %sum_v_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="759" st_id="45" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:375 %p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="p_sum_1_1"/></StgValue>
</operation>

<operation id="760" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:394 %sum_v_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="761" st_id="46" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:375 %p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="p_sum_1_1"/></StgValue>
</operation>

<operation id="762" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:397 %sum_v_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="763" st_id="47" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:375 %p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="p_sum_1_1"/></StgValue>
</operation>

<operation id="764" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:400 %sum_v_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_10"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="765" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:377 %bitcast_ln145_2 = bitcast i32 %sum_v_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_2"/></StgValue>
</operation>

<operation id="766" st_id="48" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:378 %p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="p_sum_1_2"/></StgValue>
</operation>

<operation id="767" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:403 %sum_v_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="768" st_id="49" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:378 %p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="p_sum_1_2"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:406 %sum_v_read_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_12"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="770" st_id="50" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:378 %p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="p_sum_1_2"/></StgValue>
</operation>

<operation id="771" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:409 %sum_v_read_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="772" st_id="51" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:378 %p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="p_sum_1_2"/></StgValue>
</operation>

<operation id="773" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:412 %sum_v_read_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_14"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="774" st_id="52" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:378 %p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="p_sum_1_2"/></StgValue>
</operation>

<operation id="775" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:415 %sum_v_read_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_15"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="776" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:380 %bitcast_ln145_3 = bitcast i32 %sum_v_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln145_3"/></StgValue>
</operation>

<operation id="777" st_id="53" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:381 %p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="p_sum_1_3"/></StgValue>
</operation>

<operation id="778" st_id="53" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:418 %sum_v_read_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_16"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="779" st_id="54" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:381 %p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="p_sum_1_3"/></StgValue>
</operation>

<operation id="780" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:421 %sum_v_read_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_17"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="781" st_id="55" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:381 %p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="p_sum_1_3"/></StgValue>
</operation>

<operation id="782" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:424 %sum_v_read_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_18"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="783" st_id="56" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:381 %p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="p_sum_1_3"/></StgValue>
</operation>

<operation id="784" st_id="56" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:427 %sum_v_read_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_19"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="785" st_id="57" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:381 %p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="p_sum_1_3"/></StgValue>
</operation>

<operation id="786" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:430 %sum_v_read_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_20"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="787" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:383 %bitcast_ln145_4 = bitcast i32 %sum_v_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln145_4"/></StgValue>
</operation>

<operation id="788" st_id="58" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:384 %p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="p_sum_1_4"/></StgValue>
</operation>

<operation id="789" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:433 %sum_v_read_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_21"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="790" st_id="59" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:384 %p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="p_sum_1_4"/></StgValue>
</operation>

<operation id="791" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:436 %sum_v_read_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="792" st_id="60" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:384 %p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="p_sum_1_4"/></StgValue>
</operation>

<operation id="793" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:439 %sum_v_read_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_23"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="794" st_id="61" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:384 %p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="p_sum_1_4"/></StgValue>
</operation>

<operation id="795" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:442 %sum_v_read_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_24"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="796" st_id="62" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:384 %p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="p_sum_1_4"/></StgValue>
</operation>

<operation id="797" st_id="62" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:445 %sum_v_read_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_25"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="798" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:386 %bitcast_ln145_5 = bitcast i32 %sum_v_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln145_5"/></StgValue>
</operation>

<operation id="799" st_id="63" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:387 %p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="p_sum_1_5"/></StgValue>
</operation>

<operation id="800" st_id="63" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:448 %sum_v_read_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_26"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="801" st_id="64" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:387 %p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="p_sum_1_5"/></StgValue>
</operation>

<operation id="802" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:451 %sum_v_read_27 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_27"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="803" st_id="65" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:387 %p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="p_sum_1_5"/></StgValue>
</operation>

<operation id="804" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:454 %sum_v_read_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_28"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="805" st_id="66" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:387 %p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="p_sum_1_5"/></StgValue>
</operation>

<operation id="806" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:457 %sum_v_read_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_29"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="807" st_id="67" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:387 %p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="p_sum_1_5"/></StgValue>
</operation>

<operation id="808" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:460 %sum_v_read_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_30"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="809" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:389 %bitcast_ln145_6 = bitcast i32 %sum_v_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln145_6"/></StgValue>
</operation>

<operation id="810" st_id="68" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:390 %p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="p_sum_1_6"/></StgValue>
</operation>

<operation id="811" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc5.i:463 %sum_v_read_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v

]]></Node>
<StgValue><ssdm name="sum_v_read_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="812" st_id="69" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:390 %p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="p_sum_1_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="813" st_id="70" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:390 %p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="p_sum_1_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="814" st_id="71" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:390 %p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="p_sum_1_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="815" st_id="72" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:390 %p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="p_sum_1_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="816" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:392 %bitcast_ln145_7 = bitcast i32 %sum_v_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln145_7"/></StgValue>
</operation>

<operation id="817" st_id="73" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:393 %p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="p_sum_1_7"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="818" st_id="74" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:393 %p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="p_sum_1_7"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="819" st_id="75" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:393 %p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="p_sum_1_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="820" st_id="76" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:393 %p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="p_sum_1_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="821" st_id="77" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:393 %p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="p_sum_1_7"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="822" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:395 %bitcast_ln145_8 = bitcast i32 %sum_v_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln145_8"/></StgValue>
</operation>

<operation id="823" st_id="78" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:396 %p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="p_sum_1_8"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="824" st_id="79" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:396 %p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="p_sum_1_8"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="825" st_id="80" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:396 %p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="p_sum_1_8"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="826" st_id="81" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:396 %p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="p_sum_1_8"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="827" st_id="82" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:396 %p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8

]]></Node>
<StgValue><ssdm name="p_sum_1_8"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="828" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:398 %bitcast_ln145_9 = bitcast i32 %sum_v_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln145_9"/></StgValue>
</operation>

<operation id="829" st_id="83" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:399 %p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="p_sum_1_9"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="830" st_id="84" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:399 %p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="p_sum_1_9"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="831" st_id="85" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:399 %p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="p_sum_1_9"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="832" st_id="86" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:399 %p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="p_sum_1_9"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="833" st_id="87" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:399 %p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9

]]></Node>
<StgValue><ssdm name="p_sum_1_9"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="834" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:401 %bitcast_ln145_10 = bitcast i32 %sum_v_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln145_10"/></StgValue>
</operation>

<operation id="835" st_id="88" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:402 %p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10

]]></Node>
<StgValue><ssdm name="p_sum_1_s"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="836" st_id="89" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:402 %p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10

]]></Node>
<StgValue><ssdm name="p_sum_1_s"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="837" st_id="90" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:402 %p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10

]]></Node>
<StgValue><ssdm name="p_sum_1_s"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="838" st_id="91" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:402 %p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10

]]></Node>
<StgValue><ssdm name="p_sum_1_s"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="839" st_id="92" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:402 %p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10

]]></Node>
<StgValue><ssdm name="p_sum_1_s"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="840" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:404 %bitcast_ln145_11 = bitcast i32 %sum_v_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln145_11"/></StgValue>
</operation>

<operation id="841" st_id="93" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:405 %p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11

]]></Node>
<StgValue><ssdm name="p_sum_1_10"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="842" st_id="94" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:405 %p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11

]]></Node>
<StgValue><ssdm name="p_sum_1_10"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="843" st_id="95" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:405 %p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11

]]></Node>
<StgValue><ssdm name="p_sum_1_10"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="844" st_id="96" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:405 %p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11

]]></Node>
<StgValue><ssdm name="p_sum_1_10"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="845" st_id="97" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:405 %p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11

]]></Node>
<StgValue><ssdm name="p_sum_1_10"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="846" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:407 %bitcast_ln145_12 = bitcast i32 %sum_v_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln145_12"/></StgValue>
</operation>

<operation id="847" st_id="98" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:408 %p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12

]]></Node>
<StgValue><ssdm name="p_sum_1_11"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="848" st_id="99" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:408 %p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12

]]></Node>
<StgValue><ssdm name="p_sum_1_11"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="849" st_id="100" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:408 %p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12

]]></Node>
<StgValue><ssdm name="p_sum_1_11"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="850" st_id="101" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:408 %p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12

]]></Node>
<StgValue><ssdm name="p_sum_1_11"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="851" st_id="102" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:408 %p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12

]]></Node>
<StgValue><ssdm name="p_sum_1_11"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="852" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:410 %bitcast_ln145_13 = bitcast i32 %sum_v_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln145_13"/></StgValue>
</operation>

<operation id="853" st_id="103" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:411 %p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13

]]></Node>
<StgValue><ssdm name="p_sum_1_12"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="854" st_id="104" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:411 %p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13

]]></Node>
<StgValue><ssdm name="p_sum_1_12"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="855" st_id="105" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:411 %p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13

]]></Node>
<StgValue><ssdm name="p_sum_1_12"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="856" st_id="106" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:411 %p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13

]]></Node>
<StgValue><ssdm name="p_sum_1_12"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="857" st_id="107" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:411 %p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13

]]></Node>
<StgValue><ssdm name="p_sum_1_12"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="858" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:413 %bitcast_ln145_14 = bitcast i32 %sum_v_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln145_14"/></StgValue>
</operation>

<operation id="859" st_id="108" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:414 %p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14

]]></Node>
<StgValue><ssdm name="p_sum_1_13"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="860" st_id="109" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:414 %p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14

]]></Node>
<StgValue><ssdm name="p_sum_1_13"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="861" st_id="110" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:414 %p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14

]]></Node>
<StgValue><ssdm name="p_sum_1_13"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="862" st_id="111" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:414 %p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14

]]></Node>
<StgValue><ssdm name="p_sum_1_13"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="863" st_id="112" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:414 %p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14

]]></Node>
<StgValue><ssdm name="p_sum_1_13"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="864" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:416 %bitcast_ln145_15 = bitcast i32 %sum_v_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln145_15"/></StgValue>
</operation>

<operation id="865" st_id="113" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:417 %p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15

]]></Node>
<StgValue><ssdm name="p_sum_1_14"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="866" st_id="114" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:417 %p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15

]]></Node>
<StgValue><ssdm name="p_sum_1_14"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="867" st_id="115" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:417 %p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15

]]></Node>
<StgValue><ssdm name="p_sum_1_14"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="868" st_id="116" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:417 %p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15

]]></Node>
<StgValue><ssdm name="p_sum_1_14"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="869" st_id="117" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:417 %p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15

]]></Node>
<StgValue><ssdm name="p_sum_1_14"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="870" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:419 %bitcast_ln145_16 = bitcast i32 %sum_v_read_16

]]></Node>
<StgValue><ssdm name="bitcast_ln145_16"/></StgValue>
</operation>

<operation id="871" st_id="118" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:420 %p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16

]]></Node>
<StgValue><ssdm name="p_sum_1_15"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="872" st_id="119" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:420 %p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16

]]></Node>
<StgValue><ssdm name="p_sum_1_15"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="873" st_id="120" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:420 %p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16

]]></Node>
<StgValue><ssdm name="p_sum_1_15"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="874" st_id="121" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:420 %p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16

]]></Node>
<StgValue><ssdm name="p_sum_1_15"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="875" st_id="122" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:420 %p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16

]]></Node>
<StgValue><ssdm name="p_sum_1_15"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="876" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:422 %bitcast_ln145_17 = bitcast i32 %sum_v_read_17

]]></Node>
<StgValue><ssdm name="bitcast_ln145_17"/></StgValue>
</operation>

<operation id="877" st_id="123" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:423 %p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17

]]></Node>
<StgValue><ssdm name="p_sum_1_16"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="878" st_id="124" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:423 %p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17

]]></Node>
<StgValue><ssdm name="p_sum_1_16"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="879" st_id="125" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:423 %p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17

]]></Node>
<StgValue><ssdm name="p_sum_1_16"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="880" st_id="126" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:423 %p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17

]]></Node>
<StgValue><ssdm name="p_sum_1_16"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="881" st_id="127" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:423 %p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17

]]></Node>
<StgValue><ssdm name="p_sum_1_16"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="882" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:425 %bitcast_ln145_18 = bitcast i32 %sum_v_read_18

]]></Node>
<StgValue><ssdm name="bitcast_ln145_18"/></StgValue>
</operation>

<operation id="883" st_id="128" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:426 %p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18

]]></Node>
<StgValue><ssdm name="p_sum_1_17"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="884" st_id="129" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:426 %p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18

]]></Node>
<StgValue><ssdm name="p_sum_1_17"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="885" st_id="130" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:426 %p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18

]]></Node>
<StgValue><ssdm name="p_sum_1_17"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="886" st_id="131" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:426 %p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18

]]></Node>
<StgValue><ssdm name="p_sum_1_17"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="887" st_id="132" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:426 %p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18

]]></Node>
<StgValue><ssdm name="p_sum_1_17"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="888" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:428 %bitcast_ln145_19 = bitcast i32 %sum_v_read_19

]]></Node>
<StgValue><ssdm name="bitcast_ln145_19"/></StgValue>
</operation>

<operation id="889" st_id="133" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:429 %p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19

]]></Node>
<StgValue><ssdm name="p_sum_1_18"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="890" st_id="134" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:429 %p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19

]]></Node>
<StgValue><ssdm name="p_sum_1_18"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="891" st_id="135" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:429 %p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19

]]></Node>
<StgValue><ssdm name="p_sum_1_18"/></StgValue>
</operation>

<operation id="974" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0">
<![CDATA[
for.inc101.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="892" st_id="136" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:429 %p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19

]]></Node>
<StgValue><ssdm name="p_sum_1_18"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="893" st_id="137" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:429 %p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19

]]></Node>
<StgValue><ssdm name="p_sum_1_18"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="894" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:431 %bitcast_ln145_20 = bitcast i32 %sum_v_read_20

]]></Node>
<StgValue><ssdm name="bitcast_ln145_20"/></StgValue>
</operation>

<operation id="895" st_id="138" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:432 %p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20

]]></Node>
<StgValue><ssdm name="p_sum_1_19"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="896" st_id="139" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:432 %p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20

]]></Node>
<StgValue><ssdm name="p_sum_1_19"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="897" st_id="140" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:432 %p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20

]]></Node>
<StgValue><ssdm name="p_sum_1_19"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="898" st_id="141" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:432 %p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20

]]></Node>
<StgValue><ssdm name="p_sum_1_19"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="899" st_id="142" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:432 %p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20

]]></Node>
<StgValue><ssdm name="p_sum_1_19"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="900" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:434 %bitcast_ln145_21 = bitcast i32 %sum_v_read_21

]]></Node>
<StgValue><ssdm name="bitcast_ln145_21"/></StgValue>
</operation>

<operation id="901" st_id="143" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:435 %p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21

]]></Node>
<StgValue><ssdm name="p_sum_1_20"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="902" st_id="144" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:435 %p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21

]]></Node>
<StgValue><ssdm name="p_sum_1_20"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="903" st_id="145" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:435 %p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21

]]></Node>
<StgValue><ssdm name="p_sum_1_20"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="904" st_id="146" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:435 %p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21

]]></Node>
<StgValue><ssdm name="p_sum_1_20"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="905" st_id="147" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:435 %p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21

]]></Node>
<StgValue><ssdm name="p_sum_1_20"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="906" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:437 %bitcast_ln145_22 = bitcast i32 %sum_v_read_22

]]></Node>
<StgValue><ssdm name="bitcast_ln145_22"/></StgValue>
</operation>

<operation id="907" st_id="148" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:438 %p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22

]]></Node>
<StgValue><ssdm name="p_sum_1_21"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="908" st_id="149" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:438 %p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22

]]></Node>
<StgValue><ssdm name="p_sum_1_21"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="909" st_id="150" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:438 %p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22

]]></Node>
<StgValue><ssdm name="p_sum_1_21"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="910" st_id="151" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:438 %p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22

]]></Node>
<StgValue><ssdm name="p_sum_1_21"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="911" st_id="152" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:438 %p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22

]]></Node>
<StgValue><ssdm name="p_sum_1_21"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="912" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:440 %bitcast_ln145_23 = bitcast i32 %sum_v_read_23

]]></Node>
<StgValue><ssdm name="bitcast_ln145_23"/></StgValue>
</operation>

<operation id="913" st_id="153" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:441 %p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23

]]></Node>
<StgValue><ssdm name="p_sum_1_22"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="914" st_id="154" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:441 %p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23

]]></Node>
<StgValue><ssdm name="p_sum_1_22"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="915" st_id="155" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:441 %p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23

]]></Node>
<StgValue><ssdm name="p_sum_1_22"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="916" st_id="156" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:441 %p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23

]]></Node>
<StgValue><ssdm name="p_sum_1_22"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="917" st_id="157" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:441 %p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23

]]></Node>
<StgValue><ssdm name="p_sum_1_22"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="918" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:443 %bitcast_ln145_24 = bitcast i32 %sum_v_read_24

]]></Node>
<StgValue><ssdm name="bitcast_ln145_24"/></StgValue>
</operation>

<operation id="919" st_id="158" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:444 %p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24

]]></Node>
<StgValue><ssdm name="p_sum_1_23"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="920" st_id="159" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:444 %p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24

]]></Node>
<StgValue><ssdm name="p_sum_1_23"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="921" st_id="160" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:444 %p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24

]]></Node>
<StgValue><ssdm name="p_sum_1_23"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="922" st_id="161" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:444 %p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24

]]></Node>
<StgValue><ssdm name="p_sum_1_23"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="923" st_id="162" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:444 %p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24

]]></Node>
<StgValue><ssdm name="p_sum_1_23"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="924" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:446 %bitcast_ln145_25 = bitcast i32 %sum_v_read_25

]]></Node>
<StgValue><ssdm name="bitcast_ln145_25"/></StgValue>
</operation>

<operation id="925" st_id="163" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:447 %p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25

]]></Node>
<StgValue><ssdm name="p_sum_1_24"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="926" st_id="164" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:447 %p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25

]]></Node>
<StgValue><ssdm name="p_sum_1_24"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="927" st_id="165" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:447 %p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25

]]></Node>
<StgValue><ssdm name="p_sum_1_24"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="928" st_id="166" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:447 %p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25

]]></Node>
<StgValue><ssdm name="p_sum_1_24"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="929" st_id="167" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:447 %p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25

]]></Node>
<StgValue><ssdm name="p_sum_1_24"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="930" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:449 %bitcast_ln145_26 = bitcast i32 %sum_v_read_26

]]></Node>
<StgValue><ssdm name="bitcast_ln145_26"/></StgValue>
</operation>

<operation id="931" st_id="168" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:450 %p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26

]]></Node>
<StgValue><ssdm name="p_sum_1_25"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="932" st_id="169" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:450 %p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26

]]></Node>
<StgValue><ssdm name="p_sum_1_25"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="933" st_id="170" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:450 %p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26

]]></Node>
<StgValue><ssdm name="p_sum_1_25"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="934" st_id="171" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:450 %p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26

]]></Node>
<StgValue><ssdm name="p_sum_1_25"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="935" st_id="172" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:450 %p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26

]]></Node>
<StgValue><ssdm name="p_sum_1_25"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="936" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:452 %bitcast_ln145_27 = bitcast i32 %sum_v_read_27

]]></Node>
<StgValue><ssdm name="bitcast_ln145_27"/></StgValue>
</operation>

<operation id="937" st_id="173" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:453 %p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27

]]></Node>
<StgValue><ssdm name="p_sum_1_26"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="938" st_id="174" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:453 %p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27

]]></Node>
<StgValue><ssdm name="p_sum_1_26"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="939" st_id="175" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:453 %p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27

]]></Node>
<StgValue><ssdm name="p_sum_1_26"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="940" st_id="176" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:453 %p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27

]]></Node>
<StgValue><ssdm name="p_sum_1_26"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="941" st_id="177" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:453 %p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27

]]></Node>
<StgValue><ssdm name="p_sum_1_26"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="942" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:455 %bitcast_ln145_28 = bitcast i32 %sum_v_read_28

]]></Node>
<StgValue><ssdm name="bitcast_ln145_28"/></StgValue>
</operation>

<operation id="943" st_id="178" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:456 %p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28

]]></Node>
<StgValue><ssdm name="p_sum_1_27"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="944" st_id="179" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:456 %p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28

]]></Node>
<StgValue><ssdm name="p_sum_1_27"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="945" st_id="180" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:456 %p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28

]]></Node>
<StgValue><ssdm name="p_sum_1_27"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="946" st_id="181" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:456 %p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28

]]></Node>
<StgValue><ssdm name="p_sum_1_27"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="947" st_id="182" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:456 %p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28

]]></Node>
<StgValue><ssdm name="p_sum_1_27"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="948" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:458 %bitcast_ln145_29 = bitcast i32 %sum_v_read_29

]]></Node>
<StgValue><ssdm name="bitcast_ln145_29"/></StgValue>
</operation>

<operation id="949" st_id="183" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:459 %p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29

]]></Node>
<StgValue><ssdm name="p_sum_1_28"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="950" st_id="184" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:459 %p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29

]]></Node>
<StgValue><ssdm name="p_sum_1_28"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="951" st_id="185" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:459 %p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29

]]></Node>
<StgValue><ssdm name="p_sum_1_28"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="952" st_id="186" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:459 %p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29

]]></Node>
<StgValue><ssdm name="p_sum_1_28"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="953" st_id="187" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:459 %p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29

]]></Node>
<StgValue><ssdm name="p_sum_1_28"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="954" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:461 %bitcast_ln145_30 = bitcast i32 %sum_v_read_30

]]></Node>
<StgValue><ssdm name="bitcast_ln145_30"/></StgValue>
</operation>

<operation id="955" st_id="188" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:462 %p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30

]]></Node>
<StgValue><ssdm name="p_sum_1_29"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="956" st_id="189" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:462 %p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30

]]></Node>
<StgValue><ssdm name="p_sum_1_29"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="957" st_id="190" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:462 %p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30

]]></Node>
<StgValue><ssdm name="p_sum_1_29"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="958" st_id="191" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:462 %p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30

]]></Node>
<StgValue><ssdm name="p_sum_1_29"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="959" st_id="192" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:462 %p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30

]]></Node>
<StgValue><ssdm name="p_sum_1_29"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="960" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32">
<![CDATA[
for.inc5.i:464 %bitcast_ln145_31 = bitcast i32 %sum_v_read_31

]]></Node>
<StgValue><ssdm name="bitcast_ln145_31"/></StgValue>
</operation>

<operation id="961" st_id="193" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:465 %p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31

]]></Node>
<StgValue><ssdm name="p_sum_1_30"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="962" st_id="194" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:465 %p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31

]]></Node>
<StgValue><ssdm name="p_sum_1_30"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="963" st_id="195" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:465 %p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31

]]></Node>
<StgValue><ssdm name="p_sum_1_30"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="964" st_id="196" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:465 %p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31

]]></Node>
<StgValue><ssdm name="p_sum_1_30"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="965" st_id="197" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5.i:465 %p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31

]]></Node>
<StgValue><ssdm name="p_sum_1_30"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="966" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L1_L2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="967" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="968" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5.i:105 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="969" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="10">
<![CDATA[
for.inc5.i:207 %zext_ln41 = zext i10 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="970" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i:208 %out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="971" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5.i:209 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="972" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc5.i:466 %store_ln41 = store i32 %p_sum_1_30, i10 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="973" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
for.inc5.i:471 %br_ln49 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
