{"sha": "5f338210456bf4f142a2da6eb0a01ae8ffecaa88", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWYzMzgyMTA0NTZiZjRmMTQyYTJkYTZlYjBhMDFhZThmZmVjYWE4OA==", "commit": {"author": {"name": "Geng Qi", "email": "gengqi@linux.alibaba.com", "date": "2021-04-30T13:02:15Z"}, "committer": {"name": "Xianmiao Qu", "email": "xianmiao_qu@c-sky.com", "date": "2021-05-26T09:23:31Z"}, "message": "C-SKY: Delete TARGET_CAN_CHANGE_MODE_CLASS, use defualt definition.\n\ngcc/ChangeLog:\n\n\t* config/csky/csky.c (csky_can_change_mode_class): Delete.\n\tFor csky, HF/SF mode use the low bits of VREGS.", "tree": {"sha": "6aa446665d73b85e814ba358d39b83ebc6132e32", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6aa446665d73b85e814ba358d39b83ebc6132e32"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5f338210456bf4f142a2da6eb0a01ae8ffecaa88", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5f338210456bf4f142a2da6eb0a01ae8ffecaa88", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5f338210456bf4f142a2da6eb0a01ae8ffecaa88", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5f338210456bf4f142a2da6eb0a01ae8ffecaa88/comments", "author": {"login": "Geng-Qi-alibaba", "id": 74535016, "node_id": "MDQ6VXNlcjc0NTM1MDE2", "avatar_url": "https://avatars.githubusercontent.com/u/74535016?v=4", "gravatar_id": "", "url": "https://api.github.com/users/Geng-Qi-alibaba", "html_url": "https://github.com/Geng-Qi-alibaba", "followers_url": "https://api.github.com/users/Geng-Qi-alibaba/followers", "following_url": "https://api.github.com/users/Geng-Qi-alibaba/following{/other_user}", "gists_url": "https://api.github.com/users/Geng-Qi-alibaba/gists{/gist_id}", "starred_url": "https://api.github.com/users/Geng-Qi-alibaba/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/Geng-Qi-alibaba/subscriptions", "organizations_url": "https://api.github.com/users/Geng-Qi-alibaba/orgs", "repos_url": "https://api.github.com/users/Geng-Qi-alibaba/repos", "events_url": "https://api.github.com/users/Geng-Qi-alibaba/events{/privacy}", "received_events_url": "https://api.github.com/users/Geng-Qi-alibaba/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a0d371a25148d113f7c3657f36fbf7dcb5e1f63d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0d371a25148d113f7c3657f36fbf7dcb5e1f63d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a0d371a25148d113f7c3657f36fbf7dcb5e1f63d"}], "stats": {"total": 16, "additions": 0, "deletions": 16}, "files": [{"sha": "e55821fe2ee3e3ccf262d604ad96963d7b9ded82", "filename": "gcc/config/csky/csky.c", "status": "modified", "additions": 0, "deletions": 16, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5f338210456bf4f142a2da6eb0a01ae8ffecaa88/gcc%2Fconfig%2Fcsky%2Fcsky.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5f338210456bf4f142a2da6eb0a01ae8ffecaa88/gcc%2Fconfig%2Fcsky%2Fcsky.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fcsky%2Fcsky.c?ref=5f338210456bf4f142a2da6eb0a01ae8ffecaa88", "patch": "@@ -608,9 +608,6 @@ csky_default_logical_op_non_short_circuit (void)\n #undef TARGET_MODES_TIEABLE_P\n #define TARGET_MODES_TIEABLE_P csky_modes_tieable_p\n \n-#undef TARGET_CAN_CHANGE_MODE_CLASS\n-#define TARGET_CAN_CHANGE_MODE_CLASS csky_can_change_mode_class\n-\n #undef\tTARGET_CONDITIONAL_REGISTER_USAGE\n #define TARGET_CONDITIONAL_REGISTER_USAGE csky_conditional_register_usage\n \n@@ -2370,19 +2367,6 @@ csky_modes_tieable_p (machine_mode mode1, machine_mode mode2)\n \t   && (mode1 == DFmode || mode2 == DFmode));\n }\n \n-/* Implement TARGET_CAN_CHANGE_MODE_CLASS.\n-   V_REG registers can't do subreg as all values are reformatted to\n-   internal precision.  */\n-\n-static bool\n-csky_can_change_mode_class (machine_mode from,\n-\t\t\t    machine_mode to,\n-\t\t\t    reg_class_t rclass)\n-{\n-  return (GET_MODE_SIZE (from) == GET_MODE_SIZE (to)\n-\t  || !reg_classes_intersect_p (V_REGS, rclass));\n-}\n-\n /* Implement TARGET_CLASS_LIKELY_SPILLED_P.\n    We need to define this for MINI_REGS when we only use r0 - r7.\n    Otherwise we can end up using r0-r4 for function arguments, and don't"}]}