// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="setupLDPC,hls_ip_2015_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc3sd3400acs484-4,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.682000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=239,HLS_SYN_LUT=822}" *)

module setupLDPC (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        size_V,
        rate_V,
        nR_M_V,
        nR_M_V_ap_vld,
        etaIndexM_M_V,
        etaIndexM_M_V_ap_vld,
        etaIndexN_M_V,
        etaIndexN_M_V_ap_vld,
        pCodeM_V,
        pCodeM_V_ap_vld,
        pMaxIterations_V,
        pMaxIterations_V_ap_vld,
        etaIndexM_V_address0,
        etaIndexM_V_ce0,
        etaIndexM_V_we0,
        etaIndexM_V_d0,
        etaIndexN_V_address0,
        etaIndexN_V_ce0,
        etaIndexN_V_we0,
        etaIndexN_V_d0,
        lambdaIndexM_V_address0,
        lambdaIndexM_V_ce0,
        lambdaIndexM_V_we0,
        lambdaIndexM_V_d0,
        dout,
        dout_ap_vld,
        din,
        cs,
        cs_ap_vld,
        clk,
        clk_ap_vld
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_st2_fsm_1 = 6'b10;
parameter    ap_ST_st3_fsm_2 = 6'b100;
parameter    ap_ST_st4_fsm_3 = 6'b1000;
parameter    ap_ST_st5_fsm_4 = 6'b10000;
parameter    ap_ST_st6_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv17_9000 = 17'b1001000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv17_6800 = 17'b110100000000000;
parameter    ap_const_lv17_5400 = 17'b101010000000000;
parameter    ap_const_lv17_2400 = 17'b10010000000000;
parameter    ap_const_lv17_1A00 = 17'b1101000000000;
parameter    ap_const_lv17_1500 = 17'b1010100000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv17_A000 = 17'b1010000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv17_7800 = 17'b111100000000000;
parameter    ap_const_lv17_6400 = 17'b110010000000000;
parameter    ap_const_lv17_2800 = 17'b10100000000000;
parameter    ap_const_lv17_1E00 = 17'b1111000000000;
parameter    ap_const_lv17_1900 = 17'b1100100000000;
parameter    ap_const_lv16_2800 = 16'b10100000000000;
parameter    ap_const_lv16_1C00 = 16'b1110000000000;
parameter    ap_const_lv16_1600 = 16'b1011000000000;
parameter    ap_const_lv16_A00 = 16'b101000000000;
parameter    ap_const_lv16_700 = 16'b11100000000;
parameter    ap_const_lv16_580 = 16'b10110000000;
parameter    ap_const_lv16_9000 = 16'b1001000000000000;
parameter    ap_const_lv16_6800 = 16'b110100000000000;
parameter    ap_const_lv16_5400 = 16'b101010000000000;
parameter    ap_const_lv16_2400 = 16'b10010000000000;
parameter    ap_const_lv16_1A00 = 16'b1101000000000;
parameter    ap_const_lv16_1500 = 16'b1010100000000;
parameter    ap_const_lv16_A000 = 16'b1010000000000000;
parameter    ap_const_lv16_7800 = 16'b111100000000000;
parameter    ap_const_lv16_6400 = 16'b110010000000000;
parameter    ap_const_lv16_1E00 = 16'b1111000000000;
parameter    ap_const_lv16_1900 = 16'b1100100000000;
parameter    ap_const_lv16_1800 = 16'b1100000000000;
parameter    ap_const_lv16_C00 = 16'b110000000000;
parameter    ap_const_lv16_600 = 16'b11000000000;
parameter    ap_const_lv16_300 = 16'b1100000000;
parameter    ap_const_lv16_180 = 16'b110000000;
parameter    ap_const_lv16_32 = 16'b110010;
parameter    ap_const_lv16_64 = 16'b1100100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] size_V;
input  [1:0] rate_V;
output  [15:0] nR_M_V;
output   nR_M_V_ap_vld;
output  [15:0] etaIndexM_M_V;
output   etaIndexM_M_V_ap_vld;
output  [15:0] etaIndexN_M_V;
output   etaIndexN_M_V_ap_vld;
output  [15:0] pCodeM_V;
output   pCodeM_V_ap_vld;
output  [15:0] pMaxIterations_V;
output   pMaxIterations_V_ap_vld;
output  [15:0] etaIndexM_V_address0;
output   etaIndexM_V_ce0;
output   etaIndexM_V_we0;
output  [15:0] etaIndexM_V_d0;
output  [15:0] etaIndexN_V_address0;
output   etaIndexN_V_ce0;
output   etaIndexN_V_we0;
output  [15:0] etaIndexN_V_d0;
output  [15:0] lambdaIndexM_V_address0;
output   lambdaIndexM_V_ce0;
output   lambdaIndexM_V_we0;
output  [15:0] lambdaIndexM_V_d0;
output  [0:0] dout;
output   dout_ap_vld;
input  [0:0] din;
output  [0:0] cs;
output   cs_ap_vld;
output  [0:0] clk;
output   clk_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] nR_M_V;
reg nR_M_V_ap_vld;
reg[15:0] etaIndexM_M_V;
reg etaIndexM_M_V_ap_vld;
reg[15:0] etaIndexN_M_V;
reg etaIndexN_M_V_ap_vld;
reg[15:0] pCodeM_V;
reg pCodeM_V_ap_vld;
reg[15:0] pMaxIterations_V;
reg pMaxIterations_V_ap_vld;
reg etaIndexM_V_ce0;
reg etaIndexM_V_we0;
reg etaIndexN_V_ce0;
reg etaIndexN_V_we0;
reg lambdaIndexM_V_ce0;
reg lambdaIndexM_V_we0;
reg[0:0] dout;
reg dout_ap_vld;
reg[0:0] cs;
reg cs_ap_vld;
reg[0:0] clk;
reg clk_ap_vld;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
wire  signed [4:0] mode_fu_315_p2;
reg  signed [4:0] mode_reg_321;
wire    grp_setupLDPC_load_etaIndexM_fu_216_ap_start;
wire    grp_setupLDPC_load_etaIndexM_fu_216_ap_done;
wire    grp_setupLDPC_load_etaIndexM_fu_216_ap_idle;
wire    grp_setupLDPC_load_etaIndexM_fu_216_ap_ready;
reg   [16:0] grp_setupLDPC_load_etaIndexM_fu_216_num;
wire   [15:0] grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_address0;
wire    grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_ce0;
wire    grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_we0;
wire   [15:0] grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_d0;
wire   [0:0] grp_setupLDPC_load_etaIndexM_fu_216_dout;
wire    grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld;
wire   [0:0] grp_setupLDPC_load_etaIndexM_fu_216_din;
wire   [0:0] grp_setupLDPC_load_etaIndexM_fu_216_cs;
wire    grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld;
wire   [0:0] grp_setupLDPC_load_etaIndexM_fu_216_clk;
wire    grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_ap_idle;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_ap_ready;
reg   [16:0] grp_setupLDPC_load_lambdaIndexM_fu_237_num;
wire   [15:0] grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_address0;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_ce0;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_we0;
wire   [15:0] grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_d0;
wire   [0:0] grp_setupLDPC_load_lambdaIndexM_fu_237_dout;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld;
wire   [0:0] grp_setupLDPC_load_lambdaIndexM_fu_237_din;
wire   [0:0] grp_setupLDPC_load_lambdaIndexM_fu_237_cs;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld;
wire   [0:0] grp_setupLDPC_load_lambdaIndexM_fu_237_clk;
wire    grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld;
wire    grp_setupLDPC_load_etaIndexN_fu_258_ap_start;
wire    grp_setupLDPC_load_etaIndexN_fu_258_ap_done;
wire    grp_setupLDPC_load_etaIndexN_fu_258_ap_idle;
wire    grp_setupLDPC_load_etaIndexN_fu_258_ap_ready;
reg   [16:0] grp_setupLDPC_load_etaIndexN_fu_258_num;
wire   [15:0] grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_address0;
wire    grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_ce0;
wire    grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_we0;
wire   [15:0] grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_d0;
wire   [0:0] grp_setupLDPC_load_etaIndexN_fu_258_dout;
wire    grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld;
wire   [0:0] grp_setupLDPC_load_etaIndexN_fu_258_din;
wire   [0:0] grp_setupLDPC_load_etaIndexN_fu_258_cs;
wire    grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld;
wire   [0:0] grp_setupLDPC_load_etaIndexN_fu_258_clk;
wire    grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld;
reg    grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_159;
reg    grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_279;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_297;
reg    grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_400;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_419;
wire   [3:0] p_shl_fu_283_p3;
wire   [4:0] p_shl_cast_fu_291_p1;
wire   [4:0] tmp_cast2_fu_279_p1;
wire   [2:0] tmp_2_cast_fu_301_p1;
wire  signed [2:0] tmp1_fu_305_p2;
wire   [4:0] tmp_1_fu_295_p2;
wire  signed [4:0] tmp1_cast_fu_311_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_sig_bdd_537;


setupLDPC_load_etaIndexM grp_setupLDPC_load_etaIndexM_fu_216(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_setupLDPC_load_etaIndexM_fu_216_ap_start ),
    .ap_done( grp_setupLDPC_load_etaIndexM_fu_216_ap_done ),
    .ap_idle( grp_setupLDPC_load_etaIndexM_fu_216_ap_idle ),
    .ap_ready( grp_setupLDPC_load_etaIndexM_fu_216_ap_ready ),
    .num( grp_setupLDPC_load_etaIndexM_fu_216_num ),
    .etaIndexM_V_address0( grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_address0 ),
    .etaIndexM_V_ce0( grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_ce0 ),
    .etaIndexM_V_we0( grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_we0 ),
    .etaIndexM_V_d0( grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_d0 ),
    .dout( grp_setupLDPC_load_etaIndexM_fu_216_dout ),
    .dout_ap_vld( grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld ),
    .din( grp_setupLDPC_load_etaIndexM_fu_216_din ),
    .cs( grp_setupLDPC_load_etaIndexM_fu_216_cs ),
    .cs_ap_vld( grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld ),
    .clk( grp_setupLDPC_load_etaIndexM_fu_216_clk ),
    .clk_ap_vld( grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld )
);

setupLDPC_load_lambdaIndexM grp_setupLDPC_load_lambdaIndexM_fu_237(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start ),
    .ap_done( grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done ),
    .ap_idle( grp_setupLDPC_load_lambdaIndexM_fu_237_ap_idle ),
    .ap_ready( grp_setupLDPC_load_lambdaIndexM_fu_237_ap_ready ),
    .num( grp_setupLDPC_load_lambdaIndexM_fu_237_num ),
    .lambdaIndexM_V_address0( grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_address0 ),
    .lambdaIndexM_V_ce0( grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_ce0 ),
    .lambdaIndexM_V_we0( grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_we0 ),
    .lambdaIndexM_V_d0( grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_d0 ),
    .dout( grp_setupLDPC_load_lambdaIndexM_fu_237_dout ),
    .dout_ap_vld( grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld ),
    .din( grp_setupLDPC_load_lambdaIndexM_fu_237_din ),
    .cs( grp_setupLDPC_load_lambdaIndexM_fu_237_cs ),
    .cs_ap_vld( grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld ),
    .clk( grp_setupLDPC_load_lambdaIndexM_fu_237_clk ),
    .clk_ap_vld( grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld )
);

setupLDPC_load_etaIndexN grp_setupLDPC_load_etaIndexN_fu_258(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_setupLDPC_load_etaIndexN_fu_258_ap_start ),
    .ap_done( grp_setupLDPC_load_etaIndexN_fu_258_ap_done ),
    .ap_idle( grp_setupLDPC_load_etaIndexN_fu_258_ap_idle ),
    .ap_ready( grp_setupLDPC_load_etaIndexN_fu_258_ap_ready ),
    .num( grp_setupLDPC_load_etaIndexN_fu_258_num ),
    .etaIndexN_V_address0( grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_address0 ),
    .etaIndexN_V_ce0( grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_ce0 ),
    .etaIndexN_V_we0( grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_we0 ),
    .etaIndexN_V_d0( grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_d0 ),
    .dout( grp_setupLDPC_load_etaIndexN_fu_258_dout ),
    .dout_ap_vld( grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld ),
    .din( grp_setupLDPC_load_etaIndexN_fu_258_din ),
    .cs( grp_setupLDPC_load_etaIndexN_fu_258_cs ),
    .cs_ap_vld( grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld ),
    .clk( grp_setupLDPC_load_etaIndexN_fu_258_clk ),
    .clk_ap_vld( grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (mode_fu_315_p2 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (mode_fu_315_p2 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (mode_fu_315_p2 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (mode_fu_315_p2 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (mode_fu_315_p2 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (mode_fu_315_p2 == ap_const_lv5_3)))) begin
            grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_ap_ready)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)))) begin
            grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_ap_ready)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)))) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_ready)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        mode_reg_321 <= mode_fu_315_p2;
    end
end

/// ap_done assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_159)
begin
    if (ap_sig_bdd_159) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_279)
begin
    if (ap_sig_bdd_279) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_297)
begin
    if (ap_sig_bdd_297) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_400)
begin
    if (ap_sig_bdd_400) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_419)
begin
    if (ap_sig_bdd_419) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// clk assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_clk or grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld or grp_setupLDPC_load_lambdaIndexM_fu_237_clk or grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld or grp_setupLDPC_load_etaIndexN_fu_258_clk or grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld)))) begin
        clk = grp_setupLDPC_load_etaIndexN_fu_258_clk;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld)))) begin
        clk = grp_setupLDPC_load_lambdaIndexM_fu_237_clk;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_6) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_1) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_2) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_3) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld)))) begin
        clk = grp_setupLDPC_load_etaIndexM_fu_216_clk;
    end else begin
        clk = 'bx;
    end
end

/// clk_ap_vld assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld or grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld or grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        clk_ap_vld = grp_setupLDPC_load_etaIndexN_fu_258_clk_ap_vld;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)))) begin
        clk_ap_vld = grp_setupLDPC_load_lambdaIndexM_fu_237_clk_ap_vld;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_3)))) begin
        clk_ap_vld = grp_setupLDPC_load_etaIndexM_fu_216_clk_ap_vld;
    end else begin
        clk_ap_vld = 'bx;
    end
end

/// cs assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_cs or grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld or grp_setupLDPC_load_lambdaIndexM_fu_237_cs or grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld or grp_setupLDPC_load_etaIndexN_fu_258_cs or grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld)))) begin
        cs = grp_setupLDPC_load_etaIndexN_fu_258_cs;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld)))) begin
        cs = grp_setupLDPC_load_lambdaIndexM_fu_237_cs;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_6) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_1) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_2) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_3) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld)))) begin
        cs = grp_setupLDPC_load_etaIndexM_fu_216_cs;
    end else begin
        cs = 'bx;
    end
end

/// cs_ap_vld assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld or grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld or grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        cs_ap_vld = grp_setupLDPC_load_etaIndexN_fu_258_cs_ap_vld;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)))) begin
        cs_ap_vld = grp_setupLDPC_load_lambdaIndexM_fu_237_cs_ap_vld;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_3)))) begin
        cs_ap_vld = grp_setupLDPC_load_etaIndexM_fu_216_cs_ap_vld;
    end else begin
        cs_ap_vld = 'bx;
    end
end

/// dout assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_dout or grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld or grp_setupLDPC_load_lambdaIndexM_fu_237_dout or grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld or grp_setupLDPC_load_etaIndexN_fu_258_dout or grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld)))) begin
        dout = grp_setupLDPC_load_etaIndexN_fu_258_dout;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld)))) begin
        dout = grp_setupLDPC_load_lambdaIndexM_fu_237_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_6) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_1) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_2) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_3) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld)))) begin
        dout = grp_setupLDPC_load_etaIndexM_fu_216_dout;
    end else begin
        dout = 'bx;
    end
end

/// dout_ap_vld assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld or grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld or grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        dout_ap_vld = grp_setupLDPC_load_etaIndexN_fu_258_dout_ap_vld;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) | ((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)))) begin
        dout_ap_vld = grp_setupLDPC_load_lambdaIndexM_fu_237_dout_ap_vld;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (mode_fu_315_p2 == ap_const_lv5_3)))) begin
        dout_ap_vld = grp_setupLDPC_load_etaIndexM_fu_216_dout_ap_vld;
    end else begin
        dout_ap_vld = 'bx;
    end
end

/// etaIndexM_M_V assign process. ///
always @ (mode_reg_321 or ap_sig_bdd_537)
begin
    if (ap_sig_bdd_537) begin
        if ((mode_reg_321 == ap_const_lv5_3)) begin
            etaIndexM_M_V = ap_const_lv16_1500;
        end else if ((mode_reg_321 == ap_const_lv5_2)) begin
            etaIndexM_M_V = ap_const_lv16_1A00;
        end else if ((mode_reg_321 == ap_const_lv5_1)) begin
            etaIndexM_M_V = ap_const_lv16_2400;
        end else if ((mode_reg_321 == ap_const_lv5_6)) begin
            etaIndexM_M_V = ap_const_lv16_5400;
        end else if ((mode_reg_321 == ap_const_lv5_5)) begin
            etaIndexM_M_V = ap_const_lv16_6800;
        end else if ((mode_reg_321 == ap_const_lv5_4)) begin
            etaIndexM_M_V = ap_const_lv16_9000;
        end else begin
            etaIndexM_M_V = 'bx;
        end
    end else begin
        etaIndexM_M_V = 'bx;
    end
end

/// etaIndexM_M_V_ap_vld assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        etaIndexM_M_V_ap_vld = ap_const_logic_1;
    end else begin
        etaIndexM_M_V_ap_vld = ap_const_logic_0;
    end
end

/// etaIndexM_V_ce0 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_ce0 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3)))) begin
        etaIndexM_V_ce0 = grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_ce0;
    end else begin
        etaIndexM_V_ce0 = ap_const_logic_0;
    end
end

/// etaIndexM_V_we0 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_we0 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (mode_reg_321 == ap_const_lv5_3)))) begin
        etaIndexM_V_we0 = grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_we0;
    end else begin
        etaIndexM_V_we0 = ap_const_logic_0;
    end
end

/// etaIndexN_M_V assign process. ///
always @ (mode_reg_321 or ap_sig_bdd_537)
begin
    if (ap_sig_bdd_537) begin
        if ((mode_reg_321 == ap_const_lv5_3)) begin
            etaIndexN_M_V = ap_const_lv16_1900;
        end else if ((mode_reg_321 == ap_const_lv5_2)) begin
            etaIndexN_M_V = ap_const_lv16_1E00;
        end else if ((mode_reg_321 == ap_const_lv5_1)) begin
            etaIndexN_M_V = ap_const_lv16_2800;
        end else if ((mode_reg_321 == ap_const_lv5_6)) begin
            etaIndexN_M_V = ap_const_lv16_6400;
        end else if ((mode_reg_321 == ap_const_lv5_5)) begin
            etaIndexN_M_V = ap_const_lv16_7800;
        end else if ((mode_reg_321 == ap_const_lv5_4)) begin
            etaIndexN_M_V = ap_const_lv16_A000;
        end else begin
            etaIndexN_M_V = 'bx;
        end
    end else begin
        etaIndexN_M_V = 'bx;
    end
end

/// etaIndexN_M_V_ap_vld assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        etaIndexN_M_V_ap_vld = ap_const_logic_1;
    end else begin
        etaIndexN_M_V_ap_vld = ap_const_logic_0;
    end
end

/// etaIndexN_V_ce0 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_ce0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)))) begin
        etaIndexN_V_ce0 = grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_ce0;
    end else begin
        etaIndexN_V_ce0 = ap_const_logic_0;
    end
end

/// etaIndexN_V_we0 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_we0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)))) begin
        etaIndexN_V_we0 = grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_we0;
    end else begin
        etaIndexN_V_we0 = ap_const_logic_0;
    end
end

/// grp_setupLDPC_load_etaIndexM_fu_216_num assign process. ///
always @ (mode_reg_321 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        if ((mode_reg_321 == ap_const_lv5_3)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = ap_const_lv17_1500;
        end else if ((mode_reg_321 == ap_const_lv5_2)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = ap_const_lv17_1A00;
        end else if ((mode_reg_321 == ap_const_lv5_1)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = ap_const_lv17_2400;
        end else if ((mode_reg_321 == ap_const_lv5_6)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = ap_const_lv17_5400;
        end else if ((mode_reg_321 == ap_const_lv5_5)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = ap_const_lv17_6800;
        end else if ((mode_reg_321 == ap_const_lv5_4)) begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = ap_const_lv17_9000;
        end else begin
            grp_setupLDPC_load_etaIndexM_fu_216_num = 'bx;
        end
    end else begin
        grp_setupLDPC_load_etaIndexM_fu_216_num = 'bx;
    end
end

/// grp_setupLDPC_load_etaIndexN_fu_258_num assign process. ///
always @ (mode_reg_321 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        if ((mode_reg_321 == ap_const_lv5_3)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = ap_const_lv17_1900;
        end else if ((mode_reg_321 == ap_const_lv5_2)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = ap_const_lv17_1E00;
        end else if ((mode_reg_321 == ap_const_lv5_1)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = ap_const_lv17_2800;
        end else if ((mode_reg_321 == ap_const_lv5_6)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = ap_const_lv17_6400;
        end else if ((mode_reg_321 == ap_const_lv5_5)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = ap_const_lv17_7800;
        end else if ((mode_reg_321 == ap_const_lv5_4)) begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = ap_const_lv17_A000;
        end else begin
            grp_setupLDPC_load_etaIndexN_fu_258_num = 'bx;
        end
    end else begin
        grp_setupLDPC_load_etaIndexN_fu_258_num = 'bx;
    end
end

/// grp_setupLDPC_load_lambdaIndexM_fu_237_num assign process. ///
always @ (mode_reg_321 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if ((mode_reg_321 == ap_const_lv5_3)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = ap_const_lv17_1500;
        end else if ((mode_reg_321 == ap_const_lv5_2)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = ap_const_lv17_1A00;
        end else if ((mode_reg_321 == ap_const_lv5_1)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = ap_const_lv17_2400;
        end else if ((mode_reg_321 == ap_const_lv5_6)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = ap_const_lv17_5400;
        end else if ((mode_reg_321 == ap_const_lv5_5)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = ap_const_lv17_6800;
        end else if ((mode_reg_321 == ap_const_lv5_4)) begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = ap_const_lv17_9000;
        end else begin
            grp_setupLDPC_load_lambdaIndexM_fu_237_num = 'bx;
        end
    end else begin
        grp_setupLDPC_load_lambdaIndexM_fu_237_num = 'bx;
    end
end

/// lambdaIndexM_V_ce0 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_ce0 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        lambdaIndexM_V_ce0 = grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_ce0;
    end else begin
        lambdaIndexM_V_ce0 = ap_const_logic_0;
    end
end

/// lambdaIndexM_V_we0 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_we0 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        lambdaIndexM_V_we0 = grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_we0;
    end else begin
        lambdaIndexM_V_we0 = ap_const_logic_0;
    end
end

/// nR_M_V assign process. ///
always @ (mode_reg_321 or ap_sig_bdd_537)
begin
    if (ap_sig_bdd_537) begin
        if ((mode_reg_321 == ap_const_lv5_3)) begin
            nR_M_V = ap_const_lv16_580;
        end else if ((mode_reg_321 == ap_const_lv5_2)) begin
            nR_M_V = ap_const_lv16_700;
        end else if ((mode_reg_321 == ap_const_lv5_1)) begin
            nR_M_V = ap_const_lv16_A00;
        end else if ((mode_reg_321 == ap_const_lv5_6)) begin
            nR_M_V = ap_const_lv16_1600;
        end else if ((mode_reg_321 == ap_const_lv5_5)) begin
            nR_M_V = ap_const_lv16_1C00;
        end else if ((mode_reg_321 == ap_const_lv5_4)) begin
            nR_M_V = ap_const_lv16_2800;
        end else begin
            nR_M_V = 'bx;
        end
    end else begin
        nR_M_V = 'bx;
    end
end

/// nR_M_V_ap_vld assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        nR_M_V_ap_vld = ap_const_logic_1;
    end else begin
        nR_M_V_ap_vld = ap_const_logic_0;
    end
end

/// pCodeM_V assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        pCodeM_V = ap_const_lv16_180;
    end else if (((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        pCodeM_V = ap_const_lv16_300;
    end else if ((((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        pCodeM_V = ap_const_lv16_600;
    end else if (((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        pCodeM_V = ap_const_lv16_C00;
    end else if (((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        pCodeM_V = ap_const_lv16_1800;
    end else begin
        pCodeM_V = 'bx;
    end
end

/// pCodeM_V_ap_vld assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        pCodeM_V_ap_vld = ap_const_logic_1;
    end else begin
        pCodeM_V_ap_vld = ap_const_logic_0;
    end
end

/// pMaxIterations_V assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))))) begin
        pMaxIterations_V = ap_const_lv16_64;
    end else if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        pMaxIterations_V = ap_const_lv16_32;
    end else begin
        pMaxIterations_V = 'bx;
    end
end

/// pMaxIterations_V_ap_vld assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))))) begin
        pMaxIterations_V_ap_vld = ap_const_logic_1;
    end else begin
        pMaxIterations_V_ap_vld = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or mode_fu_315_p2 or mode_reg_321 or grp_setupLDPC_load_etaIndexM_fu_216_ap_done or grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done or grp_setupLDPC_load_etaIndexN_fu_258_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & ~(mode_fu_315_p2 == ap_const_lv5_4) & ~(mode_fu_315_p2 == ap_const_lv5_5) & ~(mode_fu_315_p2 == ap_const_lv5_6) & ~(mode_fu_315_p2 == ap_const_lv5_1) & ~(mode_fu_315_p2 == ap_const_lv5_2) & ~(mode_fu_315_p2 == ap_const_lv5_3))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(ap_start == ap_const_logic_0) & ((mode_fu_315_p2 == ap_const_lv5_4) | (mode_fu_315_p2 == ap_const_lv5_5) | (mode_fu_315_p2 == ap_const_lv5_6) | (mode_fu_315_p2 == ap_const_lv5_1) | (mode_fu_315_p2 == ap_const_lv5_2) | (mode_fu_315_p2 == ap_const_lv5_3)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexM_fu_216_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexM_fu_216_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexM_fu_216_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexM_fu_216_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexM_fu_216_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexM_fu_216_ap_done))) & ((mode_reg_321 == ap_const_lv5_4) | (mode_reg_321 == ap_const_lv5_5) | (mode_reg_321 == ap_const_lv5_6) | (mode_reg_321 == ap_const_lv5_1) | (mode_reg_321 == ap_const_lv5_2) | (mode_reg_321 == ap_const_lv5_3)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((((mode_reg_321 == ap_const_lv5_4) | (mode_reg_321 == ap_const_lv5_5) | (mode_reg_321 == ap_const_lv5_6) | (mode_reg_321 == ap_const_lv5_1) | (mode_reg_321 == ap_const_lv5_2) | (mode_reg_321 == ap_const_lv5_3)) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_lambdaIndexM_fu_237_ap_done))))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_159 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_159 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_279 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_279 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_297 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_297 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_400 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_400 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_419 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_419 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_537 assign process. ///
always @ (mode_reg_321 or grp_setupLDPC_load_etaIndexN_fu_258_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    ap_sig_bdd_537 = ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((mode_reg_321 == ap_const_lv5_4) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_5) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_6) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_1) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_2) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done)) | ((mode_reg_321 == ap_const_lv5_3) & (ap_const_logic_0 == grp_setupLDPC_load_etaIndexN_fu_258_ap_done))));
end
assign etaIndexM_V_address0 = grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_address0;
assign etaIndexM_V_d0 = grp_setupLDPC_load_etaIndexM_fu_216_etaIndexM_V_d0;
assign etaIndexN_V_address0 = grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_address0;
assign etaIndexN_V_d0 = grp_setupLDPC_load_lambdaIndexM_fu_237_lambdaIndexM_V_d0;
assign grp_setupLDPC_load_etaIndexM_fu_216_ap_start = grp_setupLDPC_load_etaIndexM_fu_216_ap_start_ap_start_reg;
assign grp_setupLDPC_load_etaIndexM_fu_216_din = din;
assign grp_setupLDPC_load_etaIndexN_fu_258_ap_start = grp_setupLDPC_load_etaIndexN_fu_258_ap_start_ap_start_reg;
assign grp_setupLDPC_load_etaIndexN_fu_258_din = din;
assign grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start = grp_setupLDPC_load_lambdaIndexM_fu_237_ap_start_ap_start_reg;
assign grp_setupLDPC_load_lambdaIndexM_fu_237_din = din;
assign lambdaIndexM_V_address0 = grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_address0;
assign lambdaIndexM_V_d0 = grp_setupLDPC_load_etaIndexN_fu_258_etaIndexN_V_d0;
assign mode_fu_315_p2 = ($signed(tmp_1_fu_295_p2) + $signed(tmp1_cast_fu_311_p1));
assign p_shl_cast_fu_291_p1 = p_shl_fu_283_p3;
assign p_shl_fu_283_p3 = {{size_V}, {ap_const_lv2_0}};
assign tmp1_cast_fu_311_p1 = tmp1_fu_305_p2;
assign tmp1_fu_305_p2 = ($signed(tmp_2_cast_fu_301_p1) + $signed(ap_const_lv3_5));
assign tmp_1_fu_295_p2 = (p_shl_cast_fu_291_p1 - tmp_cast2_fu_279_p1);
assign tmp_2_cast_fu_301_p1 = rate_V;
assign tmp_cast2_fu_279_p1 = size_V;


endmodule //setupLDPC

