    <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<title>An Answwer for Designing with Microcontrollers -- The 68HCS12</title>
<link rel="shortcut icon" href="icon.ico" />
<link type="text/css" rel="stylesheet" href="main.css"  />
</head>
<body>
<!--Version 4. Contents copyright 2007, Thomas Almy-->
<h2>Question</h2>

<p>A synchronous interface has an output propagation time (from
   active clock edge) of 10ns, an input setup time of 10 ns, and an
   input hold time of 5 ns. Assuming no clock skew (output and input
   devices have clock edges that occur at the same time) what is the
   maximum clock rate possible without breaking an input timing
   specification?</p>

<h2>Answer</h2>
<p>The output propagation time plus the input setup time must be less
   than or equal to the period, so the minimum period is 10+10 = 20ns.
   This gives a maximum clock rate of 50 MHz.</p>
</body>
</html>
