
Anokiwave0165.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007880  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08007ab8  08007ab8  00008ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007bcc  08007bcc  00008bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007bd4  08007bd4  00008bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007bd8  08007bd8  00008bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000025  20000000  08007bdc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001ac  20000028  08007c01  00009028  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200001d4  08007c01  000091d4  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00009025  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a618  00000000  00000000  0000905b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003330  00000000  00000000  00023673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b0  00000000  00000000  000269a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000010e2  00000000  00000000  00027f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034223  00000000  00000000  0002903a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c239  00000000  00000000  0005d25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014a611  00000000  00000000  00079496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c3aa7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005c54  00000000  00000000  001c3aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001c9740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000028 	.word	0x20000028
 8000254:	00000000 	.word	0x00000000
 8000258:	08007aa0 	.word	0x08007aa0

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000002c 	.word	0x2000002c
 8000274:	08007aa0 	.word	0x08007aa0

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <BF_Init>:
#include "bf_spi.h"

#include <stdint.h>

// Init: set CS idle high
void BF_Init(GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	460b      	mov	r3, r1
 80005fe:	807b      	strh	r3, [r7, #2]
  if (cs_port == NULL) {
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d006      	beq.n	8000614 <BF_Init+0x20>
    return;
  }
  HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000606:	887b      	ldrh	r3, [r7, #2]
 8000608:	2201      	movs	r2, #1
 800060a:	4619      	mov	r1, r3
 800060c:	6878      	ldr	r0, [r7, #4]
 800060e:	f001 fcf3 	bl	8001ff8 <HAL_GPIO_WritePin>
 8000612:	e000      	b.n	8000616 <BF_Init+0x22>
    return;
 8000614:	bf00      	nop
}
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <BF_Pack60>:

// 60-bit packer
uint64_t BF_Pack60(const bf_register_frame_t *f) {
 800061c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000620:	b087      	sub	sp, #28
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]
  uint64_t addr = (uint64_t)(f->addr10 & 0x03FFu);           // 10 bits
 8000626:	6879      	ldr	r1, [r7, #4]
 8000628:	8849      	ldrh	r1, [r1, #2]
 800062a:	b289      	uxth	r1, r1
 800062c:	2000      	movs	r0, #0
 800062e:	468a      	mov	sl, r1
 8000630:	4683      	mov	fp, r0
 8000632:	f3ca 0209 	ubfx	r2, sl, #0, #10
 8000636:	2300      	movs	r3, #0
 8000638:	e9c7 2304 	strd	r2, r3, [r7, #16]
  uint64_t data = (uint64_t)(f->data48 & 0xFFFFFFFFFFFFull); // 48 bits
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000642:	4690      	mov	r8, r2
 8000644:	fa1f f983 	uxth.w	r9, r3
 8000648:	e9c7 8902 	strd	r8, r9, [r7, #8]
  return (addr << 48) | data;
 800064c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000650:	f04f 0200 	mov.w	r2, #0
 8000654:	f04f 0300 	mov.w	r3, #0
 8000658:	0403      	lsls	r3, r0, #16
 800065a:	2200      	movs	r2, #0
 800065c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000660:	ea42 0400 	orr.w	r4, r2, r0
 8000664:	ea43 0501 	orr.w	r5, r3, r1
 8000668:	4622      	mov	r2, r4
 800066a:	462b      	mov	r3, r5
}
 800066c:	4610      	mov	r0, r2
 800066e:	4619      	mov	r1, r3
 8000670:	371c      	adds	r7, #28
 8000672:	46bd      	mov	sp, r7
 8000674:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000678:	4770      	bx	lr

0800067a <BF_Pack62>:

uint64_t BF_Pack62(const bf_broadcast_frame_t *f) {
 800067a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800067e:	b08d      	sub	sp, #52	@ 0x34
 8000680:	af00      	add	r7, sp, #0
 8000682:	6178      	str	r0, [r7, #20]
  uint64_t addr = (uint64_t)(f->addr10 & 0x03FFu);           // 10 bits
 8000684:	6979      	ldr	r1, [r7, #20]
 8000686:	8809      	ldrh	r1, [r1, #0]
 8000688:	b289      	uxth	r1, r1
 800068a:	2000      	movs	r0, #0
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	68b9      	ldr	r1, [r7, #8]
 8000692:	f3c1 0209 	ubfx	r2, r1, #0, #10
 8000696:	2300      	movs	r3, #0
 8000698:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  uint64_t data = (uint64_t)(f->data48 & 0xFFFFFFFFFFFFull); // 48 bits
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006a2:	603a      	str	r2, [r7, #0]
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80006ac:	e9c7 2308 	strd	r2, r3, [r7, #32]

  uint64_t word = 0;
 80006b0:	f04f 0200 	mov.w	r2, #0
 80006b4:	f04f 0300 	mov.w	r3, #0
 80006b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
  word |= (1ull << 61); // Leading 1 at bit 61
 80006bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80006c0:	4692      	mov	sl, r2
 80006c2:	f043 5b00 	orr.w	fp, r3, #536870912	@ 0x20000000
 80006c6:	e9c7 ab06 	strd	sl, fp, [r7, #24]
  word |= (addr << 51); // ADDR in bits [60:51]
 80006ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80006ce:	f04f 0200 	mov.w	r2, #0
 80006d2:	f04f 0300 	mov.w	r3, #0
 80006d6:	04c3      	lsls	r3, r0, #19
 80006d8:	2200      	movs	r2, #0
 80006da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80006de:	ea40 0802 	orr.w	r8, r0, r2
 80006e2:	ea41 0903 	orr.w	r9, r1, r3
 80006e6:	e9c7 8906 	strd	r8, r9, [r7, #24]
  word |= (data << 3);  // DATA in bits [50:3]
 80006ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80006ee:	f04f 0200 	mov.w	r2, #0
 80006f2:	f04f 0300 	mov.w	r3, #0
 80006f6:	00cb      	lsls	r3, r1, #3
 80006f8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80006fc:	00c2      	lsls	r2, r0, #3
 80006fe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000702:	ea40 0402 	orr.w	r4, r0, r2
 8000706:	ea41 0503 	orr.w	r5, r1, r3
 800070a:	e9c7 4506 	strd	r4, r5, [r7, #24]
  // lower 3 bits are 0
  return word;
 800070e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8000712:	4610      	mov	r0, r2
 8000714:	4619      	mov	r1, r3
 8000716:	3734      	adds	r7, #52	@ 0x34
 8000718:	46bd      	mov	sp, r7
 800071a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800071e:	4770      	bx	lr

08000720 <BF_Pack62_to2x31>:

void BF_Pack62_to2x31(const bf_broadcast_frame_t *f, uint32_t out[2]) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	6039      	str	r1, [r7, #0]
  if (!out)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d018      	beq.n	8000762 <BF_Pack62_to2x31+0x42>
    return;

  uint64_t word = BF_Pack62(f);
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f7ff ffa2 	bl	800067a <BF_Pack62>
 8000736:	e9c7 0102 	strd	r0, r1, [r7, #8]
  out[0] = (uint32_t)(((word >> 31) & 0x7FFFFFFF) << 1); // bits 61-31 left aligned
 800073a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800073e:	f04f 0200 	mov.w	r2, #0
 8000742:	f04f 0300 	mov.w	r3, #0
 8000746:	0fc2      	lsrs	r2, r0, #31
 8000748:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800074c:	0fcb      	lsrs	r3, r1, #31
 800074e:	4613      	mov	r3, r2
 8000750:	005a      	lsls	r2, r3, #1
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	601a      	str	r2, [r3, #0]
  out[1] = (uint32_t)(((word >> 0) & 0x7FFFFFFF) << 1);  // bits 30-0 left aligned
 8000756:	68ba      	ldr	r2, [r7, #8]
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	3304      	adds	r3, #4
 800075c:	0052      	lsls	r2, r2, #1
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	e000      	b.n	8000764 <BF_Pack62_to2x31+0x44>
    return;
 8000762:	bf00      	nop
}
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <BF_Pack34_to2x17>:

    // uint8_t ctrl = ();
  }
}

void BF_Pack34_to2x17(const bf_fastbeam_frame_t *f, uint32_t out[2]) {
 800076a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800076e:	b0a1      	sub	sp, #132	@ 0x84
 8000770:	af00      	add	r7, sp, #0
 8000772:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8000774:	66b9      	str	r1, [r7, #104]	@ 0x68
  if (!out)
 8000776:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000778:	2b00      	cmp	r3, #0
 800077a:	f000 80c1 	beq.w	8000900 <BF_Pack34_to2x17+0x196>
    return;

  uint64_t word = 0;
 800077e:	f04f 0200 	mov.w	r2, #0
 8000782:	f04f 0300 	mov.w	r3, #0
 8000786:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
  uint8_t opcode = (f->is_tx_bank) ? 0b1111 : 0b1110;
 800078a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800078c:	799b      	ldrb	r3, [r3, #6]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <BF_Pack34_to2x17+0x2c>
 8000792:	230f      	movs	r3, #15
 8000794:	e000      	b.n	8000798 <BF_Pack34_to2x17+0x2e>
 8000796:	230e      	movs	r3, #14
 8000798:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  word |= ((uint64_t)opcode << 30);
 800079c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80007a0:	2200      	movs	r2, #0
 80007a2:	469a      	mov	sl, r3
 80007a4:	4693      	mov	fp, r2
 80007a6:	ea4f 099a 	mov.w	r9, sl, lsr #2
 80007aa:	ea4f 788a 	mov.w	r8, sl, lsl #30
 80007ae:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80007b2:	ea42 0108 	orr.w	r1, r2, r8
 80007b6:	6239      	str	r1, [r7, #32]
 80007b8:	ea43 0309 	orr.w	r3, r3, r9
 80007bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80007be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80007c2:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
  word |= ((uint64_t)(f->tdbs_addr_B & 0x3F) << 24);
 80007c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	2200      	movs	r2, #0
 80007ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80007d0:	667a      	str	r2, [r7, #100]	@ 0x64
 80007d2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80007d6:	460b      	mov	r3, r1
 80007d8:	0a1b      	lsrs	r3, r3, #8
 80007da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80007dc:	460b      	mov	r3, r1
 80007de:	061b      	lsls	r3, r3, #24
 80007e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80007e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80007e4:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80007e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80007ea:	2300      	movs	r3, #0
 80007ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80007ee:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80007f2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80007f6:	4641      	mov	r1, r8
 80007f8:	4311      	orrs	r1, r2
 80007fa:	61b9      	str	r1, [r7, #24]
 80007fc:	4649      	mov	r1, r9
 80007fe:	4319      	orrs	r1, r3
 8000800:	61f9      	str	r1, [r7, #28]
 8000802:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000806:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
  word |= ((uint64_t)(f->tdbs_addr_A & 0x3F) << 18);
 800080a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800080c:	785b      	ldrb	r3, [r3, #1]
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2200      	movs	r2, #0
 8000812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000814:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000816:	f04f 0200 	mov.w	r2, #0
 800081a:	f04f 0300 	mov.w	r3, #0
 800081e:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8000822:	4649      	mov	r1, r9
 8000824:	048b      	lsls	r3, r1, #18
 8000826:	4641      	mov	r1, r8
 8000828:	ea43 3391 	orr.w	r3, r3, r1, lsr #14
 800082c:	4641      	mov	r1, r8
 800082e:	048a      	lsls	r2, r1, #18
 8000830:	f402 037c 	and.w	r3, r2, #16515072	@ 0xfc0000
 8000834:	643b      	str	r3, [r7, #64]	@ 0x40
 8000836:	2300      	movs	r3, #0
 8000838:	647b      	str	r3, [r7, #68]	@ 0x44
 800083a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800083e:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8000842:	4641      	mov	r1, r8
 8000844:	4311      	orrs	r1, r2
 8000846:	6139      	str	r1, [r7, #16]
 8000848:	4649      	mov	r1, r9
 800084a:	4319      	orrs	r1, r3
 800084c:	6179      	str	r1, [r7, #20]
 800084e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000852:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
  word |= ((uint64_t)(f->fbs_addr_B & 0x1FF) << 9);
 8000856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000858:	885b      	ldrh	r3, [r3, #2]
 800085a:	b29b      	uxth	r3, r3
 800085c:	2200      	movs	r2, #0
 800085e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000860:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000862:	f04f 0200 	mov.w	r2, #0
 8000866:	f04f 0300 	mov.w	r3, #0
 800086a:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800086e:	4649      	mov	r1, r9
 8000870:	024b      	lsls	r3, r1, #9
 8000872:	4641      	mov	r1, r8
 8000874:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8000878:	4641      	mov	r1, r8
 800087a:	024a      	lsls	r2, r1, #9
 800087c:	f022 447f 	bic.w	r4, r2, #4278190080	@ 0xff000000
 8000880:	f424 047c 	bic.w	r4, r4, #16515072	@ 0xfc0000
 8000884:	f424 74ff 	bic.w	r4, r4, #510	@ 0x1fe
 8000888:	f024 0401 	bic.w	r4, r4, #1
 800088c:	2500      	movs	r5, #0
 800088e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8000892:	ea42 0104 	orr.w	r1, r2, r4
 8000896:	60b9      	str	r1, [r7, #8]
 8000898:	432b      	orrs	r3, r5
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80008a0:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
  word |= ((uint64_t)(f->fbs_addr_A & 0x1FF) << 0);
 80008a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008a6:	889b      	ldrh	r3, [r3, #4]
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	2200      	movs	r2, #0
 80008ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80008ae:	637a      	str	r2, [r7, #52]	@ 0x34
 80008b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008b8:	2300      	movs	r3, #0
 80008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80008bc:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80008c0:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80008c4:	4621      	mov	r1, r4
 80008c6:	4311      	orrs	r1, r2
 80008c8:	6039      	str	r1, [r7, #0]
 80008ca:	4629      	mov	r1, r5
 80008cc:	4319      	orrs	r1, r3
 80008ce:	6079      	str	r1, [r7, #4]
 80008d0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80008d4:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78

  out[0] = (uint32_t)(((word >> 17) & 0x1FFFF) << 15); // bits 33-17 left aligned
 80008d8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80008dc:	f04f 0200 	mov.w	r2, #0
 80008e0:	f04f 0300 	mov.w	r3, #0
 80008e4:	0c42      	lsrs	r2, r0, #17
 80008e6:	ea42 32c1 	orr.w	r2, r2, r1, lsl #15
 80008ea:	0c4b      	lsrs	r3, r1, #17
 80008ec:	4613      	mov	r3, r2
 80008ee:	03da      	lsls	r2, r3, #15
 80008f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80008f2:	601a      	str	r2, [r3, #0]
  out[1] = (uint32_t)(((word >> 0) & 0x1FFFF) << 15);  // bits 16-0 left aligned
 80008f4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80008f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80008f8:	3304      	adds	r3, #4
 80008fa:	03d2      	lsls	r2, r2, #15
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	e000      	b.n	8000902 <BF_Pack34_to2x17+0x198>
    return;
 8000900:	bf00      	nop
}
 8000902:	3784      	adds	r7, #132	@ 0x84
 8000904:	46bd      	mov	sp, r7
 8000906:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800090a:	4770      	bx	lr

0800090c <BF_Pack60_to2x30>:
  out[1] = (uint16_t)(word >> 30) & 0x7FFF; // bits 44-30
  out[2] = (uint16_t)(word >> 15) & 0x7FFF; // bits 29-15
  out[3] = (uint16_t)(word) & 0x7FFF;       // bits 14-0
}

void BF_Pack60_to2x30(const bf_register_frame_t *f, uint32_t out[2]) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
  if (!out)
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d018      	beq.n	800094e <BF_Pack60_to2x30+0x42>
    return;

  uint64_t word = BF_Pack60(f);
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f7ff fe7d 	bl	800061c <BF_Pack60>
 8000922:	e9c7 0102 	strd	r0, r1, [r7, #8]
  out[0] = (uint32_t)(((word >> 30) & 0x3FFFFFFF) << 2); // bits 59-30 left aligned
 8000926:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800092a:	f04f 0200 	mov.w	r2, #0
 800092e:	f04f 0300 	mov.w	r3, #0
 8000932:	0f82      	lsrs	r2, r0, #30
 8000934:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8000938:	0f8b      	lsrs	r3, r1, #30
 800093a:	4613      	mov	r3, r2
 800093c:	009a      	lsls	r2, r3, #2
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	601a      	str	r2, [r3, #0]
  out[1] = (uint32_t)(((word >> 0) & 0x3FFFFFFF) << 2);  // bits 29-0 left aligned
 8000942:	68ba      	ldr	r2, [r7, #8]
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	3304      	adds	r3, #4
 8000948:	0092      	lsls	r2, r2, #2
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	e000      	b.n	8000950 <BF_Pack60_to2x30+0x44>
    return;
 800094e:	bf00      	nop
}
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <BF_Send60>:

// Transmit Helpers

// send one 60-bit register frame
HAL_StatusTypeDef BF_Send60(GPIO_TypeDef *cs_port, uint16_t cs_pin,
                            const bf_register_frame_t *f) {
 8000956:	b580      	push	{r7, lr}
 8000958:	b086      	sub	sp, #24
 800095a:	af00      	add	r7, sp, #0
 800095c:	60f8      	str	r0, [r7, #12]
 800095e:	460b      	mov	r3, r1
 8000960:	607a      	str	r2, [r7, #4]
 8000962:	817b      	strh	r3, [r7, #10]
  if (BF_SPI_ReInitForBits(60) != HAL_OK) {
 8000964:	203c      	movs	r0, #60	@ 0x3c
 8000966:	f000 f8c3 	bl	8000af0 <BF_SPI_ReInitForBits>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <BF_Send60+0x1e>
    return HAL_ERROR;
 8000970:	2301      	movs	r3, #1
 8000972:	e012      	b.n	800099a <BF_Send60+0x44>
  }

  uint32_t chunks[2] = {0};
 8000974:	f107 0310 	add.w	r3, r7, #16
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
  BF_Pack60_to2x30(f, chunks);
 800097e:	f107 0310 	add.w	r3, r7, #16
 8000982:	4619      	mov	r1, r3
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff ffc1 	bl	800090c <BF_Pack60_to2x30>
  return BF_SPI_Send2Words(cs_port, cs_pin, chunks);
 800098a:	f107 0210 	add.w	r2, r7, #16
 800098e:	897b      	ldrh	r3, [r7, #10]
 8000990:	4619      	mov	r1, r3
 8000992:	68f8      	ldr	r0, [r7, #12]
 8000994:	f000 f8c4 	bl	8000b20 <BF_SPI_Send2Words>
 8000998:	4603      	mov	r3, r0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3718      	adds	r7, #24
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <BF_Send62_Broadcast>:
  return status;
}

// send one 62-bit broadcast frame
HAL_StatusTypeDef BF_Send62_Broadcast(GPIO_TypeDef *cs_port, uint16_t cs_pin,
                                      const bf_broadcast_frame_t *f) {
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b086      	sub	sp, #24
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	60f8      	str	r0, [r7, #12]
 80009aa:	460b      	mov	r3, r1
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	817b      	strh	r3, [r7, #10]

  if (BF_SPI_ReInitForBits(62) != HAL_OK) {
 80009b0:	203e      	movs	r0, #62	@ 0x3e
 80009b2:	f000 f89d 	bl	8000af0 <BF_SPI_ReInitForBits>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <BF_Send62_Broadcast+0x1e>
    return HAL_ERROR;
 80009bc:	2301      	movs	r3, #1
 80009be:	e012      	b.n	80009e6 <BF_Send62_Broadcast+0x44>
  }

  uint32_t chunks[2] = {0};
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
  BF_Pack62_to2x31(f, chunks);
 80009ca:	f107 0310 	add.w	r3, r7, #16
 80009ce:	4619      	mov	r1, r3
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f7ff fea5 	bl	8000720 <BF_Pack62_to2x31>
  return BF_SPI_Send2Words(cs_port, cs_pin, chunks);
 80009d6:	f107 0210 	add.w	r2, r7, #16
 80009da:	897b      	ldrh	r3, [r7, #10]
 80009dc:	4619      	mov	r1, r3
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f000 f89e 	bl	8000b20 <BF_SPI_Send2Words>
 80009e4:	4603      	mov	r3, r0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <BF_Send34_FastBeam>:

// send one 34-bit fast-beam frame
HAL_StatusTypeDef BF_Send34_FastBeam(GPIO_TypeDef *cs_port, uint16_t cs_pin,
                                     const bf_fastbeam_frame_t *f) {
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b086      	sub	sp, #24
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	60f8      	str	r0, [r7, #12]
 80009f6:	460b      	mov	r3, r1
 80009f8:	607a      	str	r2, [r7, #4]
 80009fa:	817b      	strh	r3, [r7, #10]
  if (BF_SPI_ReInitForBits(34) != HAL_OK) {
 80009fc:	2022      	movs	r0, #34	@ 0x22
 80009fe:	f000 f877 	bl	8000af0 <BF_SPI_ReInitForBits>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <BF_Send34_FastBeam+0x1e>
    return HAL_ERROR;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	e012      	b.n	8000a32 <BF_Send34_FastBeam+0x44>
  }

  uint32_t chunks[2] = {0};
 8000a0c:	f107 0310 	add.w	r3, r7, #16
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
  BF_Pack34_to2x17(f, chunks);
 8000a16:	f107 0310 	add.w	r3, r7, #16
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f7ff fea4 	bl	800076a <BF_Pack34_to2x17>
  return BF_SPI_Send2Words(cs_port, cs_pin, chunks);
 8000a22:	f107 0210 	add.w	r2, r7, #16
 8000a26:	897b      	ldrh	r3, [r7, #10]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	68f8      	ldr	r0, [r7, #12]
 8000a2c:	f000 f878 	bl	8000b20 <BF_SPI_Send2Words>
 8000a30:	4603      	mov	r3, r0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <BF_SPI_DatasizeForBits>:
#include "bf_spi.h"

// Map total bit counts to the required datasize setting.
static uint32_t BF_SPI_DatasizeForBits(uint16_t total_bits) {
 8000a3a:	b480      	push	{r7}
 8000a3c:	b083      	sub	sp, #12
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	4603      	mov	r3, r0
 8000a42:	80fb      	strh	r3, [r7, #6]
  switch (total_bits) {
 8000a44:	88fb      	ldrh	r3, [r7, #6]
 8000a46:	2b3e      	cmp	r3, #62	@ 0x3e
 8000a48:	d00a      	beq.n	8000a60 <BF_SPI_DatasizeForBits+0x26>
 8000a4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8000a4c:	dc0a      	bgt.n	8000a64 <BF_SPI_DatasizeForBits+0x2a>
 8000a4e:	2b22      	cmp	r3, #34	@ 0x22
 8000a50:	d002      	beq.n	8000a58 <BF_SPI_DatasizeForBits+0x1e>
 8000a52:	2b3c      	cmp	r3, #60	@ 0x3c
 8000a54:	d002      	beq.n	8000a5c <BF_SPI_DatasizeForBits+0x22>
 8000a56:	e005      	b.n	8000a64 <BF_SPI_DatasizeForBits+0x2a>
  case 34:
    return SPI_DATASIZE_17BIT;
 8000a58:	2310      	movs	r3, #16
 8000a5a:	e004      	b.n	8000a66 <BF_SPI_DatasizeForBits+0x2c>
  case 60:
    return SPI_DATASIZE_30BIT;
 8000a5c:	231d      	movs	r3, #29
 8000a5e:	e002      	b.n	8000a66 <BF_SPI_DatasizeForBits+0x2c>
  case 62:
    return SPI_DATASIZE_31BIT;
 8000a60:	231e      	movs	r3, #30
 8000a62:	e000      	b.n	8000a66 <BF_SPI_DatasizeForBits+0x2c>
  default:
    return 0;
 8000a64:	2300      	movs	r3, #0
  }
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
	...

08000a74 <BF_SPI_ReInitDataSize>:

HAL_StatusTypeDef BF_SPI_ReInitDataSize(uint32_t datasize) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  if (datasize == 0) {
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d101      	bne.n	8000a86 <BF_SPI_ReInitDataSize+0x12>
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e02e      	b.n	8000ae4 <BF_SPI_ReInitDataSize+0x70>
  }

  SPI_HandleTypeDef *hspi = BF_SPI_HANDLE;
 8000a86:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <BF_SPI_ReInitDataSize+0x78>)
 8000a88:	60fb      	str	r3, [r7, #12]
   if (hspi == NULL || hspi->Instance == NULL) {
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d003      	beq.n	8000a98 <BF_SPI_ReInitDataSize+0x24>
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d101      	bne.n	8000a9c <BF_SPI_ReInitDataSize+0x28>
    return HAL_ERROR;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	e023      	b.n	8000ae4 <BF_SPI_ReInitDataSize+0x70>
  }

  HAL_SPI_StateTypeDef st = HAL_SPI_GetState(hspi);
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f005 febf 	bl	8006820 <HAL_SPI_GetState>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	72fb      	strb	r3, [r7, #11]
  if (st != HAL_SPI_STATE_READY && st != HAL_SPI_STATE_RESET) {
 8000aa6:	7afb      	ldrb	r3, [r7, #11]
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	d004      	beq.n	8000ab6 <BF_SPI_ReInitDataSize+0x42>
 8000aac:	7afb      	ldrb	r3, [r7, #11]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <BF_SPI_ReInitDataSize+0x42>
    return HAL_BUSY;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	e016      	b.n	8000ae4 <BF_SPI_ReInitDataSize+0x70>
  }

  if (st != HAL_SPI_STATE_RESET) {
 8000ab6:	7afb      	ldrb	r3, [r7, #11]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d007      	beq.n	8000acc <BF_SPI_ReInitDataSize+0x58>
    if (HAL_SPI_DeInit(hspi) != HAL_OK) {
 8000abc:	68f8      	ldr	r0, [r7, #12]
 8000abe:	f005 fc71 	bl	80063a4 <HAL_SPI_DeInit>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <BF_SPI_ReInitDataSize+0x58>
      return HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e00b      	b.n	8000ae4 <BF_SPI_ReInitDataSize+0x70>
    }
  }

  hspi->Init.DataSize = datasize;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	60da      	str	r2, [r3, #12]
  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8000ad2:	68f8      	ldr	r0, [r7, #12]
 8000ad4:	f005 fb50 	bl	8006178 <HAL_SPI_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <BF_SPI_ReInitDataSize+0x6e>
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e000      	b.n	8000ae4 <BF_SPI_ReInitDataSize+0x70>
  }

  return HAL_OK;
 8000ae2:	2300      	movs	r3, #0
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000054 	.word	0x20000054

08000af0 <BF_SPI_ReInitForBits>:

HAL_StatusTypeDef BF_SPI_ReInitForBits(uint16_t total_bits) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	80fb      	strh	r3, [r7, #6]
  uint32_t datasize = BF_SPI_DatasizeForBits(total_bits);
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff9c 	bl	8000a3a <BF_SPI_DatasizeForBits>
 8000b02:	60f8      	str	r0, [r7, #12]
  if (datasize == 0) {
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d101      	bne.n	8000b0e <BF_SPI_ReInitForBits+0x1e>
    return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e003      	b.n	8000b16 <BF_SPI_ReInitForBits+0x26>
  }
  return BF_SPI_ReInitDataSize(datasize);
 8000b0e:	68f8      	ldr	r0, [r7, #12]
 8000b10:	f7ff ffb0 	bl	8000a74 <BF_SPI_ReInitDataSize>
 8000b14:	4603      	mov	r3, r0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <BF_SPI_Send2Words>:
    HAL_SPI_DeInit(hspi);
  }
}

HAL_StatusTypeDef BF_SPI_Send2Words(GPIO_TypeDef *cs_port, uint16_t cs_pin,
                                    const uint32_t words[2]) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	607a      	str	r2, [r7, #4]
 8000b2c:	817b      	strh	r3, [r7, #10]
  if (cs_port == NULL || words == NULL) {
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d002      	beq.n	8000b3a <BF_SPI_Send2Words+0x1a>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d101      	bne.n	8000b3e <BF_SPI_Send2Words+0x1e>
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e020      	b.n	8000b80 <BF_SPI_Send2Words+0x60>
  }

  SPI_HandleTypeDef *hspi = BF_SPI_HANDLE;
 8000b3e:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <BF_SPI_Send2Words+0x68>)
 8000b40:	617b      	str	r3, [r7, #20]
  if (hspi == NULL || hspi->Instance == NULL) {
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d003      	beq.n	8000b50 <BF_SPI_Send2Words+0x30>
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d101      	bne.n	8000b54 <BF_SPI_Send2Words+0x34>
    return HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	e015      	b.n	8000b80 <BF_SPI_Send2Words+0x60>
  }

  HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 8000b54:	897b      	ldrh	r3, [r7, #10]
 8000b56:	2200      	movs	r2, #0
 8000b58:	4619      	mov	r1, r3
 8000b5a:	68f8      	ldr	r0, [r7, #12]
 8000b5c:	f001 fa4c 	bl	8001ff8 <HAL_GPIO_WritePin>
  HAL_StatusTypeDef status =
      HAL_SPI_Transmit(hspi, (uint8_t *)words, 2, HAL_MAX_DELAY);
 8000b60:	f04f 33ff 	mov.w	r3, #4294967295
 8000b64:	2202      	movs	r2, #2
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	6978      	ldr	r0, [r7, #20]
 8000b6a:	f005 fc45 	bl	80063f8 <HAL_SPI_Transmit>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	74fb      	strb	r3, [r7, #19]
  HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000b72:	897b      	ldrh	r3, [r7, #10]
 8000b74:	2201      	movs	r2, #1
 8000b76:	4619      	mov	r1, r3
 8000b78:	68f8      	ldr	r0, [r7, #12]
 8000b7a:	f001 fa3d 	bl	8001ff8 <HAL_GPIO_WritePin>
  return status;
 8000b7e:	7cfb      	ldrb	r3, [r7, #19]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000054 	.word	0x20000054

08000b8c <App_BeamformerDemo>:
// Call `App_BeamformerDemo()` after `MX_GPIO_Init()` and SPI1 init.

#define BF_CS_PORT GPIOA
#define BF_CS_PIN  GPIO_PIN_4

void App_BeamformerDemo(void) {
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b08b      	sub	sp, #44	@ 0x2c
 8000b90:	af00      	add	r7, sp, #0
  BF_Init(BF_CS_PORT, BF_CS_PIN); // CS idle high
 8000b92:	2110      	movs	r1, #16
 8000b94:	4819      	ldr	r0, [pc, #100]	@ (8000bfc <App_BeamformerDemo+0x70>)
 8000b96:	f7ff fd2d 	bl	80005f4 <BF_Init>

  bf_register_frame_t reg = {
 8000b9a:	f107 0318 	add.w	r3, r7, #24
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]
 8000ba4:	609a      	str	r2, [r3, #8]
 8000ba6:	60da      	str	r2, [r3, #12]
 8000ba8:	4a15      	ldr	r2, [pc, #84]	@ (8000c00 <App_BeamformerDemo+0x74>)
 8000baa:	f04f 0380 	mov.w	r3, #128	@ 0x80
 8000bae:	e9c7 2308 	strd	r2, r3, [r7, #32]
      .addr10 = AWMF_REG_MODE,
      .data48 = AWMF_MODE_PARITY_EN | AWMF_MODE_SPI_LDB_EN |
                AWMF_MODE_SPI_FBS_SEL,
  };
  (void)BF_Send60(BF_CS_PORT, BF_CS_PIN, &reg);
 8000bb2:	f107 0318 	add.w	r3, r7, #24
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2110      	movs	r1, #16
 8000bba:	4810      	ldr	r0, [pc, #64]	@ (8000bfc <App_BeamformerDemo+0x70>)
 8000bbc:	f7ff fecb 	bl	8000956 <BF_Send60>

  bf_broadcast_frame_t bc = {
 8000bc0:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <App_BeamformerDemo+0x78>)
 8000bc2:	f107 0408 	add.w	r4, r7, #8
 8000bc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bc8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      .addr10 = AWMF_REG_BW_TX_A,
      .data48 = 0x000012345678ULL,
  };
  (void)BF_Send62_Broadcast(BF_CS_PORT, BF_CS_PIN, &bc);
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	4809      	ldr	r0, [pc, #36]	@ (8000bfc <App_BeamformerDemo+0x70>)
 8000bd6:	f7ff fee4 	bl	80009a2 <BF_Send62_Broadcast>

  bf_fastbeam_frame_t beam = {
 8000bda:	4a0b      	ldr	r2, [pc, #44]	@ (8000c08 <App_BeamformerDemo+0x7c>)
 8000bdc:	463b      	mov	r3, r7
 8000bde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000be2:	e883 0003 	stmia.w	r3, {r0, r1}
      .tdbs_addr_B = 0x02,
      .fbs_addr_A = 0x055,
      .fbs_addr_B = 0x0AA,
      .is_tx_bank = 1,
  };
  (void)BF_Send34_FastBeam(BF_CS_PORT, BF_CS_PIN, &beam);
 8000be6:	463b      	mov	r3, r7
 8000be8:	461a      	mov	r2, r3
 8000bea:	2110      	movs	r1, #16
 8000bec:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <App_BeamformerDemo+0x70>)
 8000bee:	f7ff fefe 	bl	80009ee <BF_Send34_FastBeam>
}
 8000bf2:	bf00      	nop
 8000bf4:	372c      	adds	r7, #44	@ 0x2c
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd90      	pop	{r4, r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	42020000 	.word	0x42020000
 8000c00:	00400004 	.word	0x00400004
 8000c04:	08007ab8 	.word	0x08007ab8
 8000c08:	08007ac8 	.word	0x08007ac8

08000c0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c10:	f000 fd24 	bl	800165c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000c14:	f000 f87f 	bl	8000d16 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000c18:	f000 f834 	bl	8000c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c1c:	f000 f90a 	bl	8000e34 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000c20:	f000 f887 	bl	8000d32 <MX_ICACHE_Init>
  MX_SPI1_Init();
 8000c24:	f000 f898 	bl	8000d58 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // CODEX: Kick off beamformer demo after SPI1 init.
  App_BeamformerDemo();
 8000c28:	f7ff ffb0 	bl	8000b8c <App_BeamformerDemo>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f000 fb27 	bl	8001280 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000c32:	2001      	movs	r0, #1
 8000c34:	f000 fb24 	bl	8001280 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f000 fb21 	bl	8001280 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c3e:	2101      	movs	r1, #1
 8000c40:	2000      	movs	r0, #0
 8000c42:	f000 fbad 	bl	80013a0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000c46:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <main+0x74>)
 8000c48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c4c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <main+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c54:	4b0a      	ldr	r3, [pc, #40]	@ (8000c80 <main+0x74>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <main+0x74>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <main+0x74>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c66:	4906      	ldr	r1, [pc, #24]	@ (8000c80 <main+0x74>)
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f000 fc33 	bl	80014d4 <BSP_COM_Init>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d002      	beq.n	8000c7a <main+0x6e>
  {
    Error_Handler();
 8000c74:	f000 f944 	bl	8000f00 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c78:	bf00      	nop
 8000c7a:	bf00      	nop
 8000c7c:	e7fd      	b.n	8000c7a <main+0x6e>
 8000c7e:	bf00      	nop
 8000c80:	20000044 	.word	0x20000044

08000c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b09e      	sub	sp, #120	@ 0x78
 8000c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c8a:	f107 0318 	add.w	r3, r7, #24
 8000c8e:	2260      	movs	r2, #96	@ 0x60
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f006 fed7 	bl	8007a46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c98:	463b      	mov	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]
 8000ca6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f001 f9ed 	bl	8002088 <HAL_PWREx_ControlVoltageScaling>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000cb4:	f000 f924 	bl	8000f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000cb8:	2310      	movs	r3, #16
 8000cba:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cc0:	2310      	movs	r3, #16
 8000cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000cc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cce:	f107 0318 	add.w	r3, r7, #24
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f001 fad4 	bl	8002280 <HAL_RCC_OscConfig>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000cde:	f000 f90f 	bl	8000f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce2:	231f      	movs	r3, #31
 8000ce4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cfa:	463b      	mov	r3, r7
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f002 f99a 	bl	8003038 <HAL_RCC_ClockConfig>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000d0a:	f000 f8f9 	bl	8000f00 <Error_Handler>
  }
}
 8000d0e:	bf00      	nop
 8000d10:	3778      	adds	r7, #120	@ 0x78
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d1a:	f001 faa1 	bl	8002260 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000d1e:	2002      	movs	r0, #2
 8000d20:	f001 fa3e 	bl	80021a0 <HAL_PWREx_ConfigSupply>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000d2a:	f000 f8e9 	bl	8000f00 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000d36:	2000      	movs	r0, #0
 8000d38:	f001 f976 	bl	8002028 <HAL_ICACHE_ConfigAssociativityMode>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000d42:	f000 f8dd 	bl	8000f00 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000d46:	f001 f98f 	bl	8002068 <HAL_ICACHE_Enable>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000d50:	f000 f8d6 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d68:	4b30      	ldr	r3, [pc, #192]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d6a:	4a31      	ldr	r2, [pc, #196]	@ (8000e30 <MX_SPI1_Init+0xd8>)
 8000d6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d70:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d76:	4b2d      	ldr	r3, [pc, #180]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d7c:	4b2b      	ldr	r3, [pc, #172]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d7e:	2203      	movs	r2, #3
 8000d80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d82:	4b2a      	ldr	r3, [pc, #168]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d88:	4b28      	ldr	r3, [pc, #160]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d8e:	4b27      	ldr	r3, [pc, #156]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d90:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d96:	4b25      	ldr	r3, [pc, #148]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d9c:	4b23      	ldr	r3, [pc, #140]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000da2:	4b22      	ldr	r3, [pc, #136]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000da8:	4b20      	ldr	r3, [pc, #128]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8000dae:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000db0:	2207      	movs	r2, #7
 8000db2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000db6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dba:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000dc8:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000dce:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000dd4:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000de0:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000de6:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000dec:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000df2:	480e      	ldr	r0, [pc, #56]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000df4:	f005 f9c0 	bl	8006178 <HAL_SPI_Init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 8000dfe:	f000 f87f 	bl	8000f00 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000e02:	2300      	movs	r3, #0
 8000e04:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000e06:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e0a:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000e10:	1d3b      	adds	r3, r7, #4
 8000e12:	4619      	mov	r1, r3
 8000e14:	4805      	ldr	r0, [pc, #20]	@ (8000e2c <MX_SPI1_Init+0xd4>)
 8000e16:	f005 fdfa 	bl	8006a0e <HAL_SPIEx_SetConfigAutonomousMode>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 8000e20:	f000 f86e 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20000054 	.word	0x20000054
 8000e30:	40013000 	.word	0x40013000

08000e34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3a:	4b26      	ldr	r3, [pc, #152]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e40:	4a24      	ldr	r2, [pc, #144]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e42:	f043 0304 	orr.w	r3, r3, #4
 8000e46:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e4a:	4b22      	ldr	r3, [pc, #136]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e58:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e68:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e76:	4b17      	ldr	r3, [pc, #92]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e7c:	4a15      	ldr	r2, [pc, #84]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e7e:	f043 0302 	orr.w	r3, r3, #2
 8000e82:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e86:	4b13      	ldr	r3, [pc, #76]	@ (8000ed4 <MX_GPIO_Init+0xa0>)
 8000e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e8c:	f003 0302 	and.w	r3, r3, #2
 8000e90:	603b      	str	r3, [r7, #0]
 8000e92:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  // CODEX: Configure beamformer CS pin (PA4) as output, idle high.
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 030c 	add.w	r3, r7, #12
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ea4:	2310      	movs	r3, #16
 8000ea6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4807      	ldr	r0, [pc, #28]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000ebc:	f000 fdde 	bl	8001a7c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2110      	movs	r1, #16
 8000ec4:	4804      	ldr	r0, [pc, #16]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000ec6:	f001 f897 	bl	8001ff8 <HAL_GPIO_WritePin>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000eca:	bf00      	nop
 8000ecc:	3720      	adds	r7, #32
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	46020c00 	.word	0x46020c00
 8000ed8:	42020000 	.word	0x42020000

08000edc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d101      	bne.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eee:	f000 fbe5 	bl	80016bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40014800 	.word	0x40014800

08000f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f04:	b672      	cpsid	i
}
 8000f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <Error_Handler+0x8>

08000f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <HAL_MspInit+0x34>)
 8000f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f18:	4a09      	ldr	r2, [pc, #36]	@ (8000f40 <HAL_MspInit+0x34>)
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <HAL_MspInit+0x34>)
 8000f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000f30:	2004      	movs	r0, #4
 8000f32:	f000 fc90 	bl	8001856 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	46020c00 	.word	0x46020c00

08000f44 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b0ba      	sub	sp, #232	@ 0xe8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f5c:	f107 0310 	add.w	r3, r7, #16
 8000f60:	22c0      	movs	r2, #192	@ 0xc0
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f006 fd6e 	bl	8007a46 <memset>
  if(hspi->Instance==SPI1)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a27      	ldr	r2, [pc, #156]	@ (800100c <HAL_SPI_MspInit+0xc8>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d146      	bne.n	8001002 <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000f74:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000f78:	f04f 0300 	mov.w	r3, #0
 8000f7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8000f80:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000f84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f88:	f107 0310 	add.w	r3, r7, #16
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f002 fc5b 	bl	8003848 <HAL_RCCEx_PeriphCLKConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8000f98:	f7ff ffb2 	bl	8000f00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001010 <HAL_SPI_MspInit+0xcc>)
 8000f9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000fa2:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <HAL_SPI_MspInit+0xcc>)
 8000fa4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fa8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000fac:	4b18      	ldr	r3, [pc, #96]	@ (8001010 <HAL_SPI_MspInit+0xcc>)
 8000fae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000fb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	4b15      	ldr	r3, [pc, #84]	@ (8001010 <HAL_SPI_MspInit+0xcc>)
 8000fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fc0:	4a13      	ldr	r2, [pc, #76]	@ (8001010 <HAL_SPI_MspInit+0xcc>)
 8000fc2:	f043 0301 	orr.w	r3, r3, #1
 8000fc6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fca:	4b11      	ldr	r3, [pc, #68]	@ (8001010 <HAL_SPI_MspInit+0xcc>)
 8000fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000fd8:	23c2      	movs	r3, #194	@ 0xc2
 8000fda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fea:	2300      	movs	r3, #0
 8000fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ff0:	2305      	movs	r3, #5
 8000ff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4805      	ldr	r0, [pc, #20]	@ (8001014 <HAL_SPI_MspInit+0xd0>)
 8000ffe:	f000 fd3d 	bl	8001a7c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001002:	bf00      	nop
 8001004:	37e8      	adds	r7, #232	@ 0xe8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40013000 	.word	0x40013000
 8001010:	46020c00 	.word	0x46020c00
 8001014:	42020000 	.word	0x42020000

08001018 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a09      	ldr	r2, [pc, #36]	@ (800104c <HAL_SPI_MspDeInit+0x34>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d10b      	bne.n	8001042 <HAL_SPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <HAL_SPI_MspDeInit+0x38>)
 800102c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001030:	4a07      	ldr	r2, [pc, #28]	@ (8001050 <HAL_SPI_MspDeInit+0x38>)
 8001032:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001036:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7);
 800103a:	21c2      	movs	r1, #194	@ 0xc2
 800103c:	4805      	ldr	r0, [pc, #20]	@ (8001054 <HAL_SPI_MspDeInit+0x3c>)
 800103e:	f000 fefd 	bl	8001e3c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI1_MspDeInit 1 */

    /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40013000 	.word	0x40013000
 8001050:	46020c00 	.word	0x46020c00
 8001054:	42020000 	.word	0x42020000

08001058 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08e      	sub	sp, #56	@ 0x38
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001068:	4b2e      	ldr	r3, [pc, #184]	@ (8001124 <HAL_InitTick+0xcc>)
 800106a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800106e:	4a2d      	ldr	r2, [pc, #180]	@ (8001124 <HAL_InitTick+0xcc>)
 8001070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001074:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001078:	4b2a      	ldr	r3, [pc, #168]	@ (8001124 <HAL_InitTick+0xcc>)
 800107a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800107e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001086:	f107 0210 	add.w	r2, r7, #16
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f002 fb1b 	bl	80036cc <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001096:	f002 faf1 	bl	800367c <HAL_RCC_GetPCLK2Freq>
 800109a:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800109c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800109e:	4a22      	ldr	r2, [pc, #136]	@ (8001128 <HAL_InitTick+0xd0>)
 80010a0:	fba2 2303 	umull	r2, r3, r2, r3
 80010a4:	0c9b      	lsrs	r3, r3, #18
 80010a6:	3b01      	subs	r3, #1
 80010a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80010aa:	4b20      	ldr	r3, [pc, #128]	@ (800112c <HAL_InitTick+0xd4>)
 80010ac:	4a20      	ldr	r2, [pc, #128]	@ (8001130 <HAL_InitTick+0xd8>)
 80010ae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80010b0:	4b1e      	ldr	r3, [pc, #120]	@ (800112c <HAL_InitTick+0xd4>)
 80010b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010b6:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80010b8:	4a1c      	ldr	r2, [pc, #112]	@ (800112c <HAL_InitTick+0xd4>)
 80010ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010bc:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80010be:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <HAL_InitTick+0xd4>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c4:	4b19      	ldr	r3, [pc, #100]	@ (800112c <HAL_InitTick+0xd4>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 80010ca:	4818      	ldr	r0, [pc, #96]	@ (800112c <HAL_InitTick+0xd4>)
 80010cc:	f005 fce0 	bl	8006a90 <HAL_TIM_Base_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 80010d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d118      	bne.n	8001110 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 80010de:	4813      	ldr	r0, [pc, #76]	@ (800112c <HAL_InitTick+0xd4>)
 80010e0:	f005 fd38 	bl	8006b54 <HAL_TIM_Base_Start_IT>
 80010e4:	4603      	mov	r3, r0
 80010e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 80010ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d10e      	bne.n	8001110 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b0f      	cmp	r3, #15
 80010f6:	d808      	bhi.n	800110a <HAL_InitTick+0xb2>
      {
        /* Enable the TIM17 global Interrupt */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 80010f8:	2200      	movs	r2, #0
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	2047      	movs	r0, #71	@ 0x47
 80010fe:	f000 fbb5 	bl	800186c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001102:	4a0c      	ldr	r2, [pc, #48]	@ (8001134 <HAL_InitTick+0xdc>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	e002      	b.n	8001110 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001110:	2047      	movs	r0, #71	@ 0x47
 8001112:	f000 fbc5 	bl	80018a0 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8001116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800111a:	4618      	mov	r0, r3
 800111c:	3738      	adds	r7, #56	@ 0x38
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	46020c00 	.word	0x46020c00
 8001128:	431bde83 	.word	0x431bde83
 800112c:	200000e4 	.word	0x200000e4
 8001130:	40014800 	.word	0x40014800
 8001134:	20000020 	.word	0x20000020

08001138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <NMI_Handler+0x4>

08001140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <HardFault_Handler+0x4>

08001148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <MemManage_Handler+0x4>

08001150 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <BusFault_Handler+0x4>

08001158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <UsageFault_Handler+0x4>

08001160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800119c:	2000      	movs	r0, #0
 800119e:	f000 f977 	bl	8001490 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80011ac:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <TIM17_IRQHandler+0x10>)
 80011ae:	f005 fd71 	bl	8006c94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200000e4 	.word	0x200000e4

080011bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011c0:	4b18      	ldr	r3, [pc, #96]	@ (8001224 <SystemInit+0x68>)
 80011c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011c6:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <SystemInit+0x68>)
 80011c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80011d0:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <SystemInit+0x6c>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80011d6:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <SystemInit+0x6c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80011dc:	4b12      	ldr	r3, [pc, #72]	@ (8001228 <SystemInit+0x6c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <SystemInit+0x6c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80011e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <SystemInit+0x6c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001228 <SystemInit+0x6c>)
 80011ee:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80011f2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80011f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80011f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <SystemInit+0x6c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80011fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001228 <SystemInit+0x6c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a09      	ldr	r2, [pc, #36]	@ (8001228 <SystemInit+0x6c>)
 8001204:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001208:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800120a:	4b07      	ldr	r3, [pc, #28]	@ (8001228 <SystemInit+0x6c>)
 800120c:	2200      	movs	r2, #0
 800120e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001210:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <SystemInit+0x68>)
 8001212:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001216:	609a      	str	r2, [r3, #8]
  #endif
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	e000ed00 	.word	0xe000ed00
 8001228:	46020c00 	.word	0x46020c00

0800122c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800122c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001264 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001230:	f7ff ffc4 	bl	80011bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001234:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001236:	e003      	b.n	8001240 <LoopCopyDataInit>

08001238 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001238:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800123a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800123c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800123e:	3104      	adds	r1, #4

08001240 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001240:	480a      	ldr	r0, [pc, #40]	@ (800126c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001242:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001244:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001246:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001248:	d3f6      	bcc.n	8001238 <CopyDataInit>
	ldr	r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <LoopForever+0x12>)
	b	LoopFillZerobss
 800124c:	e002      	b.n	8001254 <LoopFillZerobss>

0800124e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800124e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001250:	f842 3b04 	str.w	r3, [r2], #4

08001254 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001254:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <LoopForever+0x16>)
	cmp	r2, r3
 8001256:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001258:	d3f9      	bcc.n	800124e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800125a:	f006 fbfd 	bl	8007a58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800125e:	f7ff fcd5 	bl	8000c0c <main>

08001262 <LoopForever>:

LoopForever:
    b LoopForever
 8001262:	e7fe      	b.n	8001262 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001264:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001268:	08007bdc 	.word	0x08007bdc
	ldr	r0, =_sdata
 800126c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001270:	20000025 	.word	0x20000025
	ldr	r2, =_sbss
 8001274:	20000028 	.word	0x20000028
	ldr	r3, = _ebss
 8001278:	200001d4 	.word	0x200001d4

0800127c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC1_IRQHandler>
	...

08001280 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	@ 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800128a:	2300      	movs	r3, #0
 800128c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 800128e:	2300      	movs	r3, #0
 8001290:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d009      	beq.n	80012ac <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d006      	beq.n	80012ac <BSP_LED_Init+0x2c>
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d003      	beq.n	80012ac <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80012a4:	f06f 0301 	mvn.w	r3, #1
 80012a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80012aa:	e06e      	b.n	800138a <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d10f      	bne.n	80012d2 <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 80012b2:	4b38      	ldr	r3, [pc, #224]	@ (8001394 <BSP_LED_Init+0x114>)
 80012b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b8:	4a36      	ldr	r2, [pc, #216]	@ (8001394 <BSP_LED_Init+0x114>)
 80012ba:	f043 0302 	orr.w	r3, r3, #2
 80012be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012c2:	4b34      	ldr	r3, [pc, #208]	@ (8001394 <BSP_LED_Init+0x114>)
 80012c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c8:	f003 0302 	and.w	r3, r3, #2
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	e046      	b.n	8001360 <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d10f      	bne.n	80012f8 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 80012d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001394 <BSP_LED_Init+0x114>)
 80012da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012de:	4a2d      	ldr	r2, [pc, #180]	@ (8001394 <BSP_LED_Init+0x114>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001394 <BSP_LED_Init+0x114>)
 80012ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	e033      	b.n	8001360 <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012f8:	4b26      	ldr	r3, [pc, #152]	@ (8001394 <BSP_LED_Init+0x114>)
 80012fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012fe:	f003 0304 	and.w	r3, r3, #4
 8001302:	2b00      	cmp	r3, #0
 8001304:	d110      	bne.n	8001328 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	4b23      	ldr	r3, [pc, #140]	@ (8001394 <BSP_LED_Init+0x114>)
 8001308:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800130c:	4a21      	ldr	r2, [pc, #132]	@ (8001394 <BSP_LED_Init+0x114>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001316:	4b1f      	ldr	r3, [pc, #124]	@ (8001394 <BSP_LED_Init+0x114>)
 8001318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	613b      	str	r3, [r7, #16]
 8001322:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 8001324:	2301      	movs	r3, #1
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 8001328:	f000 ff8a 	bl	8002240 <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 800132c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800132e:	2b01      	cmp	r3, #1
 8001330:	d107      	bne.n	8001342 <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001332:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <BSP_LED_Init+0x114>)
 8001334:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001338:	4a16      	ldr	r2, [pc, #88]	@ (8001394 <BSP_LED_Init+0x114>)
 800133a:	f023 0304 	bic.w	r3, r3, #4
 800133e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 8001342:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <BSP_LED_Init+0x114>)
 8001344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001348:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <BSP_LED_Init+0x114>)
 800134a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800134e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <BSP_LED_Init+0x114>)
 8001354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	4a0d      	ldr	r2, [pc, #52]	@ (8001398 <BSP_LED_Init+0x118>)
 8001364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001368:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800136a:	2301      	movs	r3, #1
 800136c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001372:	2303      	movs	r3, #3
 8001374:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	4a08      	ldr	r2, [pc, #32]	@ (800139c <BSP_LED_Init+0x11c>)
 800137a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137e:	f107 021c 	add.w	r2, r7, #28
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f000 fb79 	bl	8001a7c <HAL_GPIO_Init>
  }

  return ret;
 800138a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800138c:	4618      	mov	r0, r3
 800138e:	3738      	adds	r7, #56	@ 0x38
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	46020c00 	.word	0x46020c00
 8001398:	08007b28 	.word	0x08007b28
 800139c:	20000008 	.word	0x20000008

080013a0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	460a      	mov	r2, r1
 80013aa:	71fb      	strb	r3, [r7, #7]
 80013ac:	4613      	mov	r3, r2
 80013ae:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80013b0:	4b30      	ldr	r3, [pc, #192]	@ (8001474 <BSP_PB_Init+0xd4>)
 80013b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001474 <BSP_PB_Init+0xd4>)
 80013b8:	f043 0304 	orr.w	r3, r3, #4
 80013bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001474 <BSP_PB_Init+0xd4>)
 80013c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013c6:	f003 0304 	and.w	r3, r3, #4
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80013ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80013d4:	2302      	movs	r3, #2
 80013d6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d8:	2302      	movs	r3, #2
 80013da:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d10c      	bne.n	80013fc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4a23      	ldr	r2, [pc, #140]	@ (8001478 <BSP_PB_Init+0xd8>)
 80013ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ee:	f107 020c 	add.w	r2, r7, #12
 80013f2:	4611      	mov	r1, r2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 fb41 	bl	8001a7c <HAL_GPIO_Init>
 80013fa:	e036      	b.n	800146a <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80013fc:	4b1f      	ldr	r3, [pc, #124]	@ (800147c <BSP_PB_Init+0xdc>)
 80013fe:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	4a1d      	ldr	r2, [pc, #116]	@ (8001478 <BSP_PB_Init+0xd8>)
 8001404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001408:	f107 020c 	add.w	r2, r7, #12
 800140c:	4611      	mov	r1, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f000 fb34 	bl	8001a7c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001414:	79fa      	ldrb	r2, [r7, #7]
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4a18      	ldr	r2, [pc, #96]	@ (8001480 <BSP_PB_Init+0xe0>)
 8001420:	441a      	add	r2, r3
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	4917      	ldr	r1, [pc, #92]	@ (8001484 <BSP_PB_Init+0xe4>)
 8001426:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800142a:	4619      	mov	r1, r3
 800142c:	4610      	mov	r0, r2
 800142e:	f000 fac9 	bl	80019c4 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001432:	79fa      	ldrb	r2, [r7, #7]
 8001434:	4613      	mov	r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4413      	add	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4a10      	ldr	r2, [pc, #64]	@ (8001480 <BSP_PB_Init+0xe0>)
 800143e:	1898      	adds	r0, r3, r2
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	4a11      	ldr	r2, [pc, #68]	@ (8001488 <BSP_PB_Init+0xe8>)
 8001444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001448:	461a      	mov	r2, r3
 800144a:	2100      	movs	r1, #0
 800144c:	f000 fa8e 	bl	800196c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001450:	2018      	movs	r0, #24
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <BSP_PB_Init+0xec>)
 8001456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145a:	2200      	movs	r2, #0
 800145c:	4619      	mov	r1, r3
 800145e:	f000 fa05 	bl	800186c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001462:	2318      	movs	r3, #24
 8001464:	4618      	mov	r0, r3
 8001466:	f000 fa1b 	bl	80018a0 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	46020c00 	.word	0x46020c00
 8001478:	20000014 	.word	0x20000014
 800147c:	10110000 	.word	0x10110000
 8001480:	20000130 	.word	0x20000130
 8001484:	08007b30 	.word	0x08007b30
 8001488:	20000018 	.word	0x20000018
 800148c:	2000001c 	.word	0x2000001c

08001490 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800149a:	79fa      	ldrb	r2, [r7, #7]
 800149c:	4613      	mov	r3, r2
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	4413      	add	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <BSP_PB_IRQHandler+0x28>)
 80014a6:	4413      	add	r3, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 fa9f 	bl	80019ec <HAL_EXTI_IRQHandler>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000130 	.word	0x20000130

080014bc <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
	...

080014d4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	6039      	str	r1, [r7, #0]
 80014de:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80014ea:	f06f 0301 	mvn.w	r3, #1
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	e018      	b.n	8001524 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	2294      	movs	r2, #148	@ 0x94
 80014f6:	fb02 f303 	mul.w	r3, r2, r3
 80014fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001530 <BSP_COM_Init+0x5c>)
 80014fc:	4413      	add	r3, r2
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 f854 	bl	80015ac <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	2294      	movs	r2, #148	@ 0x94
 8001508:	fb02 f303 	mul.w	r3, r2, r3
 800150c:	4a08      	ldr	r2, [pc, #32]	@ (8001530 <BSP_COM_Init+0x5c>)
 800150e:	4413      	add	r3, r2
 8001510:	6839      	ldr	r1, [r7, #0]
 8001512:	4618      	mov	r0, r3
 8001514:	f000 f80e 	bl	8001534 <MX_USART1_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800151e:	f06f 0303 	mvn.w	r3, #3
 8001522:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001524:	68fb      	ldr	r3, [r7, #12]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	2000013c 	.word	0x2000013c

08001534 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <MX_USART1_Init+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	220c      	movs	r2, #12
 8001552:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	895b      	ldrh	r3, [r3, #10]
 8001558:	461a      	mov	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	891b      	ldrh	r3, [r3, #8]
 800156a:	461a      	mov	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	899b      	ldrh	r3, [r3, #12]
 8001574:	461a      	mov	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001580:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f005 fe41 	bl	8007210 <HAL_UART_Init>
 800158e:	4603      	mov	r3, r0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000004 	.word	0x20000004

0800159c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff ff8b 	bl	80014bc <BSP_PB_Callback>
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
	...

080015ac <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08a      	sub	sp, #40	@ 0x28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80015b4:	4b27      	ldr	r3, [pc, #156]	@ (8001654 <COM1_MspInit+0xa8>)
 80015b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015ba:	4a26      	ldr	r2, [pc, #152]	@ (8001654 <COM1_MspInit+0xa8>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015c4:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <COM1_MspInit+0xa8>)
 80015c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80015d2:	4b20      	ldr	r3, [pc, #128]	@ (8001654 <COM1_MspInit+0xa8>)
 80015d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001654 <COM1_MspInit+0xa8>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <COM1_MspInit+0xa8>)
 80015e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80015f0:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <COM1_MspInit+0xa8>)
 80015f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80015f6:	4a17      	ldr	r2, [pc, #92]	@ (8001654 <COM1_MspInit+0xa8>)
 80015f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015fc:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001600:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <COM1_MspInit+0xa8>)
 8001602:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800160e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001612:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001618:	2302      	movs	r3, #2
 800161a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800161c:	2301      	movs	r3, #1
 800161e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001620:	2307      	movs	r3, #7
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	480b      	ldr	r0, [pc, #44]	@ (8001658 <COM1_MspInit+0xac>)
 800162c:	f000 fa26 	bl	8001a7c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8001630:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001634:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800163a:	2307      	movs	r3, #7
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	4804      	ldr	r0, [pc, #16]	@ (8001658 <COM1_MspInit+0xac>)
 8001646:	f000 fa19 	bl	8001a7c <HAL_GPIO_Init>
}
 800164a:	bf00      	nop
 800164c:	3728      	adds	r7, #40	@ 0x28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	46020c00 	.word	0x46020c00
 8001658:	42020000 	.word	0x42020000

0800165c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <HAL_Init+0x50>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a11      	ldr	r2, [pc, #68]	@ (80016ac <HAL_Init+0x50>)
 8001666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800166a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800166c:	2003      	movs	r0, #3
 800166e:	f000 f8f2 	bl	8001856 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001672:	f001 fed3 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8001676:	4602      	mov	r2, r0
 8001678:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <HAL_Init+0x54>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	f003 030f 	and.w	r3, r3, #15
 8001680:	490c      	ldr	r1, [pc, #48]	@ (80016b4 <HAL_Init+0x58>)
 8001682:	5ccb      	ldrb	r3, [r1, r3]
 8001684:	fa22 f303 	lsr.w	r3, r2, r3
 8001688:	4a0b      	ldr	r2, [pc, #44]	@ (80016b8 <HAL_Init+0x5c>)
 800168a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800168c:	2004      	movs	r0, #4
 800168e:	f000 f915 	bl	80018bc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001692:	2007      	movs	r0, #7
 8001694:	f7ff fce0 	bl	8001058 <HAL_InitTick>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e002      	b.n	80016a8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80016a2:	f7ff fc33 	bl	8000f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a6:	2300      	movs	r3, #0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40022000 	.word	0x40022000
 80016b0:	46020c00 	.word	0x46020c00
 80016b4:	08007ad0 	.word	0x08007ad0
 80016b8:	20000000 	.word	0x20000000

080016bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016c0:	4b06      	ldr	r3, [pc, #24]	@ (80016dc <HAL_IncTick+0x20>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <HAL_IncTick+0x24>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	4a04      	ldr	r2, [pc, #16]	@ (80016e0 <HAL_IncTick+0x24>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	20000024 	.word	0x20000024
 80016e0:	200001d0 	.word	0x200001d0

080016e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return uwTick;
 80016e8:	4b03      	ldr	r3, [pc, #12]	@ (80016f8 <HAL_GetTick+0x14>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	200001d0 	.word	0x200001d0

080016fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800170c:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <__NVIC_SetPriorityGrouping+0x44>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001712:	68ba      	ldr	r2, [r7, #8]
 8001714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001718:	4013      	ands	r3, r2
 800171a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001724:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800172c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172e:	4a04      	ldr	r2, [pc, #16]	@ (8001740 <__NVIC_SetPriorityGrouping+0x44>)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	60d3      	str	r3, [r2, #12]
}
 8001734:	bf00      	nop
 8001736:	3714      	adds	r7, #20
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001748:	4b04      	ldr	r3, [pc, #16]	@ (800175c <__NVIC_GetPriorityGrouping+0x18>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	0a1b      	lsrs	r3, r3, #8
 800174e:	f003 0307 	and.w	r3, r3, #7
}
 8001752:	4618      	mov	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	2b00      	cmp	r3, #0
 8001770:	db0b      	blt.n	800178a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	f003 021f 	and.w	r2, r3, #31
 8001778:	4907      	ldr	r1, [pc, #28]	@ (8001798 <__NVIC_EnableIRQ+0x38>)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	095b      	lsrs	r3, r3, #5
 8001780:	2001      	movs	r0, #1
 8001782:	fa00 f202 	lsl.w	r2, r0, r2
 8001786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000e100 	.word	0xe000e100

0800179c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	db0a      	blt.n	80017c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	490c      	ldr	r1, [pc, #48]	@ (80017e8 <__NVIC_SetPriority+0x4c>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	0112      	lsls	r2, r2, #4
 80017bc:	b2d2      	uxtb	r2, r2
 80017be:	440b      	add	r3, r1
 80017c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c4:	e00a      	b.n	80017dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4908      	ldr	r1, [pc, #32]	@ (80017ec <__NVIC_SetPriority+0x50>)
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	3b04      	subs	r3, #4
 80017d4:	0112      	lsls	r2, r2, #4
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	440b      	add	r3, r1
 80017da:	761a      	strb	r2, [r3, #24]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000e100 	.word	0xe000e100
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b089      	sub	sp, #36	@ 0x24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f1c3 0307 	rsb	r3, r3, #7
 800180a:	2b04      	cmp	r3, #4
 800180c:	bf28      	it	cs
 800180e:	2304      	movcs	r3, #4
 8001810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3304      	adds	r3, #4
 8001816:	2b06      	cmp	r3, #6
 8001818:	d902      	bls.n	8001820 <NVIC_EncodePriority+0x30>
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3b03      	subs	r3, #3
 800181e:	e000      	b.n	8001822 <NVIC_EncodePriority+0x32>
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	f04f 32ff 	mov.w	r2, #4294967295
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	43da      	mvns	r2, r3
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	401a      	ands	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001838:	f04f 31ff 	mov.w	r1, #4294967295
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	43d9      	mvns	r1, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001848:	4313      	orrs	r3, r2
         );
}
 800184a:	4618      	mov	r0, r3
 800184c:	3724      	adds	r7, #36	@ 0x24
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff ff4c 	bl	80016fc <__NVIC_SetPriorityGrouping>
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
 8001878:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800187a:	f7ff ff63 	bl	8001744 <__NVIC_GetPriorityGrouping>
 800187e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	6978      	ldr	r0, [r7, #20]
 8001886:	f7ff ffb3 	bl	80017f0 <NVIC_EncodePriority>
 800188a:	4602      	mov	r2, r0
 800188c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001890:	4611      	mov	r1, r2
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ff82 	bl	800179c <__NVIC_SetPriority>
}
 8001898:	bf00      	nop
 800189a:	3718      	adds	r7, #24
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff56 	bl	8001760 <__NVIC_EnableIRQ>
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	d844      	bhi.n	8001954 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80018ca:	a201      	add	r2, pc, #4	@ (adr r2, 80018d0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80018cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d0:	080018f3 	.word	0x080018f3
 80018d4:	08001911 	.word	0x08001911
 80018d8:	08001933 	.word	0x08001933
 80018dc:	08001955 	.word	0x08001955
 80018e0:	080018e5 	.word	0x080018e5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80018e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80018ea:	f043 0304 	orr.w	r3, r3, #4
 80018ee:	6013      	str	r3, [r2, #0]
      break;
 80018f0:	e031      	b.n	8001956 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80018f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80018f8:	f023 0304 	bic.w	r3, r3, #4
 80018fc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80018fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001904:	4a18      	ldr	r2, [pc, #96]	@ (8001968 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001906:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800190a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800190e:	e022      	b.n	8001956 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a13      	ldr	r2, [pc, #76]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001916:	f023 0304 	bic.w	r3, r3, #4
 800191a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800191c:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800191e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001922:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001926:	4a10      	ldr	r2, [pc, #64]	@ (8001968 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001928:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800192c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001930:	e011      	b.n	8001956 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001932:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a0b      	ldr	r2, [pc, #44]	@ (8001964 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001938:	f023 0304 	bic.w	r3, r3, #4
 800193c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800193e:	4b0a      	ldr	r3, [pc, #40]	@ (8001968 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001944:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001948:	4a07      	ldr	r2, [pc, #28]	@ (8001968 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800194a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800194e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001952:	e000      	b.n	8001956 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001954:	bf00      	nop
  }
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	e000e010 	.word	0xe000e010
 8001968:	46020c00 	.word	0x46020c00

0800196c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	460b      	mov	r3, r1
 8001976:	607a      	str	r2, [r7, #4]
 8001978:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800197a:	2300      	movs	r3, #0
 800197c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800197e:	7afb      	ldrb	r3, [r7, #11]
 8001980:	2b02      	cmp	r3, #2
 8001982:	d011      	beq.n	80019a8 <HAL_EXTI_RegisterCallback+0x3c>
 8001984:	2b02      	cmp	r3, #2
 8001986:	dc13      	bgt.n	80019b0 <HAL_EXTI_RegisterCallback+0x44>
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <HAL_EXTI_RegisterCallback+0x26>
 800198c:	2b01      	cmp	r3, #1
 800198e:	d007      	beq.n	80019a0 <HAL_EXTI_RegisterCallback+0x34>
 8001990:	e00e      	b.n	80019b0 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	609a      	str	r2, [r3, #8]
      break;
 800199e:	e00a      	b.n	80019b6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	605a      	str	r2, [r3, #4]
      break;
 80019a6:	e006      	b.n	80019b6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	609a      	str	r2, [r3, #8]
      break;
 80019ae:	e002      	b.n	80019b6 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	75fb      	strb	r3, [r7, #23]
      break;
 80019b4:	bf00      	nop
  }

  return status;
 80019b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	371c      	adds	r7, #28
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d101      	bne.n	80019d8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e003      	b.n	80019e0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80019de:	2300      	movs	r3, #0
  }
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	0c1b      	lsrs	r3, r3, #16
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 031f 	and.w	r3, r3, #31
 8001a08:	2201      	movs	r2, #1
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	015a      	lsls	r2, r3, #5
 8001a14:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <HAL_EXTI_IRQHandler+0x88>)
 8001a16:	4413      	add	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4013      	ands	r3, r2
 8001a22:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d009      	beq.n	8001a3e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d002      	beq.n	8001a3e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	015a      	lsls	r2, r3, #5
 8001a42:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <HAL_EXTI_IRQHandler+0x8c>)
 8001a44:	4413      	add	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d009      	beq.n	8001a6c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	4798      	blx	r3
    }
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	4602200c 	.word	0x4602200c
 8001a78:	46022010 	.word	0x46022010

08001a7c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b089      	sub	sp, #36	@ 0x24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001a8e:	e1c2      	b.n	8001e16 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	2101      	movs	r1, #1
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 81b2 	beq.w	8001e10 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a55      	ldr	r2, [pc, #340]	@ (8001c04 <HAL_GPIO_Init+0x188>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d15d      	bne.n	8001b70 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001aba:	2201      	movs	r2, #1
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	69fa      	ldr	r2, [r7, #28]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f003 0201 	and.w	r2, r3, #1
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	69fa      	ldr	r2, [r7, #28]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69fa      	ldr	r2, [r7, #28]
 8001ae2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001ae4:	4a48      	ldr	r2, [pc, #288]	@ (8001c08 <HAL_GPIO_Init+0x18c>)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001aec:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001aee:	4a46      	ldr	r2, [pc, #280]	@ (8001c08 <HAL_GPIO_Init+0x18c>)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	4413      	add	r3, r2
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	08da      	lsrs	r2, r3, #3
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	3208      	adds	r2, #8
 8001b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b06:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	220f      	movs	r2, #15
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	69fa      	ldr	r2, [r7, #28]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	220b      	movs	r2, #11
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	69fa      	ldr	r2, [r7, #28]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	08da      	lsrs	r2, r3, #3
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	3208      	adds	r2, #8
 8001b3a:	69f9      	ldr	r1, [r7, #28]
 8001b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69fa      	ldr	r2, [r7, #28]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	69fa      	ldr	r2, [r7, #28]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	69fa      	ldr	r2, [r7, #28]
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	e067      	b.n	8001c40 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d003      	beq.n	8001b80 <HAL_GPIO_Init+0x104>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b12      	cmp	r3, #18
 8001b7e:	d145      	bne.n	8001c0c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	08da      	lsrs	r2, r3, #3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3208      	adds	r2, #8
 8001b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	220f      	movs	r2, #15
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69fa      	ldr	r2, [r7, #28]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	f003 020f 	and.w	r2, r3, #15
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69fa      	ldr	r2, [r7, #28]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	08da      	lsrs	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3208      	adds	r2, #8
 8001bc6:	69f9      	ldr	r1, [r7, #28]
 8001bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69fa      	ldr	r2, [r7, #28]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0203 	and.w	r2, r3, #3
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69fa      	ldr	r2, [r7, #28]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	69fa      	ldr	r2, [r7, #28]
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	e01e      	b.n	8001c40 <HAL_GPIO_Init+0x1c4>
 8001c02:	bf00      	nop
 8001c04:	46020000 	.word	0x46020000
 8001c08:	08007b34 	.word	0x08007b34
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	2203      	movs	r2, #3
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69fa      	ldr	r2, [r7, #28]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0203 	and.w	r2, r3, #3
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69fa      	ldr	r2, [r7, #28]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	69fa      	ldr	r2, [r7, #28]
 8001c3e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d00b      	beq.n	8001c60 <HAL_GPIO_Init+0x1e4>
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d007      	beq.n	8001c60 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c54:	2b11      	cmp	r3, #17
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b12      	cmp	r3, #18
 8001c5e:	d130      	bne.n	8001cc2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	69fa      	ldr	r2, [r7, #28]
 8001c74:	4013      	ands	r3, r2
 8001c76:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	68da      	ldr	r2, [r3, #12]
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	69fa      	ldr	r2, [r7, #28]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	69fa      	ldr	r2, [r7, #28]
 8001c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001c96:	2201      	movs	r2, #1
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	091b      	lsrs	r3, r3, #4
 8001cac:	f003 0201 	and.w	r2, r3, #1
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	69fa      	ldr	r2, [r7, #28]
 8001cc0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d107      	bne.n	8001cda <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8001cce:	2b03      	cmp	r3, #3
 8001cd0:	d11b      	bne.n	8001d0a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d017      	beq.n	8001d0a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69fa      	ldr	r2, [r7, #28]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d07c      	beq.n	8001e10 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001d16:	4a47      	ldr	r2, [pc, #284]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	089b      	lsrs	r3, r3, #2
 8001d1c:	3318      	adds	r3, #24
 8001d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d22:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	220f      	movs	r2, #15
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	43db      	mvns	r3, r3
 8001d34:	69fa      	ldr	r2, [r7, #28]
 8001d36:	4013      	ands	r3, r2
 8001d38:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	0a9a      	lsrs	r2, r3, #10
 8001d3e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e38 <HAL_GPIO_Init+0x3bc>)
 8001d40:	4013      	ands	r3, r2
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	f002 0203 	and.w	r2, r2, #3
 8001d48:	00d2      	lsls	r2, r2, #3
 8001d4a:	4093      	lsls	r3, r2
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001d52:	4938      	ldr	r1, [pc, #224]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	089b      	lsrs	r3, r3, #2
 8001d58:	3318      	adds	r3, #24
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001d60:	4b34      	ldr	r3, [pc, #208]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69fa      	ldr	r2, [r7, #28]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8001d7c:	69fa      	ldr	r2, [r7, #28]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001d84:	4a2b      	ldr	r2, [pc, #172]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	43db      	mvns	r3, r3
 8001d94:	69fa      	ldr	r2, [r7, #28]
 8001d96:	4013      	ands	r3, r2
 8001d98:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8001da6:	69fa      	ldr	r2, [r7, #28]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001dae:	4a21      	ldr	r2, [pc, #132]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001db4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001dba:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69fa      	ldr	r2, [r7, #28]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8001dd2:	69fa      	ldr	r2, [r7, #28]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001dda:	4a16      	ldr	r2, [pc, #88]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001de2:	4b14      	ldr	r3, [pc, #80]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001de8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69fa      	ldr	r2, [r7, #28]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8001e00:	69fa      	ldr	r2, [r7, #28]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001e08:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <HAL_GPIO_Init+0x3b8>)
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	3301      	adds	r3, #1
 8001e14:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f47f ae35 	bne.w	8001a90 <HAL_GPIO_Init+0x14>
  }
}
 8001e26:	bf00      	nop
 8001e28:	bf00      	nop
 8001e2a:	3724      	adds	r7, #36	@ 0x24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	46022000 	.word	0x46022000
 8001e38:	002f7f7f 	.word	0x002f7f7f

08001e3c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b089      	sub	sp, #36	@ 0x24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8001e4e:	e0bc      	b.n	8001fca <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8001e50:	2201      	movs	r2, #1
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 80ad 	beq.w	8001fc4 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a5e      	ldr	r2, [pc, #376]	@ (8001fe8 <HAL_GPIO_DeInit+0x1ac>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d115      	bne.n	8001e9e <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8001e72:	4a5e      	ldr	r2, [pc, #376]	@ (8001fec <HAL_GPIO_DeInit+0x1b0>)
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001e7a:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001e7c:	4a5b      	ldr	r2, [pc, #364]	@ (8001fec <HAL_GPIO_DeInit+0x1b0>)
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	4413      	add	r3, r2
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8001e88:	4b57      	ldr	r3, [pc, #348]	@ (8001fe8 <HAL_GPIO_DeInit+0x1ac>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	43db      	mvns	r3, r3
 8001e96:	4954      	ldr	r1, [pc, #336]	@ (8001fe8 <HAL_GPIO_DeInit+0x1ac>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	600b      	str	r3, [r1, #0]
 8001e9c:	e053      	b.n	8001f46 <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8001e9e:	4a54      	ldr	r2, [pc, #336]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	089b      	lsrs	r3, r3, #2
 8001ea4:	3318      	adds	r3, #24
 8001ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eaa:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	f003 0303 	and.w	r3, r3, #3
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	220f      	movs	r2, #15
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	0a9a      	lsrs	r2, r3, #10
 8001ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff4 <HAL_GPIO_DeInit+0x1b8>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	f002 0203 	and.w	r2, r2, #3
 8001ece:	00d2      	lsls	r2, r2, #3
 8001ed0:	4093      	lsls	r3, r2
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d136      	bne.n	8001f46 <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 8001ed8:	4b45      	ldr	r3, [pc, #276]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001eda:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	4943      	ldr	r1, [pc, #268]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 8001eea:	4b41      	ldr	r3, [pc, #260]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001eec:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	493e      	ldr	r1, [pc, #248]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 8001efc:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	493a      	ldr	r1, [pc, #232]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001f06:	4013      	ands	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 8001f0a:	4b39      	ldr	r3, [pc, #228]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4937      	ldr	r1, [pc, #220]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	f003 0303 	and.w	r3, r3, #3
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	220f      	movs	r2, #15
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8001f28:	4a31      	ldr	r2, [pc, #196]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	089b      	lsrs	r3, r3, #2
 8001f2e:	3318      	adds	r3, #24
 8001f30:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	43da      	mvns	r2, r3
 8001f38:	482d      	ldr	r0, [pc, #180]	@ (8001ff0 <HAL_GPIO_DeInit+0x1b4>)
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	089b      	lsrs	r3, r3, #2
 8001f3e:	400a      	ands	r2, r1
 8001f40:	3318      	adds	r3, #24
 8001f42:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	2103      	movs	r1, #3
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	431a      	orrs	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	08da      	lsrs	r2, r3, #3
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	3208      	adds	r2, #8
 8001f62:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	220f      	movs	r2, #15
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	43db      	mvns	r3, r3
 8001f76:	69fa      	ldr	r2, [r7, #28]
 8001f78:	08d2      	lsrs	r2, r2, #3
 8001f7a:	4019      	ands	r1, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	3208      	adds	r2, #8
 8001f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	2103      	movs	r1, #3
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	401a      	ands	r2, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	401a      	ands	r2, r3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	2103      	movs	r1, #3
 8001fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	60da      	str	r2, [r3, #12]
    }

    position++;
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f47f af3c 	bne.w	8001e50 <HAL_GPIO_DeInit+0x14>
  }
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3724      	adds	r7, #36	@ 0x24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	46020000 	.word	0x46020000
 8001fec:	08007b34 	.word	0x08007b34
 8001ff0:	46022000 	.word	0x46022000
 8001ff4:	002f7f7f 	.word	0x002f7f7f

08001ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	807b      	strh	r3, [r7, #2]
 8002004:	4613      	mov	r3, r2
 8002006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002008:	787b      	ldrb	r3, [r7, #1]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800200e:	887a      	ldrh	r2, [r7, #2]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002014:	e002      	b.n	800201c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002016:	887a      	ldrh	r2, [r7, #2]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002034:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
 8002044:	e007      	b.n	8002056 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8002046:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f023 0204 	bic.w	r2, r3, #4
 800204e:	4905      	ldr	r1, [pc, #20]	@ (8002064 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4313      	orrs	r3, r2
 8002054:	600b      	str	r3, [r1, #0]
  }

  return status;
 8002056:	7bfb      	ldrb	r3, [r7, #15]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	40030400 	.word	0x40030400

08002068 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800206c:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_ICACHE_Enable+0x1c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a04      	ldr	r2, [pc, #16]	@ (8002084 <HAL_ICACHE_Enable+0x1c>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	40030400 	.word	0x40030400

08002088 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8002090:	4b39      	ldr	r3, [pc, #228]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002098:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d10b      	bne.n	80020ba <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020a8:	d905      	bls.n	80020b6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80020aa:	4b33      	ldr	r3, [pc, #204]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	4a32      	ldr	r2, [pc, #200]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80020b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020b4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80020b6:	2300      	movs	r3, #0
 80020b8:	e057      	b.n	800216a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020c0:	d90a      	bls.n	80020d8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80020c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80020d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d4:	60d3      	str	r3, [r2, #12]
 80020d6:	e007      	b.n	80020e8 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80020d8:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80020e0:	4925      	ldr	r1, [pc, #148]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80020e8:	4b24      	ldr	r3, [pc, #144]	@ (800217c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a24      	ldr	r2, [pc, #144]	@ (8002180 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80020ee:	fba2 2303 	umull	r2, r3, r2, r3
 80020f2:	099b      	lsrs	r3, r3, #6
 80020f4:	2232      	movs	r2, #50	@ 0x32
 80020f6:	fb02 f303 	mul.w	r3, r2, r3
 80020fa:	4a21      	ldr	r2, [pc, #132]	@ (8002180 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80020fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002100:	099b      	lsrs	r3, r3, #6
 8002102:	3301      	adds	r3, #1
 8002104:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002106:	e002      	b.n	800210e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	3b01      	subs	r3, #1
 800210c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800210e:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d102      	bne.n	8002120 <HAL_PWREx_ControlVoltageScaling+0x98>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d1f3      	bne.n	8002108 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d01b      	beq.n	800215e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002126:	4b15      	ldr	r3, [pc, #84]	@ (800217c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a15      	ldr	r2, [pc, #84]	@ (8002180 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800212c:	fba2 2303 	umull	r2, r3, r2, r3
 8002130:	099b      	lsrs	r3, r3, #6
 8002132:	2232      	movs	r2, #50	@ 0x32
 8002134:	fb02 f303 	mul.w	r3, r2, r3
 8002138:	4a11      	ldr	r2, [pc, #68]	@ (8002180 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800213a:	fba2 2303 	umull	r2, r3, r2, r3
 800213e:	099b      	lsrs	r3, r3, #6
 8002140:	3301      	adds	r3, #1
 8002142:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002144:	e002      	b.n	800214c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	3b01      	subs	r3, #1
 800214a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800214c:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800214e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d102      	bne.n	800215e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f3      	bne.n	8002146 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e000      	b.n	800216a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	46020800 	.word	0x46020800
 800217c:	20000000 	.word	0x20000000
 8002180:	10624dd3 	.word	0x10624dd3

08002184 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002188:	4b04      	ldr	r3, [pc, #16]	@ (800219c <HAL_PWREx_GetVoltageRange+0x18>)
 800218a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800218c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002190:	4618      	mov	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	46020800 	.word	0x46020800

080021a0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80021a8:	4b22      	ldr	r3, [pc, #136]	@ (8002234 <HAL_PWREx_ConfigSupply+0x94>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a22      	ldr	r2, [pc, #136]	@ (8002238 <HAL_PWREx_ConfigSupply+0x98>)
 80021ae:	fba2 2303 	umull	r2, r3, r2, r3
 80021b2:	099b      	lsrs	r3, r3, #6
 80021b4:	2232      	movs	r2, #50	@ 0x32
 80021b6:	fb02 f303 	mul.w	r3, r2, r3
 80021ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002238 <HAL_PWREx_ConfigSupply+0x98>)
 80021bc:	fba2 2303 	umull	r2, r3, r2, r3
 80021c0:	099b      	lsrs	r3, r3, #6
 80021c2:	3301      	adds	r3, #1
 80021c4:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d113      	bne.n	80021f4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80021cc:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <HAL_PWREx_ConfigSupply+0x9c>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	4a1a      	ldr	r2, [pc, #104]	@ (800223c <HAL_PWREx_ConfigSupply+0x9c>)
 80021d2:	f023 0302 	bic.w	r3, r3, #2
 80021d6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021d8:	e002      	b.n	80021e0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	3b01      	subs	r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021e0:	4b16      	ldr	r3, [pc, #88]	@ (800223c <HAL_PWREx_ConfigSupply+0x9c>)
 80021e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d116      	bne.n	800221a <HAL_PWREx_ConfigSupply+0x7a>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f3      	bne.n	80021da <HAL_PWREx_ConfigSupply+0x3a>
 80021f2:	e012      	b.n	800221a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80021f4:	4b11      	ldr	r3, [pc, #68]	@ (800223c <HAL_PWREx_ConfigSupply+0x9c>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	4a10      	ldr	r2, [pc, #64]	@ (800223c <HAL_PWREx_ConfigSupply+0x9c>)
 80021fa:	f043 0302 	orr.w	r3, r3, #2
 80021fe:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002200:	e002      	b.n	8002208 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	3b01      	subs	r3, #1
 8002206:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002208:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <HAL_PWREx_ConfigSupply+0x9c>)
 800220a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d102      	bne.n	800221a <HAL_PWREx_ConfigSupply+0x7a>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f3      	bne.n	8002202 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e000      	b.n	8002226 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	20000000 	.word	0x20000000
 8002238:	10624dd3 	.word	0x10624dd3
 800223c:	46020800 	.word	0x46020800

08002240 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8002244:	4b05      	ldr	r3, [pc, #20]	@ (800225c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	4a04      	ldr	r2, [pc, #16]	@ (800225c <HAL_PWREx_EnableVddIO2+0x1c>)
 800224a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800224e:	6113      	str	r3, [r2, #16]
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	46020800 	.word	0x46020800

08002260 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8002264:	4b05      	ldr	r3, [pc, #20]	@ (800227c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002268:	4a04      	ldr	r2, [pc, #16]	@ (800227c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	46020800 	.word	0x46020800

08002280 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08e      	sub	sp, #56	@ 0x38
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8002288:	2300      	movs	r3, #0
 800228a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d102      	bne.n	800229a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	f000 bec8 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800229a:	4b99      	ldr	r3, [pc, #612]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a4:	4b96      	ldr	r3, [pc, #600]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0310 	and.w	r3, r3, #16
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 816c 	beq.w	8002594 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80022bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d007      	beq.n	80022d2 <HAL_RCC_OscConfig+0x52>
 80022c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	f040 80de 	bne.w	8002486 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	f040 80da 	bne.w	8002486 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d102      	bne.n	80022e0 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	f000 bea5 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022e4:	4b86      	ldr	r3, [pc, #536]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d004      	beq.n	80022fa <HAL_RCC_OscConfig+0x7a>
 80022f0:	4b83      	ldr	r3, [pc, #524]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80022f8:	e005      	b.n	8002306 <HAL_RCC_OscConfig+0x86>
 80022fa:	4b81      	ldr	r3, [pc, #516]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80022fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002300:	041b      	lsls	r3, r3, #16
 8002302:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002306:	4293      	cmp	r3, r2
 8002308:	d255      	bcs.n	80023b6 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800230a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800230c:	2b00      	cmp	r3, #0
 800230e:	d10a      	bne.n	8002326 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002314:	4618      	mov	r0, r3
 8002316:	f001 fa11 	bl	800373c <RCC_SetFlashLatencyFromMSIRange>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	f000 be82 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002326:	4b76      	ldr	r3, [pc, #472]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	4a75      	ldr	r2, [pc, #468]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800232c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002330:	6093      	str	r3, [r2, #8]
 8002332:	4b73      	ldr	r3, [pc, #460]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233e:	4970      	ldr	r1, [pc, #448]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002340:	4313      	orrs	r3, r2
 8002342:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002348:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800234c:	d309      	bcc.n	8002362 <HAL_RCC_OscConfig+0xe2>
 800234e:	4b6c      	ldr	r3, [pc, #432]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f023 021f 	bic.w	r2, r3, #31
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	4969      	ldr	r1, [pc, #420]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800235c:	4313      	orrs	r3, r2
 800235e:	60cb      	str	r3, [r1, #12]
 8002360:	e07e      	b.n	8002460 <HAL_RCC_OscConfig+0x1e0>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002366:	2b00      	cmp	r3, #0
 8002368:	da0a      	bge.n	8002380 <HAL_RCC_OscConfig+0x100>
 800236a:	4b65      	ldr	r3, [pc, #404]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	015b      	lsls	r3, r3, #5
 8002378:	4961      	ldr	r1, [pc, #388]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800237a:	4313      	orrs	r3, r2
 800237c:	60cb      	str	r3, [r1, #12]
 800237e:	e06f      	b.n	8002460 <HAL_RCC_OscConfig+0x1e0>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002388:	d30a      	bcc.n	80023a0 <HAL_RCC_OscConfig+0x120>
 800238a:	4b5d      	ldr	r3, [pc, #372]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	029b      	lsls	r3, r3, #10
 8002398:	4959      	ldr	r1, [pc, #356]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800239a:	4313      	orrs	r3, r2
 800239c:	60cb      	str	r3, [r1, #12]
 800239e:	e05f      	b.n	8002460 <HAL_RCC_OscConfig+0x1e0>
 80023a0:	4b57      	ldr	r3, [pc, #348]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	03db      	lsls	r3, r3, #15
 80023ae:	4954      	ldr	r1, [pc, #336]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	60cb      	str	r3, [r1, #12]
 80023b4:	e054      	b.n	8002460 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80023b6:	4b52      	ldr	r3, [pc, #328]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	4a51      	ldr	r2, [pc, #324]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023c0:	6093      	str	r3, [r2, #8]
 80023c2:	4b4f      	ldr	r3, [pc, #316]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	494c      	ldr	r1, [pc, #304]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80023dc:	d309      	bcc.n	80023f2 <HAL_RCC_OscConfig+0x172>
 80023de:	4b48      	ldr	r3, [pc, #288]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f023 021f 	bic.w	r2, r3, #31
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	4945      	ldr	r1, [pc, #276]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60cb      	str	r3, [r1, #12]
 80023f0:	e028      	b.n	8002444 <HAL_RCC_OscConfig+0x1c4>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	da0a      	bge.n	8002410 <HAL_RCC_OscConfig+0x190>
 80023fa:	4b41      	ldr	r3, [pc, #260]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	015b      	lsls	r3, r3, #5
 8002408:	493d      	ldr	r1, [pc, #244]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800240a:	4313      	orrs	r3, r2
 800240c:	60cb      	str	r3, [r1, #12]
 800240e:	e019      	b.n	8002444 <HAL_RCC_OscConfig+0x1c4>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002418:	d30a      	bcc.n	8002430 <HAL_RCC_OscConfig+0x1b0>
 800241a:	4b39      	ldr	r3, [pc, #228]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	029b      	lsls	r3, r3, #10
 8002428:	4935      	ldr	r1, [pc, #212]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 800242a:	4313      	orrs	r3, r2
 800242c:	60cb      	str	r3, [r1, #12]
 800242e:	e009      	b.n	8002444 <HAL_RCC_OscConfig+0x1c4>
 8002430:	4b33      	ldr	r3, [pc, #204]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	03db      	lsls	r3, r3, #15
 800243e:	4930      	ldr	r1, [pc, #192]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002440:	4313      	orrs	r3, r2
 8002442:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10a      	bne.n	8002460 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	4618      	mov	r0, r3
 8002450:	f001 f974 	bl	800373c <RCC_SetFlashLatencyFromMSIRange>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	f000 bde5 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8002460:	f001 f8de 	bl	8003620 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002464:	4b27      	ldr	r3, [pc, #156]	@ (8002504 <HAL_RCC_OscConfig+0x284>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe fdf5 	bl	8001058 <HAL_InitTick>
 800246e:	4603      	mov	r3, r0
 8002470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8002474:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 808a 	beq.w	8002592 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800247e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002482:	f000 bdd2 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d066      	beq.n	800255c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800248e:	4b1c      	ldr	r3, [pc, #112]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a1b      	ldr	r2, [pc, #108]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800249a:	f7ff f923 	bl	80016e4 <HAL_GetTick>
 800249e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80024a0:	e009      	b.n	80024b6 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024a2:	f7ff f91f 	bl	80016e4 <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d902      	bls.n	80024b6 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	f000 bdba 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80024b6:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0ef      	beq.n	80024a2 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80024c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024cc:	6093      	str	r3, [r2, #8]
 80024ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024da:	4909      	ldr	r1, [pc, #36]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80024e8:	d30e      	bcc.n	8002508 <HAL_RCC_OscConfig+0x288>
 80024ea:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f023 021f 	bic.w	r2, r3, #31
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	4902      	ldr	r1, [pc, #8]	@ (8002500 <HAL_RCC_OscConfig+0x280>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60cb      	str	r3, [r1, #12]
 80024fc:	e04a      	b.n	8002594 <HAL_RCC_OscConfig+0x314>
 80024fe:	bf00      	nop
 8002500:	46020c00 	.word	0x46020c00
 8002504:	20000020 	.word	0x20000020
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	2b00      	cmp	r3, #0
 800250e:	da0a      	bge.n	8002526 <HAL_RCC_OscConfig+0x2a6>
 8002510:	4b98      	ldr	r3, [pc, #608]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	015b      	lsls	r3, r3, #5
 800251e:	4995      	ldr	r1, [pc, #596]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002520:	4313      	orrs	r3, r2
 8002522:	60cb      	str	r3, [r1, #12]
 8002524:	e036      	b.n	8002594 <HAL_RCC_OscConfig+0x314>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800252e:	d30a      	bcc.n	8002546 <HAL_RCC_OscConfig+0x2c6>
 8002530:	4b90      	ldr	r3, [pc, #576]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	029b      	lsls	r3, r3, #10
 800253e:	498d      	ldr	r1, [pc, #564]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002540:	4313      	orrs	r3, r2
 8002542:	60cb      	str	r3, [r1, #12]
 8002544:	e026      	b.n	8002594 <HAL_RCC_OscConfig+0x314>
 8002546:	4b8b      	ldr	r3, [pc, #556]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	03db      	lsls	r3, r3, #15
 8002554:	4987      	ldr	r1, [pc, #540]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002556:	4313      	orrs	r3, r2
 8002558:	60cb      	str	r3, [r1, #12]
 800255a:	e01b      	b.n	8002594 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800255c:	4b85      	ldr	r3, [pc, #532]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a84      	ldr	r2, [pc, #528]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002568:	f7ff f8bc 	bl	80016e4 <HAL_GetTick>
 800256c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800256e:	e009      	b.n	8002584 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002570:	f7ff f8b8 	bl	80016e4 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d902      	bls.n	8002584 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	f000 bd53 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002584:	4b7b      	ldr	r3, [pc, #492]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1ef      	bne.n	8002570 <HAL_RCC_OscConfig+0x2f0>
 8002590:	e000      	b.n	8002594 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002592:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 808b 	beq.w	80026b8 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80025a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d005      	beq.n	80025b4 <HAL_RCC_OscConfig+0x334>
 80025a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025aa:	2b0c      	cmp	r3, #12
 80025ac:	d109      	bne.n	80025c2 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d106      	bne.n	80025c2 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d17d      	bne.n	80026b8 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	f000 bd34 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025ca:	d106      	bne.n	80025da <HAL_RCC_OscConfig+0x35a>
 80025cc:	4b69      	ldr	r3, [pc, #420]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a68      	ldr	r2, [pc, #416]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	e041      	b.n	800265e <HAL_RCC_OscConfig+0x3de>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025e2:	d112      	bne.n	800260a <HAL_RCC_OscConfig+0x38a>
 80025e4:	4b63      	ldr	r3, [pc, #396]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a62      	ldr	r2, [pc, #392]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ee:	6013      	str	r3, [r2, #0]
 80025f0:	4b60      	ldr	r3, [pc, #384]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a5f      	ldr	r2, [pc, #380]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025f6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	4b5d      	ldr	r3, [pc, #372]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a5c      	ldr	r2, [pc, #368]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	e029      	b.n	800265e <HAL_RCC_OscConfig+0x3de>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002612:	d112      	bne.n	800263a <HAL_RCC_OscConfig+0x3ba>
 8002614:	4b57      	ldr	r3, [pc, #348]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a56      	ldr	r2, [pc, #344]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800261a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	4b54      	ldr	r3, [pc, #336]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a53      	ldr	r2, [pc, #332]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002626:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800262a:	6013      	str	r3, [r2, #0]
 800262c:	4b51      	ldr	r3, [pc, #324]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a50      	ldr	r2, [pc, #320]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	e011      	b.n	800265e <HAL_RCC_OscConfig+0x3de>
 800263a:	4b4e      	ldr	r3, [pc, #312]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a4d      	ldr	r2, [pc, #308]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	4b4b      	ldr	r3, [pc, #300]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a4a      	ldr	r2, [pc, #296]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800264c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	4b48      	ldr	r3, [pc, #288]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a47      	ldr	r2, [pc, #284]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002658:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800265c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d014      	beq.n	8002690 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8002666:	f7ff f83d 	bl	80016e4 <HAL_GetTick>
 800266a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800266c:	e009      	b.n	8002682 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800266e:	f7ff f839 	bl	80016e4 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b64      	cmp	r3, #100	@ 0x64
 800267a:	d902      	bls.n	8002682 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	f000 bcd4 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002682:	4b3c      	ldr	r3, [pc, #240]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0ef      	beq.n	800266e <HAL_RCC_OscConfig+0x3ee>
 800268e:	e013      	b.n	80026b8 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8002690:	f7ff f828 	bl	80016e4 <HAL_GetTick>
 8002694:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002696:	e009      	b.n	80026ac <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002698:	f7ff f824 	bl	80016e4 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b64      	cmp	r3, #100	@ 0x64
 80026a4:	d902      	bls.n	80026ac <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	f000 bcbf 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026ac:	4b31      	ldr	r3, [pc, #196]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1ef      	bne.n	8002698 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d05f      	beq.n	8002784 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80026c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	d005      	beq.n	80026d6 <HAL_RCC_OscConfig+0x456>
 80026ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026cc:	2b0c      	cmp	r3, #12
 80026ce:	d114      	bne.n	80026fa <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d111      	bne.n	80026fa <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d102      	bne.n	80026e4 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	f000 bca3 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80026e4:	4b23      	ldr	r3, [pc, #140]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	041b      	lsls	r3, r3, #16
 80026f2:	4920      	ldr	r1, [pc, #128]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80026f8:	e044      	b.n	8002784 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d024      	beq.n	800274c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8002702:	4b1c      	ldr	r3, [pc, #112]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a1b      	ldr	r2, [pc, #108]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800270c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800270e:	f7fe ffe9 	bl	80016e4 <HAL_GetTick>
 8002712:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002714:	e009      	b.n	800272a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002716:	f7fe ffe5 	bl	80016e4 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d902      	bls.n	800272a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	f000 bc80 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800272a:	4b12      	ldr	r3, [pc, #72]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0ef      	beq.n	8002716 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002736:	4b0f      	ldr	r3, [pc, #60]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	041b      	lsls	r3, r3, #16
 8002744:	490b      	ldr	r1, [pc, #44]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	610b      	str	r3, [r1, #16]
 800274a:	e01b      	b.n	8002784 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800274c:	4b09      	ldr	r3, [pc, #36]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a08      	ldr	r2, [pc, #32]	@ (8002774 <HAL_RCC_OscConfig+0x4f4>)
 8002752:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002756:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002758:	f7fe ffc4 	bl	80016e4 <HAL_GetTick>
 800275c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800275e:	e00b      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002760:	f7fe ffc0 	bl	80016e4 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d904      	bls.n	8002778 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	f000 bc5b 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
 8002774:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002778:	4baf      	ldr	r3, [pc, #700]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1ed      	bne.n	8002760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	2b00      	cmp	r3, #0
 800278e:	f000 80c8 	beq.w	8002922 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8002792:	2300      	movs	r3, #0
 8002794:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002798:	4ba7      	ldr	r3, [pc, #668]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 800279a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d111      	bne.n	80027ca <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027a6:	4ba4      	ldr	r3, [pc, #656]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80027a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ac:	4aa2      	ldr	r2, [pc, #648]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80027ae:	f043 0304 	orr.w	r3, r3, #4
 80027b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80027b6:	4ba0      	ldr	r3, [pc, #640]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80027b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80027c4:	2301      	movs	r3, #1
 80027c6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80027ca:	4b9c      	ldr	r3, [pc, #624]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 80027cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d119      	bne.n	800280a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80027d6:	4b99      	ldr	r3, [pc, #612]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 80027d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027da:	4a98      	ldr	r2, [pc, #608]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027e2:	f7fe ff7f 	bl	80016e4 <HAL_GetTick>
 80027e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80027e8:	e009      	b.n	80027fe <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ea:	f7fe ff7b 	bl	80016e4 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d902      	bls.n	80027fe <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	f000 bc16 	b.w	800302a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80027fe:	4b8f      	ldr	r3, [pc, #572]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 8002800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0ef      	beq.n	80027ea <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d05f      	beq.n	80028d2 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8002812:	4b89      	ldr	r3, [pc, #548]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002814:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002818:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	6a3b      	ldr	r3, [r7, #32]
 8002820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002824:	429a      	cmp	r2, r3
 8002826:	d037      	beq.n	8002898 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002828:	6a3b      	ldr	r3, [r7, #32]
 800282a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d006      	beq.n	8002840 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e3f4      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8002840:	6a3b      	ldr	r3, [r7, #32]
 8002842:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d01b      	beq.n	8002882 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800284a:	4b7b      	ldr	r3, [pc, #492]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 800284c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002850:	4a79      	ldr	r2, [pc, #484]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002852:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002856:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800285a:	f7fe ff43 	bl	80016e4 <HAL_GetTick>
 800285e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002862:	f7fe ff3f 	bl	80016e4 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b05      	cmp	r3, #5
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e3da      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002874:	4b70      	ldr	r3, [pc, #448]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002876:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800287a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1ef      	bne.n	8002862 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002882:	4b6d      	ldr	r3, [pc, #436]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002888:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4969      	ldr	r1, [pc, #420]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8002898:	4b67      	ldr	r3, [pc, #412]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 800289a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800289e:	4a66      	ldr	r2, [pc, #408]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80028a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80028a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80028a8:	f7fe ff1c 	bl	80016e4 <HAL_GetTick>
 80028ac:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b0:	f7fe ff18 	bl	80016e4 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b05      	cmp	r3, #5
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e3b3      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80028c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80028c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0ef      	beq.n	80028b0 <HAL_RCC_OscConfig+0x630>
 80028d0:	e01b      	b.n	800290a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80028d2:	4b59      	ldr	r3, [pc, #356]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80028d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028d8:	4a57      	ldr	r2, [pc, #348]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80028da:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80028de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80028e2:	f7fe feff 	bl	80016e4 <HAL_GetTick>
 80028e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ea:	f7fe fefb 	bl	80016e4 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b05      	cmp	r3, #5
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e396      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80028fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80028fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002902:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1ef      	bne.n	80028ea <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800290a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800290e:	2b01      	cmp	r3, #1
 8002910:	d107      	bne.n	8002922 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002912:	4b49      	ldr	r3, [pc, #292]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002914:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002918:	4a47      	ldr	r2, [pc, #284]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 800291a:	f023 0304 	bic.w	r3, r3, #4
 800291e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0304 	and.w	r3, r3, #4
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 8111 	beq.w	8002b52 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8002930:	2300      	movs	r3, #0
 8002932:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002936:	4b40      	ldr	r3, [pc, #256]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b00      	cmp	r3, #0
 8002942:	d111      	bne.n	8002968 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002944:	4b3c      	ldr	r3, [pc, #240]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800294a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002954:	4b38      	ldr	r3, [pc, #224]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002956:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800295a:	f003 0304 	and.w	r3, r3, #4
 800295e:	613b      	str	r3, [r7, #16]
 8002960:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8002962:	2301      	movs	r3, #1
 8002964:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002968:	4b34      	ldr	r3, [pc, #208]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 800296a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d118      	bne.n	80029a6 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002974:	4b31      	ldr	r3, [pc, #196]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 8002976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002978:	4a30      	ldr	r2, [pc, #192]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 800297a:	f043 0301 	orr.w	r3, r3, #1
 800297e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002980:	f7fe feb0 	bl	80016e4 <HAL_GetTick>
 8002984:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002988:	f7fe feac 	bl	80016e4 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e347      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800299a:	4b28      	ldr	r3, [pc, #160]	@ (8002a3c <HAL_RCC_OscConfig+0x7bc>)
 800299c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0f0      	beq.n	8002988 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d01f      	beq.n	80029f2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 0304 	and.w	r3, r3, #4
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d010      	beq.n	80029e0 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80029be:	4b1e      	ldr	r3, [pc, #120]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80029c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80029ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80029d4:	4a18      	ldr	r2, [pc, #96]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80029de:	e018      	b.n	8002a12 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80029e0:	4b15      	ldr	r3, [pc, #84]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80029e6:	4a14      	ldr	r2, [pc, #80]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029e8:	f043 0301 	orr.w	r3, r3, #1
 80029ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80029f0:	e00f      	b.n	8002a12 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80029f2:	4b11      	ldr	r3, [pc, #68]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80029f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 80029fa:	f023 0301 	bic.w	r3, r3, #1
 80029fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002a02:	4b0d      	ldr	r3, [pc, #52]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a08:	4a0b      	ldr	r2, [pc, #44]	@ (8002a38 <HAL_RCC_OscConfig+0x7b8>)
 8002a0a:	f023 0304 	bic.w	r3, r3, #4
 8002a0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d057      	beq.n	8002aca <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002a1a:	f7fe fe63 	bl	80016e4 <HAL_GetTick>
 8002a1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a20:	e00e      	b.n	8002a40 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f7fe fe5f 	bl	80016e4 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d905      	bls.n	8002a40 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e2f8      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
 8002a38:	46020c00 	.word	0x46020c00
 8002a3c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a40:	4b9c      	ldr	r3, [pc, #624]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002a42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0e9      	beq.n	8002a22 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d01b      	beq.n	8002a92 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002a5a:	4b96      	ldr	r3, [pc, #600]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002a5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a60:	4a94      	ldr	r2, [pc, #592]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6c:	f7fe fe3a 	bl	80016e4 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e2d3      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002a82:	4b8c      	ldr	r3, [pc, #560]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0ed      	beq.n	8002a6c <HAL_RCC_OscConfig+0x7ec>
 8002a90:	e053      	b.n	8002b3a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002a92:	4b88      	ldr	r3, [pc, #544]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a98:	4a86      	ldr	r2, [pc, #536]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002aa2:	e00a      	b.n	8002aba <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa4:	f7fe fe1e 	bl	80016e4 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e2b7      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002aba:	4b7e      	ldr	r3, [pc, #504]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002abc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ac0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1ed      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x824>
 8002ac8:	e037      	b.n	8002b3a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8002aca:	f7fe fe0b 	bl	80016e4 <HAL_GetTick>
 8002ace:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ad0:	e00a      	b.n	8002ae8 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad2:	f7fe fe07 	bl	80016e4 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e2a0      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ae8:	4b72      	ldr	r3, [pc, #456]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1ed      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002af6:	4b6f      	ldr	r3, [pc, #444]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002af8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01a      	beq.n	8002b3a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002b04:	4b6b      	ldr	r3, [pc, #428]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b0a:	4a6a      	ldr	r2, [pc, #424]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002b14:	e00a      	b.n	8002b2c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b16:	f7fe fde5 	bl	80016e4 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e27e      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002b2c:	4b61      	ldr	r3, [pc, #388]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1ed      	bne.n	8002b16 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b3a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d107      	bne.n	8002b52 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b42:	4b5c      	ldr	r3, [pc, #368]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b48:	4a5a      	ldr	r2, [pc, #360]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b4a:	f023 0304 	bic.w	r3, r3, #4
 8002b4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0320 	and.w	r3, r3, #32
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d036      	beq.n	8002bcc <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d019      	beq.n	8002b9a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8002b66:	4b53      	ldr	r3, [pc, #332]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a52      	ldr	r2, [pc, #328]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b70:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002b72:	f7fe fdb7 	bl	80016e4 <HAL_GetTick>
 8002b76:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b7a:	f7fe fdb3 	bl	80016e4 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e24e      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002b8c:	4b49      	ldr	r3, [pc, #292]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x8fa>
 8002b98:	e018      	b.n	8002bcc <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8002b9a:	4b46      	ldr	r3, [pc, #280]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a45      	ldr	r2, [pc, #276]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002ba0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ba4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002ba6:	f7fe fd9d 	bl	80016e4 <HAL_GetTick>
 8002baa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bae:	f7fe fd99 	bl	80016e4 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e234      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002bc0:	4b3c      	ldr	r3, [pc, #240]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1f0      	bne.n	8002bae <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d036      	beq.n	8002c46 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d019      	beq.n	8002c14 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8002be0:	4b34      	ldr	r3, [pc, #208]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a33      	ldr	r2, [pc, #204]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002be6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bea:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002bec:	f7fe fd7a 	bl	80016e4 <HAL_GetTick>
 8002bf0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002bf4:	f7fe fd76 	bl	80016e4 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e211      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002c06:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x974>
 8002c12:	e018      	b.n	8002c46 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8002c14:	4b27      	ldr	r3, [pc, #156]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a26      	ldr	r2, [pc, #152]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c1e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002c20:	f7fe fd60 	bl	80016e4 <HAL_GetTick>
 8002c24:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002c28:	f7fe fd5c 	bl	80016e4 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e1f7      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d07f      	beq.n	8002d52 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d062      	beq.n	8002d20 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8002c5a:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	4a15      	ldr	r2, [pc, #84]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c64:	6093      	str	r3, [r2, #8]
 8002c66:	4b13      	ldr	r3, [pc, #76]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	4910      	ldr	r1, [pc, #64]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002c80:	d309      	bcc.n	8002c96 <HAL_RCC_OscConfig+0xa16>
 8002c82:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	f023 021f 	bic.w	r2, r3, #31
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	4909      	ldr	r1, [pc, #36]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	60cb      	str	r3, [r1, #12]
 8002c94:	e02a      	b.n	8002cec <HAL_RCC_OscConfig+0xa6c>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	da0c      	bge.n	8002cb8 <HAL_RCC_OscConfig+0xa38>
 8002c9e:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	015b      	lsls	r3, r3, #5
 8002cac:	4901      	ldr	r1, [pc, #4]	@ (8002cb4 <HAL_RCC_OscConfig+0xa34>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60cb      	str	r3, [r1, #12]
 8002cb2:	e01b      	b.n	8002cec <HAL_RCC_OscConfig+0xa6c>
 8002cb4:	46020c00 	.word	0x46020c00
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc0:	d30a      	bcc.n	8002cd8 <HAL_RCC_OscConfig+0xa58>
 8002cc2:	4ba1      	ldr	r3, [pc, #644]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	029b      	lsls	r3, r3, #10
 8002cd0:	499d      	ldr	r1, [pc, #628]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	60cb      	str	r3, [r1, #12]
 8002cd6:	e009      	b.n	8002cec <HAL_RCC_OscConfig+0xa6c>
 8002cd8:	4b9b      	ldr	r3, [pc, #620]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	03db      	lsls	r3, r3, #15
 8002ce6:	4998      	ldr	r1, [pc, #608]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8002cec:	4b96      	ldr	r3, [pc, #600]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a95      	ldr	r2, [pc, #596]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002cf2:	f043 0310 	orr.w	r3, r3, #16
 8002cf6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002cf8:	f7fe fcf4 	bl	80016e4 <HAL_GetTick>
 8002cfc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002d00:	f7fe fcf0 	bl	80016e4 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e18b      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002d12:	4b8d      	ldr	r3, [pc, #564]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0320 	and.w	r3, r3, #32
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f0      	beq.n	8002d00 <HAL_RCC_OscConfig+0xa80>
 8002d1e:	e018      	b.n	8002d52 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8002d20:	4b89      	ldr	r3, [pc, #548]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a88      	ldr	r2, [pc, #544]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d26:	f023 0310 	bic.w	r3, r3, #16
 8002d2a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002d2c:	f7fe fcda 	bl	80016e4 <HAL_GetTick>
 8002d30:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002d34:	f7fe fcd6 	bl	80016e4 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e171      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002d46:	4b80      	ldr	r3, [pc, #512]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f000 8166 	beq.w	8003028 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d62:	4b79      	ldr	r3, [pc, #484]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b0c      	cmp	r3, #12
 8002d6c:	f000 80f2 	beq.w	8002f54 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	f040 80c5 	bne.w	8002f04 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002d7a:	4b73      	ldr	r3, [pc, #460]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a72      	ldr	r2, [pc, #456]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002d80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d84:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002d86:	f7fe fcad 	bl	80016e4 <HAL_GetTick>
 8002d8a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8e:	f7fe fca9 	bl	80016e4 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e144      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002da0:	4b69      	ldr	r3, [pc, #420]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f0      	bne.n	8002d8e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dac:	4b66      	ldr	r3, [pc, #408]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d111      	bne.n	8002dde <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8002dba:	4b63      	ldr	r3, [pc, #396]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002dbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dc0:	4a61      	ldr	r2, [pc, #388]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002dc2:	f043 0304 	orr.w	r3, r3, #4
 8002dc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002dca:	4b5f      	ldr	r3, [pc, #380]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002dde:	4b5b      	ldr	r3, [pc, #364]	@ (8002f4c <HAL_RCC_OscConfig+0xccc>)
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002de6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002dea:	d102      	bne.n	8002df2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8002dec:	2301      	movs	r3, #1
 8002dee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002df2:	4b56      	ldr	r3, [pc, #344]	@ (8002f4c <HAL_RCC_OscConfig+0xccc>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	4a55      	ldr	r2, [pc, #340]	@ (8002f4c <HAL_RCC_OscConfig+0xccc>)
 8002df8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dfc:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002dfe:	4b52      	ldr	r3, [pc, #328]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e06:	f023 0303 	bic.w	r3, r3, #3
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e12:	3a01      	subs	r2, #1
 8002e14:	0212      	lsls	r2, r2, #8
 8002e16:	4311      	orrs	r1, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	494a      	ldr	r1, [pc, #296]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e24:	4b48      	ldr	r3, [pc, #288]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e28:	4b49      	ldr	r3, [pc, #292]	@ (8002f50 <HAL_RCC_OscConfig+0xcd0>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e30:	3a01      	subs	r2, #1
 8002e32:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002e3a:	3a01      	subs	r2, #1
 8002e3c:	0252      	lsls	r2, r2, #9
 8002e3e:	b292      	uxth	r2, r2
 8002e40:	4311      	orrs	r1, r2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e46:	3a01      	subs	r2, #1
 8002e48:	0412      	lsls	r2, r2, #16
 8002e4a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002e4e:	4311      	orrs	r1, r2
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002e54:	3a01      	subs	r2, #1
 8002e56:	0612      	lsls	r2, r2, #24
 8002e58:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	493a      	ldr	r1, [pc, #232]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002e64:	4b38      	ldr	r3, [pc, #224]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e68:	4a37      	ldr	r2, [pc, #220]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e6a:	f023 0310 	bic.w	r3, r3, #16
 8002e6e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e74:	4a34      	ldr	r2, [pc, #208]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002e7a:	4b33      	ldr	r3, [pc, #204]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	4a32      	ldr	r2, [pc, #200]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e80:	f043 0310 	orr.w	r3, r3, #16
 8002e84:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8002e86:	4b30      	ldr	r3, [pc, #192]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8a:	f023 020c 	bic.w	r2, r3, #12
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e92:	492d      	ldr	r1, [pc, #180]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8002e98:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d105      	bne.n	8002eac <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002ea0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f4c <HAL_RCC_OscConfig+0xccc>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	4a29      	ldr	r2, [pc, #164]	@ (8002f4c <HAL_RCC_OscConfig+0xccc>)
 8002ea6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eaa:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8002eac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d107      	bne.n	8002ec4 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8002eb4:	4b24      	ldr	r3, [pc, #144]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eba:	4a23      	ldr	r2, [pc, #140]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002ebc:	f023 0304 	bic.w	r3, r3, #4
 8002ec0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8002ec4:	4b20      	ldr	r3, [pc, #128]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a1f      	ldr	r2, [pc, #124]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002eca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ece:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002ed0:	f7fe fc08 	bl	80016e4 <HAL_GetTick>
 8002ed4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7fe fc04 	bl	80016e4 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e09f      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002eea:	4b17      	ldr	r3, [pc, #92]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0f0      	beq.n	8002ed8 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ef6:	4b14      	ldr	r3, [pc, #80]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efa:	4a13      	ldr	r2, [pc, #76]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f00:	6293      	str	r3, [r2, #40]	@ 0x28
 8002f02:	e091      	b.n	8003028 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002f04:	4b10      	ldr	r3, [pc, #64]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0f      	ldr	r2, [pc, #60]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f0e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002f10:	f7fe fbe8 	bl	80016e4 <HAL_GetTick>
 8002f14:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f18:	f7fe fbe4 	bl	80016e4 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e07f      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002f2a:	4b07      	ldr	r3, [pc, #28]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f0      	bne.n	8002f18 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002f36:	4b04      	ldr	r3, [pc, #16]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3a:	4a03      	ldr	r2, [pc, #12]	@ (8002f48 <HAL_RCC_OscConfig+0xcc8>)
 8002f3c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002f40:	f023 0303 	bic.w	r3, r3, #3
 8002f44:	6293      	str	r3, [r2, #40]	@ 0x28
 8002f46:	e06f      	b.n	8003028 <HAL_RCC_OscConfig+0xda8>
 8002f48:	46020c00 	.word	0x46020c00
 8002f4c:	46020800 	.word	0x46020800
 8002f50:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002f54:	4b37      	ldr	r3, [pc, #220]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f5a:	4b36      	ldr	r3, [pc, #216]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8002f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f5e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d039      	beq.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f003 0203 	and.w	r2, r3, #3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d132      	bne.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	0a1b      	lsrs	r3, r3, #8
 8002f7a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f82:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d129      	bne.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d122      	bne.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa0:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d11a      	bne.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	0a5b      	lsrs	r3, r3, #9
 8002faa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d111      	bne.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	0c1b      	lsrs	r3, r3, #16
 8002fbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fc4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d108      	bne.n	8002fdc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	0e1b      	lsrs	r3, r3, #24
 8002fce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e024      	b.n	800302a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002fe0:	4b14      	ldr	r3, [pc, #80]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8002fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe4:	08db      	lsrs	r3, r3, #3
 8002fe6:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d01a      	beq.n	8003028 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002ff2:	4b10      	ldr	r3, [pc, #64]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8002ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff6:	4a0f      	ldr	r2, [pc, #60]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8002ff8:	f023 0310 	bic.w	r3, r3, #16
 8002ffc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7fe fb71 	bl	80016e4 <HAL_GetTick>
 8003002:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8003004:	bf00      	nop
 8003006:	f7fe fb6d 	bl	80016e4 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300e:	4293      	cmp	r3, r2
 8003010:	d0f9      	beq.n	8003006 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003016:	4a07      	ldr	r2, [pc, #28]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800301c:	4b05      	ldr	r3, [pc, #20]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 800301e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003020:	4a04      	ldr	r2, [pc, #16]	@ (8003034 <HAL_RCC_OscConfig+0xdb4>)
 8003022:	f043 0310 	orr.w	r3, r3, #16
 8003026:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3738      	adds	r7, #56	@ 0x38
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	46020c00 	.word	0x46020c00

08003038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e1d9      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800304c:	4b9b      	ldr	r3, [pc, #620]	@ (80032bc <HAL_RCC_ClockConfig+0x284>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d910      	bls.n	800307c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b98      	ldr	r3, [pc, #608]	@ (80032bc <HAL_RCC_ClockConfig+0x284>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 020f 	bic.w	r2, r3, #15
 8003062:	4996      	ldr	r1, [pc, #600]	@ (80032bc <HAL_RCC_ClockConfig+0x284>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306a:	4b94      	ldr	r3, [pc, #592]	@ (80032bc <HAL_RCC_ClockConfig+0x284>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e1c1      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0310 	and.w	r3, r3, #16
 8003084:	2b00      	cmp	r3, #0
 8003086:	d010      	beq.n	80030aa <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	695a      	ldr	r2, [r3, #20]
 800308c:	4b8c      	ldr	r3, [pc, #560]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 800308e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003090:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003094:	429a      	cmp	r2, r3
 8003096:	d908      	bls.n	80030aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8003098:	4b89      	ldr	r3, [pc, #548]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	4986      	ldr	r1, [pc, #536]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d012      	beq.n	80030dc <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	4b81      	ldr	r3, [pc, #516]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	091b      	lsrs	r3, r3, #4
 80030c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d909      	bls.n	80030dc <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80030c8:	4b7d      	ldr	r3, [pc, #500]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	497a      	ldr	r1, [pc, #488]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d010      	beq.n	800310a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	4b74      	ldr	r3, [pc, #464]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d908      	bls.n	800310a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80030f8:	4b71      	ldr	r3, [pc, #452]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	496e      	ldr	r1, [pc, #440]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003106:	4313      	orrs	r3, r2
 8003108:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d010      	beq.n	8003138 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	4b69      	ldr	r3, [pc, #420]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	429a      	cmp	r2, r3
 8003124:	d908      	bls.n	8003138 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003126:	4b66      	ldr	r3, [pc, #408]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	f023 020f 	bic.w	r2, r3, #15
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4963      	ldr	r1, [pc, #396]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003134:	4313      	orrs	r3, r2
 8003136:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 80d2 	beq.w	80032ea <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8003146:	2300      	movs	r3, #0
 8003148:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b03      	cmp	r3, #3
 8003150:	d143      	bne.n	80031da <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003152:	4b5b      	ldr	r3, [pc, #364]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003154:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d110      	bne.n	8003182 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003160:	4b57      	ldr	r3, [pc, #348]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003162:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003166:	4a56      	ldr	r2, [pc, #344]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003168:	f043 0304 	orr.w	r3, r3, #4
 800316c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003170:	4b53      	ldr	r3, [pc, #332]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800317e:	2301      	movs	r3, #1
 8003180:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8003182:	f7fe faaf 	bl	80016e4 <HAL_GetTick>
 8003186:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8003188:	4b4e      	ldr	r3, [pc, #312]	@ (80032c4 <HAL_RCC_ClockConfig+0x28c>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00f      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8003196:	f7fe faa5 	bl	80016e4 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e12b      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80031a8:	4b46      	ldr	r3, [pc, #280]	@ (80032c4 <HAL_RCC_ClockConfig+0x28c>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0f0      	beq.n	8003196 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80031b4:	7dfb      	ldrb	r3, [r7, #23]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d107      	bne.n	80031ca <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80031ba:	4b41      	ldr	r3, [pc, #260]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80031bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031c0:	4a3f      	ldr	r2, [pc, #252]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80031c2:	f023 0304 	bic.w	r3, r3, #4
 80031c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80031ca:	4b3d      	ldr	r3, [pc, #244]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d121      	bne.n	800321a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e112      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d107      	bne.n	80031f2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031e2:	4b37      	ldr	r3, [pc, #220]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d115      	bne.n	800321a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e106      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d107      	bne.n	800320a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80031fa:	4b31      	ldr	r3, [pc, #196]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e0fa      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800320a:	4b2d      	ldr	r3, [pc, #180]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e0f2      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800321a:	4b29      	ldr	r3, [pc, #164]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	f023 0203 	bic.w	r2, r3, #3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4926      	ldr	r1, [pc, #152]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003228:	4313      	orrs	r3, r2
 800322a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800322c:	f7fe fa5a 	bl	80016e4 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b03      	cmp	r3, #3
 8003238:	d112      	bne.n	8003260 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800323a:	e00a      	b.n	8003252 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323c:	f7fe fa52 	bl	80016e4 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e0d6      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003252:	4b1b      	ldr	r3, [pc, #108]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	f003 030c 	and.w	r3, r3, #12
 800325a:	2b0c      	cmp	r3, #12
 800325c:	d1ee      	bne.n	800323c <HAL_RCC_ClockConfig+0x204>
 800325e:	e044      	b.n	80032ea <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d112      	bne.n	800328e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003268:	e00a      	b.n	8003280 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326a:	f7fe fa3b 	bl	80016e4 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003278:	4293      	cmp	r3, r2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e0bf      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003280:	4b0f      	ldr	r3, [pc, #60]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 8003282:	69db      	ldr	r3, [r3, #28]
 8003284:	f003 030c 	and.w	r3, r3, #12
 8003288:	2b08      	cmp	r3, #8
 800328a:	d1ee      	bne.n	800326a <HAL_RCC_ClockConfig+0x232>
 800328c:	e02d      	b.n	80032ea <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d123      	bne.n	80032de <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003296:	e00a      	b.n	80032ae <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003298:	f7fe fa24 	bl	80016e4 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e0a8      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80032ae:	4b04      	ldr	r3, [pc, #16]	@ (80032c0 <HAL_RCC_ClockConfig+0x288>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1ee      	bne.n	8003298 <HAL_RCC_ClockConfig+0x260>
 80032ba:	e016      	b.n	80032ea <HAL_RCC_ClockConfig+0x2b2>
 80032bc:	40022000 	.word	0x40022000
 80032c0:	46020c00 	.word	0x46020c00
 80032c4:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032c8:	f7fe fa0c 	bl	80016e4 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e090      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80032de:	4b4a      	ldr	r3, [pc, #296]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d1ee      	bne.n	80032c8 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d010      	beq.n	8003318 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	4b43      	ldr	r3, [pc, #268]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	429a      	cmp	r2, r3
 8003304:	d208      	bcs.n	8003318 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003306:	4b40      	ldr	r3, [pc, #256]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	f023 020f 	bic.w	r2, r3, #15
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	493d      	ldr	r1, [pc, #244]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 8003314:	4313      	orrs	r3, r2
 8003316:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003318:	4b3c      	ldr	r3, [pc, #240]	@ (800340c <HAL_RCC_ClockConfig+0x3d4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 030f 	and.w	r3, r3, #15
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	429a      	cmp	r2, r3
 8003324:	d210      	bcs.n	8003348 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003326:	4b39      	ldr	r3, [pc, #228]	@ (800340c <HAL_RCC_ClockConfig+0x3d4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 020f 	bic.w	r2, r3, #15
 800332e:	4937      	ldr	r1, [pc, #220]	@ (800340c <HAL_RCC_ClockConfig+0x3d4>)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003336:	4b35      	ldr	r3, [pc, #212]	@ (800340c <HAL_RCC_ClockConfig+0x3d4>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d001      	beq.n	8003348 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e05b      	b.n	8003400 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0304 	and.w	r3, r3, #4
 8003350:	2b00      	cmp	r3, #0
 8003352:	d010      	beq.n	8003376 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68da      	ldr	r2, [r3, #12]
 8003358:	4b2b      	ldr	r3, [pc, #172]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003360:	429a      	cmp	r2, r3
 8003362:	d208      	bcs.n	8003376 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003364:	4b28      	ldr	r3, [pc, #160]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	4925      	ldr	r1, [pc, #148]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 8003372:	4313      	orrs	r3, r2
 8003374:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0308 	and.w	r3, r3, #8
 800337e:	2b00      	cmp	r3, #0
 8003380:	d012      	beq.n	80033a8 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	4b20      	ldr	r3, [pc, #128]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003390:	429a      	cmp	r2, r3
 8003392:	d209      	bcs.n	80033a8 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003394:	4b1c      	ldr	r3, [pc, #112]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	4919      	ldr	r1, [pc, #100]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0310 	and.w	r3, r3, #16
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d010      	beq.n	80033d6 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695a      	ldr	r2, [r3, #20]
 80033b8:	4b13      	ldr	r3, [pc, #76]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d208      	bcs.n	80033d6 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80033c4:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80033c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	490d      	ldr	r1, [pc, #52]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80033d6:	f000 f821 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80033da:	4602      	mov	r2, r0
 80033dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003408 <HAL_RCC_ClockConfig+0x3d0>)
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	490a      	ldr	r1, [pc, #40]	@ (8003410 <HAL_RCC_ClockConfig+0x3d8>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	fa22 f303 	lsr.w	r3, r2, r3
 80033ec:	4a09      	ldr	r2, [pc, #36]	@ (8003414 <HAL_RCC_ClockConfig+0x3dc>)
 80033ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033f0:	4b09      	ldr	r3, [pc, #36]	@ (8003418 <HAL_RCC_ClockConfig+0x3e0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fd fe2f 	bl	8001058 <HAL_InitTick>
 80033fa:	4603      	mov	r3, r0
 80033fc:	73fb      	strb	r3, [r7, #15]

  return status;
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003400:	4618      	mov	r0, r3
 8003402:	3718      	adds	r7, #24
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	46020c00 	.word	0x46020c00
 800340c:	40022000 	.word	0x40022000
 8003410:	08007ad0 	.word	0x08007ad0
 8003414:	20000000 	.word	0x20000000
 8003418:	20000020 	.word	0x20000020

0800341c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800341c:	b480      	push	{r7}
 800341e:	b08b      	sub	sp, #44	@ 0x2c
 8003420:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003422:	2300      	movs	r3, #0
 8003424:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800342a:	4b78      	ldr	r3, [pc, #480]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800342c:	69db      	ldr	r3, [r3, #28]
 800342e:	f003 030c 	and.w	r3, r3, #12
 8003432:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003434:	4b75      	ldr	r3, [pc, #468]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003438:	f003 0303 	and.w	r3, r3, #3
 800343c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_RCC_GetSysClockFreq+0x34>
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	2b0c      	cmp	r3, #12
 8003448:	d121      	bne.n	800348e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d11e      	bne.n	800348e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8003450:	4b6e      	ldr	r3, [pc, #440]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d107      	bne.n	800346c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800345c:	4b6b      	ldr	r3, [pc, #428]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800345e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003462:	0b1b      	lsrs	r3, r3, #12
 8003464:	f003 030f 	and.w	r3, r3, #15
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24
 800346a:	e005      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800346c:	4b67      	ldr	r3, [pc, #412]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	0f1b      	lsrs	r3, r3, #28
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003478:	4a65      	ldr	r2, [pc, #404]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d110      	bne.n	80034aa <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800348c:	e00d      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800348e:	4b5f      	ldr	r3, [pc, #380]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	f003 030c 	and.w	r3, r3, #12
 8003496:	2b04      	cmp	r3, #4
 8003498:	d102      	bne.n	80034a0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800349a:	4b5e      	ldr	r3, [pc, #376]	@ (8003614 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800349c:	623b      	str	r3, [r7, #32]
 800349e:	e004      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	2b08      	cmp	r3, #8
 80034a4:	d101      	bne.n	80034aa <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034a6:	4b5b      	ldr	r3, [pc, #364]	@ (8003614 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80034a8:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	2b0c      	cmp	r3, #12
 80034ae:	f040 80a5 	bne.w	80035fc <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80034b2:	4b56      	ldr	r3, [pc, #344]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80034bc:	4b53      	ldr	r3, [pc, #332]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80034be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 030f 	and.w	r3, r3, #15
 80034c6:	3301      	adds	r3, #1
 80034c8:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80034ca:	4b50      	ldr	r3, [pc, #320]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80034cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ce:	091b      	lsrs	r3, r3, #4
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80034d6:	4b4d      	ldr	r3, [pc, #308]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	08db      	lsrs	r3, r3, #3
 80034dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	fb02 f303 	mul.w	r3, r2, r3
 80034e6:	ee07 3a90 	vmov	s15, r3
 80034ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ee:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d003      	beq.n	8003500 <HAL_RCC_GetSysClockFreq+0xe4>
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	2b03      	cmp	r3, #3
 80034fc:	d022      	beq.n	8003544 <HAL_RCC_GetSysClockFreq+0x128>
 80034fe:	e043      	b.n	8003588 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	ee07 3a90 	vmov	s15, r3
 8003506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800350a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003618 <HAL_RCC_GetSysClockFreq+0x1fc>
 800350e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003512:	4b3e      	ldr	r3, [pc, #248]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800351a:	ee07 3a90 	vmov	s15, r3
 800351e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003522:	ed97 6a01 	vldr	s12, [r7, #4]
 8003526:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800361c <HAL_RCC_GetSysClockFreq+0x200>
 800352a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800352e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003532:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003536:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800353a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800353e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003542:	e046      	b.n	80035d2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	ee07 3a90 	vmov	s15, r3
 800354a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800354e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003618 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003556:	4b2d      	ldr	r3, [pc, #180]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800355a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800355e:	ee07 3a90 	vmov	s15, r3
 8003562:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003566:	ed97 6a01 	vldr	s12, [r7, #4]
 800356a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800361c <HAL_RCC_GetSysClockFreq+0x200>
 800356e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003572:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003576:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800357a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800357e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003582:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003586:	e024      	b.n	80035d2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800358a:	ee07 3a90 	vmov	s15, r3
 800358e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	ee07 3a90 	vmov	s15, r3
 8003598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800359c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035a0:	4b1a      	ldr	r3, [pc, #104]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80035a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a8:	ee07 3a90 	vmov	s15, r3
 80035ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80035b0:	ed97 6a01 	vldr	s12, [r7, #4]
 80035b4:	eddf 5a19 	vldr	s11, [pc, #100]	@ 800361c <HAL_RCC_GetSysClockFreq+0x200>
 80035b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80035bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80035c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80035c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035d0:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80035d2:	4b0e      	ldr	r3, [pc, #56]	@ (800360c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80035d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d6:	0e1b      	lsrs	r3, r3, #24
 80035d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035dc:	3301      	adds	r3, #1
 80035de:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	ee07 3a90 	vmov	s15, r3
 80035e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80035ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035f6:	ee17 3a90 	vmov	r3, s15
 80035fa:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80035fc:	6a3b      	ldr	r3, [r7, #32]
}
 80035fe:	4618      	mov	r0, r3
 8003600:	372c      	adds	r7, #44	@ 0x2c
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	46020c00 	.word	0x46020c00
 8003610:	08007ae8 	.word	0x08007ae8
 8003614:	00f42400 	.word	0x00f42400
 8003618:	4b742400 	.word	0x4b742400
 800361c:	46000000 	.word	0x46000000

08003620 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003624:	f7ff fefa 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8003628:	4602      	mov	r2, r0
 800362a:	4b07      	ldr	r3, [pc, #28]	@ (8003648 <HAL_RCC_GetHCLKFreq+0x28>)
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	4906      	ldr	r1, [pc, #24]	@ (800364c <HAL_RCC_GetHCLKFreq+0x2c>)
 8003634:	5ccb      	ldrb	r3, [r1, r3]
 8003636:	fa22 f303 	lsr.w	r3, r2, r3
 800363a:	4a05      	ldr	r2, [pc, #20]	@ (8003650 <HAL_RCC_GetHCLKFreq+0x30>)
 800363c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800363e:	4b04      	ldr	r3, [pc, #16]	@ (8003650 <HAL_RCC_GetHCLKFreq+0x30>)
 8003640:	681b      	ldr	r3, [r3, #0]
}
 8003642:	4618      	mov	r0, r3
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	46020c00 	.word	0x46020c00
 800364c:	08007ad0 	.word	0x08007ad0
 8003650:	20000000 	.word	0x20000000

08003654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8003658:	f7ff ffe2 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 800365c:	4602      	mov	r2, r0
 800365e:	4b05      	ldr	r3, [pc, #20]	@ (8003674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	091b      	lsrs	r3, r3, #4
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4903      	ldr	r1, [pc, #12]	@ (8003678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800366a:	5ccb      	ldrb	r3, [r1, r3]
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	46020c00 	.word	0x46020c00
 8003678:	08007ae0 	.word	0x08007ae0

0800367c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8003680:	f7ff ffce 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8003684:	4602      	mov	r2, r0
 8003686:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	0a1b      	lsrs	r3, r3, #8
 800368c:	f003 0307 	and.w	r3, r3, #7
 8003690:	4903      	ldr	r1, [pc, #12]	@ (80036a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003692:	5ccb      	ldrb	r3, [r1, r3]
 8003694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	bd80      	pop	{r7, pc}
 800369c:	46020c00 	.word	0x46020c00
 80036a0:	08007ae0 	.word	0x08007ae0

080036a4 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80036a8:	f7ff ffba 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 80036ac:	4602      	mov	r2, r0
 80036ae:	4b05      	ldr	r3, [pc, #20]	@ (80036c4 <HAL_RCC_GetPCLK3Freq+0x20>)
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	091b      	lsrs	r3, r3, #4
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	4903      	ldr	r1, [pc, #12]	@ (80036c8 <HAL_RCC_GetPCLK3Freq+0x24>)
 80036ba:	5ccb      	ldrb	r3, [r1, r3]
 80036bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	46020c00 	.word	0x46020c00
 80036c8:	08007ae0 	.word	0x08007ae0

080036cc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	221f      	movs	r2, #31
 80036da:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 80036dc:	4b15      	ldr	r3, [pc, #84]	@ (8003734 <HAL_RCC_GetClockConfig+0x68>)
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	f003 0203 	and.w	r2, r3, #3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 80036e8:	4b12      	ldr	r3, [pc, #72]	@ (8003734 <HAL_RCC_GetClockConfig+0x68>)
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	f003 020f 	and.w	r2, r3, #15
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 80036f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003734 <HAL_RCC_GetClockConfig+0x68>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 8003700:	4b0c      	ldr	r3, [pc, #48]	@ (8003734 <HAL_RCC_GetClockConfig+0x68>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 800370e:	4b09      	ldr	r3, [pc, #36]	@ (8003734 <HAL_RCC_GetClockConfig+0x68>)
 8003710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003712:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800371a:	4b07      	ldr	r3, [pc, #28]	@ (8003738 <HAL_RCC_GetClockConfig+0x6c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 020f 	and.w	r2, r3, #15
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	601a      	str	r2, [r3, #0]
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	46020c00 	.word	0x46020c00
 8003738:	40022000 	.word	0x40022000

0800373c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003744:	4b3e      	ldr	r3, [pc, #248]	@ (8003840 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003746:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003752:	f7fe fd17 	bl	8002184 <HAL_PWREx_GetVoltageRange>
 8003756:	6178      	str	r0, [r7, #20]
 8003758:	e019      	b.n	800378e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800375a:	4b39      	ldr	r3, [pc, #228]	@ (8003840 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800375c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003760:	4a37      	ldr	r2, [pc, #220]	@ (8003840 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800376a:	4b35      	ldr	r3, [pc, #212]	@ (8003840 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800376c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003778:	f7fe fd04 	bl	8002184 <HAL_PWREx_GetVoltageRange>
 800377c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800377e:	4b30      	ldr	r3, [pc, #192]	@ (8003840 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003780:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003784:	4a2e      	ldr	r2, [pc, #184]	@ (8003840 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003786:	f023 0304 	bic.w	r3, r3, #4
 800378a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003794:	d003      	beq.n	800379e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800379c:	d109      	bne.n	80037b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037a4:	d202      	bcs.n	80037ac <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80037a6:	2301      	movs	r3, #1
 80037a8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80037aa:	e033      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80037ac:	2300      	movs	r3, #0
 80037ae:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80037b0:	e030      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037b8:	d208      	bcs.n	80037cc <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c0:	d102      	bne.n	80037c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80037c2:	2303      	movs	r3, #3
 80037c4:	613b      	str	r3, [r7, #16]
 80037c6:	e025      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e035      	b.n	8003838 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037d2:	d90f      	bls.n	80037f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d109      	bne.n	80037ee <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037e0:	d902      	bls.n	80037e8 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80037e2:	2300      	movs	r3, #0
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	e015      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80037e8:	2301      	movs	r3, #1
 80037ea:	613b      	str	r3, [r7, #16]
 80037ec:	e012      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80037ee:	2300      	movs	r3, #0
 80037f0:	613b      	str	r3, [r7, #16]
 80037f2:	e00f      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037fa:	d109      	bne.n	8003810 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003802:	d102      	bne.n	800380a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8003804:	2301      	movs	r3, #1
 8003806:	613b      	str	r3, [r7, #16]
 8003808:	e004      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800380a:	2302      	movs	r3, #2
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	e001      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8003810:	2301      	movs	r3, #1
 8003812:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f023 020f 	bic.w	r2, r3, #15
 800381c:	4909      	ldr	r1, [pc, #36]	@ (8003844 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4313      	orrs	r3, r2
 8003822:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8003824:	4b07      	ldr	r3, [pc, #28]	@ (8003844 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 030f 	and.w	r3, r3, #15
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	429a      	cmp	r2, r3
 8003830:	d001      	beq.n	8003836 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e000      	b.n	8003838 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	46020c00 	.word	0x46020c00
 8003844:	40022000 	.word	0x40022000

08003848 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800384c:	b0b8      	sub	sp, #224	@ 0xe0
 800384e:	af00      	add	r7, sp, #0
 8003850:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003854:	2300      	movs	r3, #0
 8003856:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800385a:	2300      	movs	r3, #0
 800385c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003860:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003868:	f002 0401 	and.w	r4, r2, #1
 800386c:	2500      	movs	r5, #0
 800386e:	ea54 0305 	orrs.w	r3, r4, r5
 8003872:	d00b      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003874:	4bca      	ldr	r3, [pc, #808]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800387a:	f023 0103 	bic.w	r1, r3, #3
 800387e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003884:	4ac6      	ldr	r2, [pc, #792]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003886:	430b      	orrs	r3, r1
 8003888:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800388c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003894:	f002 0802 	and.w	r8, r2, #2
 8003898:	f04f 0900 	mov.w	r9, #0
 800389c:	ea58 0309 	orrs.w	r3, r8, r9
 80038a0:	d00b      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80038a2:	4bbf      	ldr	r3, [pc, #764]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038a8:	f023 010c 	bic.w	r1, r3, #12
 80038ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b2:	4abb      	ldr	r2, [pc, #748]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038b4:	430b      	orrs	r3, r1
 80038b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c2:	f002 0a04 	and.w	sl, r2, #4
 80038c6:	f04f 0b00 	mov.w	fp, #0
 80038ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80038ce:	d00b      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80038d0:	4bb3      	ldr	r3, [pc, #716]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038d6:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80038da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e0:	4aaf      	ldr	r2, [pc, #700]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038e2:	430b      	orrs	r3, r1
 80038e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f0:	f002 0308 	and.w	r3, r2, #8
 80038f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038f8:	2300      	movs	r3, #0
 80038fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80038fe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003902:	460b      	mov	r3, r1
 8003904:	4313      	orrs	r3, r2
 8003906:	d00b      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8003908:	4ba5      	ldr	r3, [pc, #660]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800390a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800390e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003912:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003918:	4aa1      	ldr	r2, [pc, #644]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800391a:	430b      	orrs	r3, r1
 800391c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003920:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	f002 0310 	and.w	r3, r2, #16
 800392c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003930:	2300      	movs	r3, #0
 8003932:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003936:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800393a:	460b      	mov	r3, r1
 800393c:	4313      	orrs	r3, r2
 800393e:	d00b      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8003940:	4b97      	ldr	r3, [pc, #604]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003946:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800394a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800394e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003950:	4a93      	ldr	r2, [pc, #588]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003952:	430b      	orrs	r3, r1
 8003954:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003958:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800395c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003960:	f002 0320 	and.w	r3, r2, #32
 8003964:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003968:	2300      	movs	r3, #0
 800396a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800396e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003972:	460b      	mov	r3, r1
 8003974:	4313      	orrs	r3, r2
 8003976:	d00b      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003978:	4b89      	ldr	r3, [pc, #548]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800397a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800397e:	f023 0107 	bic.w	r1, r3, #7
 8003982:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003988:	4a85      	ldr	r2, [pc, #532]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800398a:	430b      	orrs	r3, r1
 800398c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003990:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003998:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800399c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039a0:	2300      	movs	r3, #0
 80039a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80039a6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039aa:	460b      	mov	r3, r1
 80039ac:	4313      	orrs	r3, r2
 80039ae:	d00b      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80039b0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039b6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80039ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80039be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039c0:	4a77      	ldr	r2, [pc, #476]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039c2:	430b      	orrs	r3, r1
 80039c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80039d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039d8:	2300      	movs	r3, #0
 80039da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80039de:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4313      	orrs	r3, r2
 80039e6:	d00b      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80039e8:	4b6d      	ldr	r3, [pc, #436]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80039f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039f8:	4a69      	ldr	r2, [pc, #420]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039fa:	430b      	orrs	r3, r1
 80039fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a08:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8003a0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a10:	2300      	movs	r3, #0
 8003a12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a16:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	d00b      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003a20:	4b5f      	ldr	r3, [pc, #380]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a26:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a30:	4a5b      	ldr	r2, [pc, #364]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a32:	430b      	orrs	r3, r1
 8003a34:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a40:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003a44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a4e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003a52:	460b      	mov	r3, r1
 8003a54:	4313      	orrs	r3, r2
 8003a56:	d00b      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8003a58:	4b51      	ldr	r3, [pc, #324]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a5e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8003a62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a68:	4a4d      	ldr	r2, [pc, #308]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a6a:	430b      	orrs	r3, r1
 8003a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a78:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8003a7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a80:	2300      	movs	r3, #0
 8003a82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003a86:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	d00b      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003a90:	4b43      	ldr	r3, [pc, #268]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a96:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8003a9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aa0:	4a3f      	ldr	r2, [pc, #252]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003aa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003ab4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003abe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	d00b      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003ac8:	4b35      	ldr	r3, [pc, #212]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ace:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003ad2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ad8:	4a31      	ldr	r2, [pc, #196]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ada:	430b      	orrs	r3, r1
 8003adc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8003ae0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003aec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003aee:	2300      	movs	r3, #0
 8003af0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003af2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003af6:	460b      	mov	r3, r1
 8003af8:	4313      	orrs	r3, r2
 8003afa:	d00c      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8003afc:	4b28      	ldr	r3, [pc, #160]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003afe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b0e:	4a24      	ldr	r2, [pc, #144]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b10:	430b      	orrs	r3, r1
 8003b12:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003b22:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b24:	2300      	movs	r3, #0
 8003b26:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b28:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	d04f      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8003b32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3a:	2b80      	cmp	r3, #128	@ 0x80
 8003b3c:	d02d      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x352>
 8003b3e:	2b80      	cmp	r3, #128	@ 0x80
 8003b40:	d827      	bhi.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003b42:	2b60      	cmp	r3, #96	@ 0x60
 8003b44:	d02e      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003b46:	2b60      	cmp	r3, #96	@ 0x60
 8003b48:	d823      	bhi.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003b4a:	2b40      	cmp	r3, #64	@ 0x40
 8003b4c:	d006      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003b4e:	2b40      	cmp	r3, #64	@ 0x40
 8003b50:	d81f      	bhi.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d009      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x322>
 8003b56:	2b20      	cmp	r3, #32
 8003b58:	d011      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8003b5a:	e01a      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b5c:	4b10      	ldr	r3, [pc, #64]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b60:	4a0f      	ldr	r2, [pc, #60]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b66:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003b68:	e01d      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b6e:	3308      	adds	r3, #8
 8003b70:	4618      	mov	r0, r3
 8003b72:	f002 f9d1 	bl	8005f18 <RCCEx_PLL2_Config>
 8003b76:	4603      	mov	r3, r0
 8003b78:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003b7c:	e013      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003b7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b82:	332c      	adds	r3, #44	@ 0x2c
 8003b84:	4618      	mov	r0, r3
 8003b86:	f002 fa5f 	bl	8006048 <RCCEx_PLL3_Config>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003b90:	e009      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003b98:	e005      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8003b9a:	bf00      	nop
 8003b9c:	e003      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8003b9e:	bf00      	nop
 8003ba0:	46020c00 	.word	0x46020c00
        break;
 8003ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ba6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10d      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003bae:	4bb6      	ldr	r3, [pc, #728]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003bb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003bb4:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8003bb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc0:	4ab1      	ldr	r2, [pc, #708]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003bc2:	430b      	orrs	r3, r1
 8003bc4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003bc8:	e003      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bca:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003bce:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003bd2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003bde:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003be0:	2300      	movs	r3, #0
 8003be2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003be4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003be8:	460b      	mov	r3, r1
 8003bea:	4313      	orrs	r3, r2
 8003bec:	d053      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8003bee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bfa:	d033      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c00:	d82c      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8003c02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c06:	d02f      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003c08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c0c:	d826      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8003c0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c12:	d008      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003c14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c18:	d820      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00a      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8003c1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c22:	d011      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003c24:	e01a      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003c26:	4b98      	ldr	r3, [pc, #608]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c2a:	4a97      	ldr	r2, [pc, #604]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003c2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c30:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003c32:	e01a      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003c38:	3308      	adds	r3, #8
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f002 f96c 	bl	8005f18 <RCCEx_PLL2_Config>
 8003c40:	4603      	mov	r3, r0
 8003c42:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003c46:	e010      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003c48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003c4c:	332c      	adds	r3, #44	@ 0x2c
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f002 f9fa 	bl	8006048 <RCCEx_PLL3_Config>
 8003c54:	4603      	mov	r3, r0
 8003c56:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003c5a:	e006      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003c62:	e002      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8003c64:	bf00      	nop
 8003c66:	e000      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8003c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c6a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10d      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8003c72:	4b85      	ldr	r3, [pc, #532]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003c74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c78:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003c7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c84:	4a80      	ldr	r2, [pc, #512]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003c86:	430b      	orrs	r3, r1
 8003c88:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003c8c:	e003      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c8e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003c92:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003c96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c9e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ca2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ca8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003cac:	460b      	mov	r3, r1
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	d046      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003cb2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003cb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003cba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003cbe:	d028      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003cc0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003cc4:	d821      	bhi.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003cc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cca:	d022      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003ccc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cd0:	d81b      	bhi.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003cd2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cd6:	d01c      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003cd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cdc:	d815      	bhi.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003cde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce2:	d008      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8003ce4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce8:	d80f      	bhi.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d011      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf2:	d00e      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003cf4:	e009      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003cfa:	3308      	adds	r3, #8
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f002 f90b 	bl	8005f18 <RCCEx_PLL2_Config>
 8003d02:	4603      	mov	r3, r0
 8003d04:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003d08:	e004      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003d10:	e000      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8003d12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d14:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10d      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003d1c:	4b5a      	ldr	r3, [pc, #360]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003d1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d22:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003d26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d2e:	4a56      	ldr	r2, [pc, #344]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003d30:	430b      	orrs	r3, r1
 8003d32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d36:	e003      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d38:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003d3c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8003d40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d4e:	2300      	movs	r3, #0
 8003d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d52:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003d56:	460b      	mov	r3, r1
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	d03f      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003d5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d81e      	bhi.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8003d68:	a201      	add	r2, pc, #4	@ (adr r2, 8003d70 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8003d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6e:	bf00      	nop
 8003d70:	08003daf 	.word	0x08003daf
 8003d74:	08003d85 	.word	0x08003d85
 8003d78:	08003d93 	.word	0x08003d93
 8003d7c:	08003daf 	.word	0x08003daf
 8003d80:	08003daf 	.word	0x08003daf
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003d84:	4b40      	ldr	r3, [pc, #256]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	4a3f      	ldr	r2, [pc, #252]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003d8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d8e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003d90:	e00e      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d96:	332c      	adds	r3, #44	@ 0x2c
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f002 f955 	bl	8006048 <RCCEx_PLL3_Config>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003da4:	e004      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003dac:	e000      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8003dae:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003db0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10d      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8003db8:	4b33      	ldr	r3, [pc, #204]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003dba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003dbe:	f023 0107 	bic.w	r1, r3, #7
 8003dc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dca:	4a2f      	ldr	r2, [pc, #188]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003dcc:	430b      	orrs	r3, r1
 8003dce:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003dd2:	e003      	b.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dd4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003dd8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8003ddc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de4:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003de8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003dea:	2300      	movs	r3, #0
 8003dec:	657b      	str	r3, [r7, #84]	@ 0x54
 8003dee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003df2:	460b      	mov	r3, r1
 8003df4:	4313      	orrs	r3, r2
 8003df6:	d04d      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003df8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e04:	d028      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8003e06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e0a:	d821      	bhi.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003e0c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e10:	d024      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8003e12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e16:	d81b      	bhi.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003e18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e1c:	d00e      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8003e1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e22:	d815      	bhi.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d01b      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8003e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e2c:	d110      	bne.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003e2e:	4b16      	ldr	r3, [pc, #88]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e32:	4a15      	ldr	r2, [pc, #84]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e38:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003e3a:	e012      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003e3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003e40:	332c      	adds	r3, #44	@ 0x2c
 8003e42:	4618      	mov	r0, r3
 8003e44:	f002 f900 	bl	8006048 <RCCEx_PLL3_Config>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003e4e:	e008      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003e56:	e004      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8003e58:	bf00      	nop
 8003e5a:	e002      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8003e5c:	bf00      	nop
 8003e5e:	e000      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8003e60:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003e62:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d110      	bne.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8003e6a:	4b07      	ldr	r3, [pc, #28]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003e6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e70:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003e74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e7c:	4a02      	ldr	r2, [pc, #8]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003e84:	e006      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003e86:	bf00      	nop
 8003e88:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e8c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003e90:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ea6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4313      	orrs	r3, r2
 8003eae:	f000 80b5 	beq.w	800401c <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb8:	4b9d      	ldr	r3, [pc, #628]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ebe:	f003 0304 	and.w	r3, r3, #4
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d113      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec6:	4b9a      	ldr	r3, [pc, #616]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ecc:	4a98      	ldr	r2, [pc, #608]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003ece:	f043 0304 	orr.w	r3, r3, #4
 8003ed2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003ed6:	4b96      	ldr	r3, [pc, #600]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ee4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003eee:	4b91      	ldr	r3, [pc, #580]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef2:	4a90      	ldr	r2, [pc, #576]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ef4:	f043 0301 	orr.w	r3, r3, #1
 8003ef8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003efa:	f7fd fbf3 	bl	80016e4 <HAL_GetTick>
 8003efe:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f02:	e00b      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f04:	f7fd fbee 	bl	80016e4 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d903      	bls.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8003f1a:	e005      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f1c:	4b85      	ldr	r3, [pc, #532]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d0ed      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8003f28:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d165      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f30:	4b7f      	ldr	r3, [pc, #508]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d023      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x746>
 8003f46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f4a:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8003f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d01b      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f56:	4b76      	ldr	r3, [pc, #472]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f64:	4b72      	ldr	r3, [pc, #456]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f6a:	4a71      	ldr	r2, [pc, #452]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f74:	4b6e      	ldr	r3, [pc, #440]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f7a:	4a6d      	ldr	r2, [pc, #436]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f84:	4a6a      	ldr	r2, [pc, #424]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d019      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9a:	f7fd fba3 	bl	80016e4 <HAL_GetTick>
 8003f9e:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa2:	e00d      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa4:	f7fd fb9e 	bl	80016e4 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fae:	1ad2      	subs	r2, r2, r3
 8003fb0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d903      	bls.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8003fbe:	e006      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fc0:	4b5b      	ldr	r3, [pc, #364]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003fc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0ea      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8003fce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10d      	bne.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003fd6:	4b56      	ldr	r3, [pc, #344]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003fd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fdc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003fe0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003fe4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003fe8:	4a51      	ldr	r2, [pc, #324]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003fea:	430b      	orrs	r3, r1
 8003fec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ff0:	e008      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ff2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003ff6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8003ffa:	e003      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ffc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004000:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004004:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8004008:	2b01      	cmp	r3, #1
 800400a:	d107      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800400c:	4b48      	ldr	r3, [pc, #288]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800400e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004012:	4a47      	ldr	r2, [pc, #284]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004014:	f023 0304 	bic.w	r3, r3, #4
 8004018:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800401c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004028:	643b      	str	r3, [r7, #64]	@ 0x40
 800402a:	2300      	movs	r3, #0
 800402c:	647b      	str	r3, [r7, #68]	@ 0x44
 800402e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004032:	460b      	mov	r3, r1
 8004034:	4313      	orrs	r3, r2
 8004036:	d042      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8004038:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800403c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004040:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004044:	d022      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x844>
 8004046:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800404a:	d81b      	bhi.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800404c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004050:	d011      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8004052:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004056:	d815      	bhi.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8004058:	2b00      	cmp	r3, #0
 800405a:	d019      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800405c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004060:	d110      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004062:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004066:	3308      	adds	r3, #8
 8004068:	4618      	mov	r0, r3
 800406a:	f001 ff55 	bl	8005f18 <RCCEx_PLL2_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004074:	e00d      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004076:	4b2e      	ldr	r3, [pc, #184]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407a:	4a2d      	ldr	r2, [pc, #180]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800407c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004080:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004082:	e006      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800408a:	e002      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 800408c:	bf00      	nop
 800408e:	e000      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8004090:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004092:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10d      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800409a:	4b25      	ldr	r3, [pc, #148]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800409c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80040a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040ac:	4a20      	ldr	r2, [pc, #128]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80040ae:	430b      	orrs	r3, r1
 80040b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040b4:	e003      	b.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80040ba:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80040be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80040ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040cc:	2300      	movs	r3, #0
 80040ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040d0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80040d4:	460b      	mov	r3, r1
 80040d6:	4313      	orrs	r3, r2
 80040d8:	d032      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80040da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040e6:	d00b      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80040e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ec:	d804      	bhi.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d008      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80040f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040f6:	d007      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80040fe:	e004      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8004100:	bf00      	nop
 8004102:	e002      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8004104:	bf00      	nop
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8004108:	bf00      	nop
    }
    if (ret == HAL_OK)
 800410a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800410e:	2b00      	cmp	r3, #0
 8004110:	d112      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004112:	4b07      	ldr	r3, [pc, #28]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004114:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004118:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800411c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004120:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004124:	4a02      	ldr	r2, [pc, #8]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004126:	430b      	orrs	r3, r1
 8004128:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800412c:	e008      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 800412e:	bf00      	nop
 8004130:	46020c00 	.word	0x46020c00
 8004134:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004138:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800413c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8004140:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004148:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800414c:	633b      	str	r3, [r7, #48]	@ 0x30
 800414e:	2300      	movs	r3, #0
 8004150:	637b      	str	r3, [r7, #52]	@ 0x34
 8004152:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004156:	460b      	mov	r3, r1
 8004158:	4313      	orrs	r3, r2
 800415a:	d019      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800415c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004160:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004164:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004168:	d105      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800416a:	4b88      	ldr	r3, [pc, #544]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800416c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416e:	4a87      	ldr	r2, [pc, #540]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004174:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8004176:	4b85      	ldr	r3, [pc, #532]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004178:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800417c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004180:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004184:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004188:	4a80      	ldr	r2, [pc, #512]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800418a:	430b      	orrs	r3, r1
 800418c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004190:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004198:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800419c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800419e:	2300      	movs	r3, #0
 80041a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041a2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80041a6:	460b      	mov	r3, r1
 80041a8:	4313      	orrs	r3, r2
 80041aa:	d00c      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80041ac:	4b77      	ldr	r3, [pc, #476]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80041ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80041ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80041be:	4973      	ldr	r1, [pc, #460]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80041c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80041ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ce:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80041d2:	623b      	str	r3, [r7, #32]
 80041d4:	2300      	movs	r3, #0
 80041d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80041d8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80041dc:	460b      	mov	r3, r1
 80041de:	4313      	orrs	r3, r2
 80041e0:	d00c      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80041e2:	4b6a      	ldr	r3, [pc, #424]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80041e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80041f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041f4:	4965      	ldr	r1, [pc, #404]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80041fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004204:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004208:	61bb      	str	r3, [r7, #24]
 800420a:	2300      	movs	r3, #0
 800420c:	61fb      	str	r3, [r7, #28]
 800420e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004212:	460b      	mov	r3, r1
 8004214:	4313      	orrs	r3, r2
 8004216:	d00c      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004218:	4b5c      	ldr	r3, [pc, #368]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800421a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800421e:	f023 0218 	bic.w	r2, r3, #24
 8004222:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004226:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800422a:	4958      	ldr	r1, [pc, #352]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004232:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800423a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800423e:	613b      	str	r3, [r7, #16]
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004248:	460b      	mov	r3, r1
 800424a:	4313      	orrs	r3, r2
 800424c:	d032      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800424e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004252:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004256:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800425a:	d105      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800425c:	4b4b      	ldr	r3, [pc, #300]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800425e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004260:	4a4a      	ldr	r2, [pc, #296]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004266:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8004268:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800426c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004270:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004274:	d108      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004276:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800427a:	3308      	adds	r3, #8
 800427c:	4618      	mov	r0, r3
 800427e:	f001 fe4b 	bl	8005f18 <RCCEx_PLL2_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8004288:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10d      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004290:	4b3e      	ldr	r3, [pc, #248]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004292:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004296:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800429a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800429e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80042a2:	493a      	ldr	r1, [pc, #232]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80042aa:	e003      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ac:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80042b0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80042b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80042b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042bc:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80042c0:	60bb      	str	r3, [r7, #8]
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80042ca:	460b      	mov	r3, r1
 80042cc:	4313      	orrs	r3, r2
 80042ce:	d03a      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80042d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80042d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042dc:	d00e      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80042de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042e2:	d815      	bhi.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d017      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 80042e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042ec:	d110      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042ee:	4b27      	ldr	r3, [pc, #156]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80042f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f2:	4a26      	ldr	r2, [pc, #152]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80042f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80042fa:	e00e      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004300:	3308      	adds	r3, #8
 8004302:	4618      	mov	r0, r3
 8004304:	f001 fe08 	bl	8005f18 <RCCEx_PLL2_Config>
 8004308:	4603      	mov	r3, r0
 800430a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800430e:	e004      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004316:	e000      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8004318:	bf00      	nop
    }
    if (ret == HAL_OK)
 800431a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10d      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8004322:	4b1a      	ldr	r3, [pc, #104]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004328:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800432c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004330:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004334:	4915      	ldr	r1, [pc, #84]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800433c:	e003      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800433e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004342:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8004346:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800434a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004352:	603b      	str	r3, [r7, #0]
 8004354:	2300      	movs	r3, #0
 8004356:	607b      	str	r3, [r7, #4]
 8004358:	e9d7 1200 	ldrd	r1, r2, [r7]
 800435c:	460b      	mov	r3, r1
 800435e:	4313      	orrs	r3, r2
 8004360:	d00c      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8004362:	4b0a      	ldr	r3, [pc, #40]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004368:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800436c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004370:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004374:	4905      	ldr	r1, [pc, #20]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800437c:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8004380:	4618      	mov	r0, r3
 8004382:	37e0      	adds	r7, #224	@ 0xe0
 8004384:	46bd      	mov	sp, r7
 8004386:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800438a:	bf00      	nop
 800438c:	46020c00 	.word	0x46020c00

08004390 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8004390:	b480      	push	{r7}
 8004392:	b089      	sub	sp, #36	@ 0x24
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004398:	4ba6      	ldr	r3, [pc, #664]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800439a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800439c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043a0:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80043a2:	4ba4      	ldr	r3, [pc, #656]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80043a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a6:	f003 0303 	and.w	r3, r3, #3
 80043aa:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80043ac:	4ba1      	ldr	r3, [pc, #644]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80043ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b0:	0a1b      	lsrs	r3, r3, #8
 80043b2:	f003 030f 	and.w	r3, r3, #15
 80043b6:	3301      	adds	r3, #1
 80043b8:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80043ba:	4b9e      	ldr	r3, [pc, #632]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80043bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043be:	091b      	lsrs	r3, r3, #4
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80043c6:	4b9b      	ldr	r3, [pc, #620]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80043c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ca:	08db      	lsrs	r3, r3, #3
 80043cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	fb02 f303 	mul.w	r3, r2, r3
 80043d6:	ee07 3a90 	vmov	s15, r3
 80043da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043de:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d062      	beq.n	80044ae <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	2b03      	cmp	r3, #3
 80043ec:	f200 8081 	bhi.w	80044f2 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d024      	beq.n	8004440 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d17a      	bne.n	80044f2 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	ee07 3a90 	vmov	s15, r3
 8004402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004406:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004638 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800440a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800440e:	4b89      	ldr	r3, [pc, #548]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004416:	ee07 3a90 	vmov	s15, r3
 800441a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800441e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004422:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800463c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004426:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800442a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800442e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004432:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800443a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800443e:	e08f      	b.n	8004560 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004440:	4b7c      	ldr	r3, [pc, #496]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800444c:	4b79      	ldr	r3, [pc, #484]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	0f1b      	lsrs	r3, r3, #28
 8004452:	f003 030f 	and.w	r3, r3, #15
 8004456:	e006      	b.n	8004466 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8004458:	4b76      	ldr	r3, [pc, #472]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800445a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800445e:	041b      	lsls	r3, r3, #16
 8004460:	0f1b      	lsrs	r3, r3, #28
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	4a76      	ldr	r2, [pc, #472]	@ (8004640 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8004468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446c:	ee07 3a90 	vmov	s15, r3
 8004470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	ee07 3a90 	vmov	s15, r3
 800447a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	ee07 3a90 	vmov	s15, r3
 8004488:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800448c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004490:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800463c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004494:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004498:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800449c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80044a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044ac:	e058      	b.n	8004560 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	ee07 3a90 	vmov	s15, r3
 80044b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044b8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004638 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80044bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044c0:	4b5c      	ldr	r3, [pc, #368]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80044c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044c8:	ee07 3a90 	vmov	s15, r3
 80044cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80044d0:	ed97 6a02 	vldr	s12, [r7, #8]
 80044d4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800463c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80044d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80044e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044f0:	e036      	b.n	8004560 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80044f2:	4b50      	ldr	r3, [pc, #320]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d005      	beq.n	800450a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80044fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0f1b      	lsrs	r3, r3, #28
 8004504:	f003 030f 	and.w	r3, r3, #15
 8004508:	e006      	b.n	8004518 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800450a:	4b4a      	ldr	r3, [pc, #296]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800450c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004510:	041b      	lsls	r3, r3, #16
 8004512:	0f1b      	lsrs	r3, r3, #28
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	4a49      	ldr	r2, [pc, #292]	@ (8004640 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800451a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800451e:	ee07 3a90 	vmov	s15, r3
 8004522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	ee07 3a90 	vmov	s15, r3
 800452c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004530:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	ee07 3a90 	vmov	s15, r3
 800453a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800453e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004542:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800463c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004546:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800454a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800454e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004552:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800455a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800455e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004560:	4b34      	ldr	r3, [pc, #208]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d017      	beq.n	800459c <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800456c:	4b31      	ldr	r3, [pc, #196]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800456e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004570:	0a5b      	lsrs	r3, r3, #9
 8004572:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800457e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004582:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004586:	edd7 6a07 	vldr	s13, [r7, #28]
 800458a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800458e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004592:	ee17 2a90 	vmov	r2, s15
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	601a      	str	r2, [r3, #0]
 800459a:	e002      	b.n	80045a2 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80045a2:	4b24      	ldr	r3, [pc, #144]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d017      	beq.n	80045de <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80045ae:	4b21      	ldr	r3, [pc, #132]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b2:	0c1b      	lsrs	r3, r3, #16
 80045b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80045c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045c4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80045c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80045cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045d4:	ee17 2a90 	vmov	r2, s15
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	605a      	str	r2, [r3, #4]
 80045dc:	e002      	b.n	80045e4 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80045e4:	4b13      	ldr	r3, [pc, #76]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d017      	beq.n	8004620 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80045f0:	4b10      	ldr	r3, [pc, #64]	@ (8004634 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f4:	0e1b      	lsrs	r3, r3, #24
 80045f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045fa:	ee07 3a90 	vmov	s15, r3
 80045fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8004602:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004606:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800460a:	edd7 6a07 	vldr	s13, [r7, #28]
 800460e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004616:	ee17 2a90 	vmov	r2, s15
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800461e:	e002      	b.n	8004626 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	609a      	str	r2, [r3, #8]
}
 8004626:	bf00      	nop
 8004628:	3724      	adds	r7, #36	@ 0x24
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	46020c00 	.word	0x46020c00
 8004638:	4b742400 	.word	0x4b742400
 800463c:	46000000 	.word	0x46000000
 8004640:	08007ae8 	.word	0x08007ae8

08004644 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004644:	b480      	push	{r7}
 8004646:	b089      	sub	sp, #36	@ 0x24
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800464c:	4ba6      	ldr	r3, [pc, #664]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800464e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004654:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004656:	4ba4      	ldr	r3, [pc, #656]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8004660:	4ba1      	ldr	r3, [pc, #644]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004664:	0a1b      	lsrs	r3, r3, #8
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	3301      	adds	r3, #1
 800466c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800466e:	4b9e      	ldr	r3, [pc, #632]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004672:	091b      	lsrs	r3, r3, #4
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800467a:	4b9b      	ldr	r3, [pc, #620]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467e:	08db      	lsrs	r3, r3, #3
 8004680:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	fb02 f303 	mul.w	r3, r2, r3
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004692:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2b03      	cmp	r3, #3
 800469a:	d062      	beq.n	8004762 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	2b03      	cmp	r3, #3
 80046a0:	f200 8081 	bhi.w	80047a6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d024      	beq.n	80046f4 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d17a      	bne.n	80047a6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	ee07 3a90 	vmov	s15, r3
 80046b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ba:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80048ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80046be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046c2:	4b89      	ldr	r3, [pc, #548]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80046c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ca:	ee07 3a90 	vmov	s15, r3
 80046ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80046d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80046d6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80046da:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80046de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80046e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80046ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80046f2:	e08f      	b.n	8004814 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80046f4:	4b7c      	ldr	r3, [pc, #496]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d005      	beq.n	800470c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004700:	4b79      	ldr	r3, [pc, #484]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	0f1b      	lsrs	r3, r3, #28
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	e006      	b.n	800471a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 800470c:	4b76      	ldr	r3, [pc, #472]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800470e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004712:	041b      	lsls	r3, r3, #16
 8004714:	0f1b      	lsrs	r3, r3, #28
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	4a76      	ldr	r2, [pc, #472]	@ (80048f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800471c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004720:	ee07 3a90 	vmov	s15, r3
 8004724:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	ee07 3a90 	vmov	s15, r3
 800472e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	ee07 3a90 	vmov	s15, r3
 800473c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004740:	ed97 6a02 	vldr	s12, [r7, #8]
 8004744:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004748:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800474c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004750:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004754:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800475c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004760:	e058      	b.n	8004814 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	ee07 3a90 	vmov	s15, r3
 8004768:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80048ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8004770:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004774:	4b5c      	ldr	r3, [pc, #368]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800477c:	ee07 3a90 	vmov	s15, r3
 8004780:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004784:	ed97 6a02 	vldr	s12, [r7, #8]
 8004788:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800478c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004790:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004794:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004798:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800479c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80047a4:	e036      	b.n	8004814 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80047a6:	4b50      	ldr	r3, [pc, #320]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d005      	beq.n	80047be <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80047b2:	4b4d      	ldr	r3, [pc, #308]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	0f1b      	lsrs	r3, r3, #28
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	e006      	b.n	80047cc <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80047be:	4b4a      	ldr	r3, [pc, #296]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80047c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80047c4:	041b      	lsls	r3, r3, #16
 80047c6:	0f1b      	lsrs	r3, r3, #28
 80047c8:	f003 030f 	and.w	r3, r3, #15
 80047cc:	4a49      	ldr	r2, [pc, #292]	@ (80048f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80047ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047d2:	ee07 3a90 	vmov	s15, r3
 80047d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	ee07 3a90 	vmov	s15, r3
 80047e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	ee07 3a90 	vmov	s15, r3
 80047ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80047f6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80047fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004806:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800480a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800480e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004812:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004814:	4b34      	ldr	r3, [pc, #208]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d017      	beq.n	8004850 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004820:	4b31      	ldr	r3, [pc, #196]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004824:	0a5b      	lsrs	r3, r3, #9
 8004826:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8004832:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004836:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800483a:	edd7 6a07 	vldr	s13, [r7, #28]
 800483e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004846:	ee17 2a90 	vmov	r2, s15
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	e002      	b.n	8004856 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004856:	4b24      	ldr	r3, [pc, #144]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d017      	beq.n	8004892 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004862:	4b21      	ldr	r3, [pc, #132]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004866:	0c1b      	lsrs	r3, r3, #16
 8004868:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800486c:	ee07 3a90 	vmov	s15, r3
 8004870:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004874:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004878:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800487c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004888:	ee17 2a90 	vmov	r2, s15
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	605a      	str	r2, [r3, #4]
 8004890:	e002      	b.n	8004898 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004898:	4b13      	ldr	r3, [pc, #76]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d017      	beq.n	80048d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80048a4:	4b10      	ldr	r3, [pc, #64]	@ (80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80048a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a8:	0e1b      	lsrs	r3, r3, #24
 80048aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048ae:	ee07 3a90 	vmov	s15, r3
 80048b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80048b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048ba:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80048be:	edd7 6a07 	vldr	s13, [r7, #28]
 80048c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048ca:	ee17 2a90 	vmov	r2, s15
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80048d2:	e002      	b.n	80048da <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	609a      	str	r2, [r3, #8]
}
 80048da:	bf00      	nop
 80048dc:	3724      	adds	r7, #36	@ 0x24
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	46020c00 	.word	0x46020c00
 80048ec:	4b742400 	.word	0x4b742400
 80048f0:	46000000 	.word	0x46000000
 80048f4:	08007ae8 	.word	0x08007ae8

080048f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b089      	sub	sp, #36	@ 0x24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8004900:	4ba6      	ldr	r3, [pc, #664]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004908:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800490a:	4ba4      	ldr	r3, [pc, #656]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490e:	f003 0303 	and.w	r3, r3, #3
 8004912:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8004914:	4ba1      	ldr	r3, [pc, #644]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004918:	0a1b      	lsrs	r3, r3, #8
 800491a:	f003 030f 	and.w	r3, r3, #15
 800491e:	3301      	adds	r3, #1
 8004920:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8004922:	4b9e      	ldr	r3, [pc, #632]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004926:	091b      	lsrs	r3, r3, #4
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800492e:	4b9b      	ldr	r3, [pc, #620]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004932:	08db      	lsrs	r3, r3, #3
 8004934:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	fb02 f303 	mul.w	r3, r2, r3
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004946:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b03      	cmp	r3, #3
 800494e:	d062      	beq.n	8004a16 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	2b03      	cmp	r3, #3
 8004954:	f200 8081 	bhi.w	8004a5a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d024      	beq.n	80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b02      	cmp	r3, #2
 8004962:	d17a      	bne.n	8004a5a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	ee07 3a90 	vmov	s15, r3
 800496a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800496e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004976:	4b89      	ldr	r3, [pc, #548]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800497e:	ee07 3a90 	vmov	s15, r3
 8004982:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004986:	ed97 6a02 	vldr	s12, [r7, #8]
 800498a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800498e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004992:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800499a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800499e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049a2:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80049a6:	e08f      	b.n	8004ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80049a8:	4b7c      	ldr	r3, [pc, #496]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d005      	beq.n	80049c0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80049b4:	4b79      	ldr	r3, [pc, #484]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	0f1b      	lsrs	r3, r3, #28
 80049ba:	f003 030f 	and.w	r3, r3, #15
 80049be:	e006      	b.n	80049ce <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80049c0:	4b76      	ldr	r3, [pc, #472]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80049c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80049c6:	041b      	lsls	r3, r3, #16
 80049c8:	0f1b      	lsrs	r3, r3, #28
 80049ca:	f003 030f 	and.w	r3, r3, #15
 80049ce:	4a76      	ldr	r2, [pc, #472]	@ (8004ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80049d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d4:	ee07 3a90 	vmov	s15, r3
 80049d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	ee07 3a90 	vmov	s15, r3
 80049e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	ee07 3a90 	vmov	s15, r3
 80049f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80049f8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80049fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a08:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a10:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a14:	e058      	b.n	8004ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	ee07 3a90 	vmov	s15, r3
 8004a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a20:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004a24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a28:	4b5c      	ldr	r3, [pc, #368]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a30:	ee07 3a90 	vmov	s15, r3
 8004a34:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a38:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a3c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004a40:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004a44:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a54:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a58:	e036      	b.n	8004ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004a5a:	4b50      	ldr	r3, [pc, #320]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d005      	beq.n	8004a72 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8004a66:	4b4d      	ldr	r3, [pc, #308]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	0f1b      	lsrs	r3, r3, #28
 8004a6c:	f003 030f 	and.w	r3, r3, #15
 8004a70:	e006      	b.n	8004a80 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8004a72:	4b4a      	ldr	r3, [pc, #296]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004a74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a78:	041b      	lsls	r3, r3, #16
 8004a7a:	0f1b      	lsrs	r3, r3, #28
 8004a7c:	f003 030f 	and.w	r3, r3, #15
 8004a80:	4a49      	ldr	r2, [pc, #292]	@ (8004ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8004a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a86:	ee07 3a90 	vmov	s15, r3
 8004a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	ee07 3a90 	vmov	s15, r3
 8004aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aa6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004aaa:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ab6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004ac6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004ac8:	4b34      	ldr	r3, [pc, #208]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004acc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d017      	beq.n	8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004ad4:	4b31      	ldr	r3, [pc, #196]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad8:	0a5b      	lsrs	r3, r3, #9
 8004ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ade:	ee07 3a90 	vmov	s15, r3
 8004ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8004ae6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004aee:	edd7 6a07 	vldr	s13, [r7, #28]
 8004af2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004af6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004afa:	ee17 2a90 	vmov	r2, s15
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	e002      	b.n	8004b0a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8004b0a:	4b24      	ldr	r3, [pc, #144]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d017      	beq.n	8004b46 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004b16:	4b21      	ldr	r3, [pc, #132]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	0c1b      	lsrs	r3, r3, #16
 8004b1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b20:	ee07 3a90 	vmov	s15, r3
 8004b24:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8004b28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b2c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004b30:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b3c:	ee17 2a90 	vmov	r2, s15
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	605a      	str	r2, [r3, #4]
 8004b44:	e002      	b.n	8004b4c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004b4c:	4b13      	ldr	r3, [pc, #76]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d017      	beq.n	8004b88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004b58:	4b10      	ldr	r3, [pc, #64]	@ (8004b9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5c:	0e1b      	lsrs	r3, r3, #24
 8004b5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b62:	ee07 3a90 	vmov	s15, r3
 8004b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8004b6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b6e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004b72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b7e:	ee17 2a90 	vmov	r2, s15
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004b86:	e002      	b.n	8004b8e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	609a      	str	r2, [r3, #8]
}
 8004b8e:	bf00      	nop
 8004b90:	3724      	adds	r7, #36	@ 0x24
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	46020c00 	.word	0x46020c00
 8004ba0:	4b742400 	.word	0x4b742400
 8004ba4:	46000000 	.word	0x46000000
 8004ba8:	08007ae8 	.word	0x08007ae8

08004bac <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b08e      	sub	sp, #56	@ 0x38
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004bb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bba:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004bbe:	430b      	orrs	r3, r1
 8004bc0:	d145      	bne.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004bc2:	4baa      	ldr	r3, [pc, #680]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bcc:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004bce:	4ba7      	ldr	r3, [pc, #668]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004bd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	d108      	bne.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004be2:	d104      	bne.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004be4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bea:	f001 b987 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004bee:	4b9f      	ldr	r3, [pc, #636]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004bf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bfc:	d114      	bne.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8004bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c04:	d110      	bne.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004c06:	4b99      	ldr	r3, [pc, #612]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004c08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c14:	d103      	bne.n	8004c1e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8004c16:	23fa      	movs	r3, #250	@ 0xfa
 8004c18:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004c1a:	f001 b96f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8004c1e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c22:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004c24:	f001 b96a 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8004c28:	4b90      	ldr	r3, [pc, #576]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c34:	d107      	bne.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8004c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c3c:	d103      	bne.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8004c3e:	4b8c      	ldr	r3, [pc, #560]	@ (8004e70 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c42:	f001 b95b 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c4a:	f001 b957 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004c4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c52:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004c56:	430b      	orrs	r3, r1
 8004c58:	d151      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004c5a:	4b84      	ldr	r3, [pc, #528]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004c5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004c60:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004c64:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c68:	2b80      	cmp	r3, #128	@ 0x80
 8004c6a:	d035      	beq.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8004c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6e:	2b80      	cmp	r3, #128	@ 0x80
 8004c70:	d841      	bhi.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c74:	2b60      	cmp	r3, #96	@ 0x60
 8004c76:	d02a      	beq.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8004c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7a:	2b60      	cmp	r3, #96	@ 0x60
 8004c7c:	d83b      	bhi.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c80:	2b40      	cmp	r3, #64	@ 0x40
 8004c82:	d009      	beq.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8004c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c86:	2b40      	cmp	r3, #64	@ 0x40
 8004c88:	d835      	bhi.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00c      	beq.n	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8004c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c92:	2b20      	cmp	r3, #32
 8004c94:	d012      	beq.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004c96:	e02e      	b.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004c98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff fb77 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ca6:	f001 b929 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004caa:	f107 0318 	add.w	r3, r7, #24
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fcc8 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cb8:	f001 b920 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cbc:	f107 030c 	add.w	r3, r7, #12
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7ff fe19 	bl	80048f8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cca:	f001 b917 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004cce:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004cd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cd4:	f001 b912 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004cd8:	4b64      	ldr	r3, [pc, #400]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ce0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce4:	d103      	bne.n	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8004ce6:	4b63      	ldr	r3, [pc, #396]	@ (8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004ce8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004cea:	f001 b907 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cf2:	f001 b903 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cfa:	f001 b8ff 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8004cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d02:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004d06:	430b      	orrs	r3, r1
 8004d08:	d158      	bne.n	8004dbc <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004d0a:	4b58      	ldr	r3, [pc, #352]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004d0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004d14:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d1c:	d03b      	beq.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d24:	d846      	bhi.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8004d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d2c:	d02e      	beq.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d34:	d83e      	bhi.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8004d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d3c:	d00b      	beq.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8004d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d44:	d836      	bhi.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8004d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00d      	beq.n	8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d52:	d012      	beq.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8004d54:	e02e      	b.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004d56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7ff fb18 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d64:	f001 b8ca 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d68:	f107 0318 	add.w	r3, r7, #24
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7ff fc69 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d76:	f001 b8c1 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d7a:	f107 030c 	add.w	r3, r7, #12
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff fdba 	bl	80048f8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d88:	f001 b8b8 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004d8c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d92:	f001 b8b3 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d96:	4b35      	ldr	r3, [pc, #212]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da2:	d103      	bne.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8004da4:	4b33      	ldr	r3, [pc, #204]	@ (8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004da6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004da8:	f001 b8a8 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004db0:	f001 b8a4 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004db8:	f001 b8a0 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8004dbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dc0:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	d16e      	bne.n	8004ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8004dc8:	4b28      	ldr	r3, [pc, #160]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004dca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dce:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004dd2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004dda:	d034      	beq.n	8004e46 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8004ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dde:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004de2:	d85c      	bhi.n	8004e9e <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8004de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dea:	d00b      	beq.n	8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8004dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004df2:	d854      	bhi.n	8004e9e <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d016      	beq.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8004dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e00:	d009      	beq.n	8004e16 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8004e02:	e04c      	b.n	8004e9e <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fac1 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8004e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e12:	f001 b873 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e16:	f107 0318 	add.w	r3, r7, #24
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7ff fc12 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e24:	f001 b86a 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004e28:	4b10      	ldr	r3, [pc, #64]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e34:	d103      	bne.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 8004e36:	4b10      	ldr	r3, [pc, #64]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004e38:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004e3a:	f001 b85f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e42:	f001 b85b 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004e46:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d121      	bne.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004e52:	4b06      	ldr	r3, [pc, #24]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00e      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8004e5e:	4b03      	ldr	r3, [pc, #12]	@ (8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	0e1b      	lsrs	r3, r3, #24
 8004e64:	f003 030f 	and.w	r3, r3, #15
 8004e68:	e00f      	b.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8004e6a:	bf00      	nop
 8004e6c:	46020c00 	.word	0x46020c00
 8004e70:	0007a120 	.word	0x0007a120
 8004e74:	00f42400 	.word	0x00f42400
 8004e78:	02dc6c00 	.word	0x02dc6c00
 8004e7c:	4ba7      	ldr	r3, [pc, #668]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004e7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e82:	041b      	lsls	r3, r3, #16
 8004e84:	0e1b      	lsrs	r3, r3, #24
 8004e86:	f003 030f 	and.w	r3, r3, #15
 8004e8a:	4aa5      	ldr	r2, [pc, #660]	@ (8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e90:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004e92:	f001 b833 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8004e96:	2300      	movs	r3, #0
 8004e98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e9a:	f001 b82f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ea2:	f001 b82b 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004ea6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004eaa:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004eae:	430b      	orrs	r3, r1
 8004eb0:	d17f      	bne.n	8004fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004eb2:	4b9a      	ldr	r3, [pc, #616]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004eb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004eb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ebc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8004ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d165      	bne.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8004ec4:	4b95      	ldr	r3, [pc, #596]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004eca:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004ece:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004ed6:	d034      	beq.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eda:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004ede:	d853      	bhi.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8004ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ee6:	d00b      	beq.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eee:	d84b      	bhi.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d016      	beq.n	8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004efc:	d009      	beq.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8004efe:	e043      	b.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7ff fa43 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004f0e:	f000 bff5 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f12:	f107 0318 	add.w	r3, r7, #24
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff fb94 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004f20:	f000 bfec 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004f24:	4b7d      	ldr	r3, [pc, #500]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f30:	d103      	bne.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 8004f32:	4b7c      	ldr	r3, [pc, #496]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004f34:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004f36:	f000 bfe1 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004f3e:	f000 bfdd 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004f42:	4b76      	ldr	r3, [pc, #472]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0320 	and.w	r3, r3, #32
 8004f4a:	2b20      	cmp	r3, #32
 8004f4c:	d118      	bne.n	8004f80 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004f4e:	4b73      	ldr	r3, [pc, #460]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d005      	beq.n	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8004f5a:	4b70      	ldr	r3, [pc, #448]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	0e1b      	lsrs	r3, r3, #24
 8004f60:	f003 030f 	and.w	r3, r3, #15
 8004f64:	e006      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 8004f66:	4b6d      	ldr	r3, [pc, #436]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004f68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	0e1b      	lsrs	r3, r3, #24
 8004f70:	f003 030f 	and.w	r3, r3, #15
 8004f74:	4a6a      	ldr	r2, [pc, #424]	@ (8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7a:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004f7c:	f000 bfbe 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004f84:	f000 bfba 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004f8c:	f000 bfb6 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8004f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f96:	d108      	bne.n	8004faa <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff f9f7 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa6:	f000 bfa9 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fae:	f000 bfa5 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8004fb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fb6:	1e51      	subs	r1, r2, #1
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	d136      	bne.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004fbc:	4b57      	ldr	r3, [pc, #348]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d104      	bne.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8004fce:	f7fe fb55 	bl	800367c <HAL_RCC_GetPCLK2Freq>
 8004fd2:	6378      	str	r0, [r7, #52]	@ 0x34
 8004fd4:	f000 bf92 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8004fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d104      	bne.n	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004fde:	f7fe fa1d 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8004fe2:	6378      	str	r0, [r7, #52]	@ 0x34
 8004fe4:	f000 bf8a 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004fe8:	4b4c      	ldr	r3, [pc, #304]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ff4:	d106      	bne.n	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8004ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d103      	bne.n	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8004ffc:	4b4a      	ldr	r3, [pc, #296]	@ (8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8004ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005000:	f000 bf7c 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005004:	4b45      	ldr	r3, [pc, #276]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005006:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b02      	cmp	r3, #2
 8005010:	d107      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8005012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005014:	2b03      	cmp	r3, #3
 8005016:	d104      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 8005018:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800501c:	637b      	str	r3, [r7, #52]	@ 0x34
 800501e:	f000 bf6d 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8005022:	2300      	movs	r3, #0
 8005024:	637b      	str	r3, [r7, #52]	@ 0x34
 8005026:	f000 bf69 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800502a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800502e:	1e91      	subs	r1, r2, #2
 8005030:	430b      	orrs	r3, r1
 8005032:	d136      	bne.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005034:	4b39      	ldr	r3, [pc, #228]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800503a:	f003 030c 	and.w	r3, r3, #12
 800503e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8005040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005042:	2b00      	cmp	r3, #0
 8005044:	d104      	bne.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005046:	f7fe fb05 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800504a:	6378      	str	r0, [r7, #52]	@ 0x34
 800504c:	f000 bf56 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8005050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005052:	2b04      	cmp	r3, #4
 8005054:	d104      	bne.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005056:	f7fe f9e1 	bl	800341c <HAL_RCC_GetSysClockFreq>
 800505a:	6378      	str	r0, [r7, #52]	@ 0x34
 800505c:	f000 bf4e 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8005060:	4b2e      	ldr	r3, [pc, #184]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800506c:	d106      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	2b08      	cmp	r3, #8
 8005072:	d103      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 8005074:	4b2c      	ldr	r3, [pc, #176]	@ (8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8005076:	637b      	str	r3, [r7, #52]	@ 0x34
 8005078:	f000 bf40 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800507c:	4b27      	ldr	r3, [pc, #156]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800507e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b02      	cmp	r3, #2
 8005088:	d107      	bne.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 800508a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508c:	2b0c      	cmp	r3, #12
 800508e:	d104      	bne.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 8005090:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005094:	637b      	str	r3, [r7, #52]	@ 0x34
 8005096:	f000 bf31 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800509a:	2300      	movs	r3, #0
 800509c:	637b      	str	r3, [r7, #52]	@ 0x34
 800509e:	f000 bf2d 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80050a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050a6:	1f11      	subs	r1, r2, #4
 80050a8:	430b      	orrs	r3, r1
 80050aa:	d13f      	bne.n	800512c <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80050ac:	4b1b      	ldr	r3, [pc, #108]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80050ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80050b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80050b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d104      	bne.n	80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80050be:	f7fe fac9 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80050c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80050c4:	f000 bf1a 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80050c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ca:	2b10      	cmp	r3, #16
 80050cc:	d104      	bne.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80050ce:	f7fe f9a5 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80050d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80050d4:	f000 bf12 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80050d8:	4b10      	ldr	r3, [pc, #64]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050e4:	d106      	bne.n	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	2b20      	cmp	r3, #32
 80050ea:	d103      	bne.n	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 80050ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80050ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80050f0:	f000 bf04 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80050f4:	4b09      	ldr	r3, [pc, #36]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80050f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d107      	bne.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8005102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005104:	2b30      	cmp	r3, #48	@ 0x30
 8005106:	d104      	bne.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 8005108:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800510c:	637b      	str	r3, [r7, #52]	@ 0x34
 800510e:	f000 bef5 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	637b      	str	r3, [r7, #52]	@ 0x34
 8005116:	f000 bef1 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 800511a:	bf00      	nop
 800511c:	46020c00 	.word	0x46020c00
 8005120:	08007ae8 	.word	0x08007ae8
 8005124:	02dc6c00 	.word	0x02dc6c00
 8005128:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800512c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005130:	f1a2 0108 	sub.w	r1, r2, #8
 8005134:	430b      	orrs	r3, r1
 8005136:	d136      	bne.n	80051a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005138:	4ba4      	ldr	r3, [pc, #656]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800513a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800513e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005142:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005146:	2b00      	cmp	r3, #0
 8005148:	d104      	bne.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800514a:	f7fe fa83 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800514e:	6378      	str	r0, [r7, #52]	@ 0x34
 8005150:	f000 bed4 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8005154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005156:	2b40      	cmp	r3, #64	@ 0x40
 8005158:	d104      	bne.n	8005164 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800515a:	f7fe f95f 	bl	800341c <HAL_RCC_GetSysClockFreq>
 800515e:	6378      	str	r0, [r7, #52]	@ 0x34
 8005160:	f000 becc 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8005164:	4b99      	ldr	r3, [pc, #612]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800516c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005170:	d106      	bne.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8005172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005174:	2b80      	cmp	r3, #128	@ 0x80
 8005176:	d103      	bne.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8005178:	4b95      	ldr	r3, [pc, #596]	@ (80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800517a:	637b      	str	r3, [r7, #52]	@ 0x34
 800517c:	f000 bebe 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8005180:	4b92      	ldr	r3, [pc, #584]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005182:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b02      	cmp	r3, #2
 800518c:	d107      	bne.n	800519e <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 800518e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005190:	2bc0      	cmp	r3, #192	@ 0xc0
 8005192:	d104      	bne.n	800519e <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 8005194:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005198:	637b      	str	r3, [r7, #52]	@ 0x34
 800519a:	f000 beaf 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800519e:	2300      	movs	r3, #0
 80051a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80051a2:	f000 beab 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80051a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051aa:	f1a2 0110 	sub.w	r1, r2, #16
 80051ae:	430b      	orrs	r3, r1
 80051b0:	d139      	bne.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80051b2:	4b86      	ldr	r3, [pc, #536]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80051b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051bc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80051be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d104      	bne.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80051c4:	f7fe fa46 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80051c8:	6378      	str	r0, [r7, #52]	@ 0x34
 80051ca:	f000 be97 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80051ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051d4:	d104      	bne.n	80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80051d6:	f7fe f921 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80051da:	6378      	str	r0, [r7, #52]	@ 0x34
 80051dc:	f000 be8e 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80051e0:	4b7a      	ldr	r3, [pc, #488]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ec:	d107      	bne.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 80051ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051f4:	d103      	bne.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 80051f6:	4b76      	ldr	r3, [pc, #472]	@ (80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80051f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80051fa:	f000 be7f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80051fe:	4b73      	ldr	r3, [pc, #460]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	2b02      	cmp	r3, #2
 800520a:	d108      	bne.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 800520c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800520e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005212:	d104      	bne.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 8005214:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005218:	637b      	str	r3, [r7, #52]	@ 0x34
 800521a:	f000 be6f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	637b      	str	r3, [r7, #52]	@ 0x34
 8005222:	f000 be6b 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8005226:	e9d7 2300 	ldrd	r2, r3, [r7]
 800522a:	f1a2 0120 	sub.w	r1, r2, #32
 800522e:	430b      	orrs	r3, r1
 8005230:	d158      	bne.n	80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005232:	4b66      	ldr	r3, [pc, #408]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	2b00      	cmp	r3, #0
 8005242:	d104      	bne.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8005244:	f7fe fa2e 	bl	80036a4 <HAL_RCC_GetPCLK3Freq>
 8005248:	6378      	str	r0, [r7, #52]	@ 0x34
 800524a:	f000 be57 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800524e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005250:	2b01      	cmp	r3, #1
 8005252:	d104      	bne.n	800525e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005254:	f7fe f8e2 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8005258:	6378      	str	r0, [r7, #52]	@ 0x34
 800525a:	f000 be4f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800525e:	4b5b      	ldr	r3, [pc, #364]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005266:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800526a:	d106      	bne.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 800526c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526e:	2b02      	cmp	r3, #2
 8005270:	d103      	bne.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 8005272:	4b57      	ldr	r3, [pc, #348]	@ (80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8005274:	637b      	str	r3, [r7, #52]	@ 0x34
 8005276:	f000 be41 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800527a:	4b54      	ldr	r3, [pc, #336]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800527c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b02      	cmp	r3, #2
 8005286:	d107      	bne.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8005288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528a:	2b03      	cmp	r3, #3
 800528c:	d104      	bne.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 800528e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005292:	637b      	str	r3, [r7, #52]	@ 0x34
 8005294:	f000 be32 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8005298:	4b4c      	ldr	r3, [pc, #304]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0320 	and.w	r3, r3, #32
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d11b      	bne.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 80052a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d118      	bne.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80052aa:	4b48      	ldr	r3, [pc, #288]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d005      	beq.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 80052b6:	4b45      	ldr	r3, [pc, #276]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	0e1b      	lsrs	r3, r3, #24
 80052bc:	f003 030f 	and.w	r3, r3, #15
 80052c0:	e006      	b.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80052c2:	4b42      	ldr	r3, [pc, #264]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80052c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052c8:	041b      	lsls	r3, r3, #16
 80052ca:	0e1b      	lsrs	r3, r3, #24
 80052cc:	f003 030f 	and.w	r3, r3, #15
 80052d0:	4a40      	ldr	r2, [pc, #256]	@ (80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80052d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80052d8:	f000 be10 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80052dc:	2300      	movs	r3, #0
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
 80052e0:	f000 be0c 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80052e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052e8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80052ec:	430b      	orrs	r3, r1
 80052ee:	d173      	bne.n	80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80052f0:	4b36      	ldr	r3, [pc, #216]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80052f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052f6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80052fa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80052fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005302:	d104      	bne.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005304:	f7fe f88a 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8005308:	6378      	str	r0, [r7, #52]	@ 0x34
 800530a:	f000 bdf7 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800530e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005310:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005314:	d108      	bne.n	8005328 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005316:	f107 0318 	add.w	r3, r7, #24
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff f992 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	637b      	str	r3, [r7, #52]	@ 0x34
 8005324:	f000 bdea 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8005328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800532a:	2b00      	cmp	r3, #0
 800532c:	d104      	bne.n	8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800532e:	f7fe f977 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8005332:	6378      	str	r0, [r7, #52]	@ 0x34
 8005334:	f000 bde2 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800533e:	d122      	bne.n	8005386 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005340:	4b22      	ldr	r3, [pc, #136]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b20      	cmp	r3, #32
 800534a:	d118      	bne.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800534c:	4b1f      	ldr	r3, [pc, #124]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d005      	beq.n	8005364 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8005358:	4b1c      	ldr	r3, [pc, #112]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	0e1b      	lsrs	r3, r3, #24
 800535e:	f003 030f 	and.w	r3, r3, #15
 8005362:	e006      	b.n	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8005364:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005366:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800536a:	041b      	lsls	r3, r3, #16
 800536c:	0e1b      	lsrs	r3, r3, #24
 800536e:	f003 030f 	and.w	r3, r3, #15
 8005372:	4a18      	ldr	r2, [pc, #96]	@ (80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8005374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005378:	637b      	str	r3, [r7, #52]	@ 0x34
 800537a:	f000 bdbf 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 800537e:	2300      	movs	r3, #0
 8005380:	637b      	str	r3, [r7, #52]	@ 0x34
 8005382:	f000 bdbb 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005386:	4b11      	ldr	r3, [pc, #68]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800538e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005392:	d107      	bne.n	80053a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8005394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005396:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800539a:	d103      	bne.n	80053a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 800539c:	4b0c      	ldr	r3, [pc, #48]	@ (80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800539e:	637b      	str	r3, [r7, #52]	@ 0x34
 80053a0:	f000 bdac 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80053a4:	4b09      	ldr	r3, [pc, #36]	@ (80053cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053b0:	d107      	bne.n	80053c2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053b8:	d103      	bne.n	80053c2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 80053ba:	4b05      	ldr	r3, [pc, #20]	@ (80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80053bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80053be:	f000 bd9d 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80053c2:	2300      	movs	r3, #0
 80053c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80053c6:	f000 bd99 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80053ca:	bf00      	nop
 80053cc:	46020c00 	.word	0x46020c00
 80053d0:	00f42400 	.word	0x00f42400
 80053d4:	08007ae8 	.word	0x08007ae8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80053d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053dc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80053e0:	430b      	orrs	r3, r1
 80053e2:	d158      	bne.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80053e4:	4bad      	ldr	r3, [pc, #692]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80053e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80053ea:	f003 0307 	and.w	r3, r3, #7
 80053ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80053f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d84b      	bhi.n	800548e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80053f6:	a201      	add	r2, pc, #4	@ (adr r2, 80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80053f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fc:	08005435 	.word	0x08005435
 8005400:	08005411 	.word	0x08005411
 8005404:	08005423 	.word	0x08005423
 8005408:	0800543f 	.word	0x0800543f
 800540c:	08005449 	.word	0x08005449
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005410:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005414:	4618      	mov	r0, r3
 8005416:	f7fe ffbb 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800541a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800541e:	f000 bd6d 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005422:	f107 030c 	add.w	r3, r7, #12
 8005426:	4618      	mov	r0, r3
 8005428:	f7ff fa66 	bl	80048f8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005430:	f000 bd64 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8005434:	f7fe f8f4 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8005438:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800543a:	f000 bd5f 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800543e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005442:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005444:	f000 bd5a 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005448:	4b94      	ldr	r3, [pc, #592]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0320 	and.w	r3, r3, #32
 8005450:	2b20      	cmp	r3, #32
 8005452:	d118      	bne.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005454:	4b91      	ldr	r3, [pc, #580]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 8005460:	4b8e      	ldr	r3, [pc, #568]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	0e1b      	lsrs	r3, r3, #24
 8005466:	f003 030f 	and.w	r3, r3, #15
 800546a:	e006      	b.n	800547a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 800546c:	4b8b      	ldr	r3, [pc, #556]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800546e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005472:	041b      	lsls	r3, r3, #16
 8005474:	0e1b      	lsrs	r3, r3, #24
 8005476:	f003 030f 	and.w	r3, r3, #15
 800547a:	4a89      	ldr	r2, [pc, #548]	@ (80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800547c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005480:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005482:	f000 bd3b 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005486:	2300      	movs	r3, #0
 8005488:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800548a:	f000 bd37 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800548e:	2300      	movs	r3, #0
 8005490:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005492:	f000 bd33 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8005496:	e9d7 2300 	ldrd	r2, r3, [r7]
 800549a:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800549e:	430b      	orrs	r3, r1
 80054a0:	d167      	bne.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 80054a2:	4b7e      	ldr	r3, [pc, #504]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80054a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054a8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80054ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80054ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054b4:	d036      	beq.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054bc:	d855      	bhi.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80054c4:	d029      	beq.n	800551a <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 80054c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80054cc:	d84d      	bhi.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 80054ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054d4:	d013      	beq.n	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 80054d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054dc:	d845      	bhi.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 80054de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d015      	beq.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 80054e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ea:	d13e      	bne.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80054ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fe ff4d 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80054f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054fa:	f000 bcff 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80054fe:	f107 030c 	add.w	r3, r7, #12
 8005502:	4618      	mov	r0, r3
 8005504:	f7ff f9f8 	bl	80048f8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800550c:	f000 bcf6 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8005510:	f7fe f886 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8005514:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005516:	f000 bcf1 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800551a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800551e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005520:	f000 bcec 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005524:	4b5d      	ldr	r3, [pc, #372]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b20      	cmp	r3, #32
 800552e:	d118      	bne.n	8005562 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005530:	4b5a      	ldr	r3, [pc, #360]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 800553c:	4b57      	ldr	r3, [pc, #348]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	0e1b      	lsrs	r3, r3, #24
 8005542:	f003 030f 	and.w	r3, r3, #15
 8005546:	e006      	b.n	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8005548:	4b54      	ldr	r3, [pc, #336]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800554a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800554e:	041b      	lsls	r3, r3, #16
 8005550:	0e1b      	lsrs	r3, r3, #24
 8005552:	f003 030f 	and.w	r3, r3, #15
 8005556:	4a52      	ldr	r2, [pc, #328]	@ (80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8005558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800555e:	f000 bccd 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005566:	f000 bcc9 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800556a:	2300      	movs	r3, #0
 800556c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800556e:	f000 bcc5 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8005572:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005576:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800557a:	430b      	orrs	r3, r1
 800557c:	d14c      	bne.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800557e:	4b47      	ldr	r3, [pc, #284]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005584:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005588:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	2b00      	cmp	r3, #0
 800558e:	d104      	bne.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005590:	f7fe f860 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8005594:	6378      	str	r0, [r7, #52]	@ 0x34
 8005596:	f000 bcb1 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055a0:	d104      	bne.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80055a2:	f7fd ff3b 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80055a6:	6378      	str	r0, [r7, #52]	@ 0x34
 80055a8:	f000 bca8 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80055ac:	4b3b      	ldr	r3, [pc, #236]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055b8:	d107      	bne.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055c0:	d103      	bne.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 80055c2:	4b38      	ldr	r3, [pc, #224]	@ (80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80055c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80055c6:	f000 bc99 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80055ca:	4b34      	ldr	r3, [pc, #208]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0320 	and.w	r3, r3, #32
 80055d2:	2b20      	cmp	r3, #32
 80055d4:	d11c      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055dc:	d118      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80055de:	4b2f      	ldr	r3, [pc, #188]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d005      	beq.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 80055ea:	4b2c      	ldr	r3, [pc, #176]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	0e1b      	lsrs	r3, r3, #24
 80055f0:	f003 030f 	and.w	r3, r3, #15
 80055f4:	e006      	b.n	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 80055f6:	4b29      	ldr	r3, [pc, #164]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80055f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80055fc:	041b      	lsls	r3, r3, #16
 80055fe:	0e1b      	lsrs	r3, r3, #24
 8005600:	f003 030f 	and.w	r3, r3, #15
 8005604:	4a26      	ldr	r2, [pc, #152]	@ (80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8005606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800560a:	637b      	str	r3, [r7, #52]	@ 0x34
 800560c:	f000 bc76 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8005610:	2300      	movs	r3, #0
 8005612:	637b      	str	r3, [r7, #52]	@ 0x34
 8005614:	f000 bc72 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8005618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800561c:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8005620:	430b      	orrs	r3, r1
 8005622:	d152      	bne.n	80056ca <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005624:	4b1d      	ldr	r3, [pc, #116]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800562a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800562e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005632:	2b00      	cmp	r3, #0
 8005634:	d104      	bne.n	8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005636:	f7fe f80d 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800563a:	6378      	str	r0, [r7, #52]	@ 0x34
 800563c:	f000 bc5e 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8005640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005646:	d104      	bne.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005648:	f7fd fee8 	bl	800341c <HAL_RCC_GetSysClockFreq>
 800564c:	6378      	str	r0, [r7, #52]	@ 0x34
 800564e:	f000 bc55 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8005652:	4b12      	ldr	r3, [pc, #72]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800565a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800565e:	d107      	bne.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005666:	d103      	bne.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8005668:	4b0e      	ldr	r3, [pc, #56]	@ (80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800566a:	637b      	str	r3, [r7, #52]	@ 0x34
 800566c:	f000 bc46 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8005670:	4b0a      	ldr	r3, [pc, #40]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0320 	and.w	r3, r3, #32
 8005678:	2b20      	cmp	r3, #32
 800567a:	d122      	bne.n	80056c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 800567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005682:	d11e      	bne.n	80056c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005684:	4b05      	ldr	r3, [pc, #20]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00b      	beq.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 8005690:	4b02      	ldr	r3, [pc, #8]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	0e1b      	lsrs	r3, r3, #24
 8005696:	f003 030f 	and.w	r3, r3, #15
 800569a:	e00c      	b.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 800569c:	46020c00 	.word	0x46020c00
 80056a0:	08007ae8 	.word	0x08007ae8
 80056a4:	00f42400 	.word	0x00f42400
 80056a8:	4ba1      	ldr	r3, [pc, #644]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80056aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056ae:	041b      	lsls	r3, r3, #16
 80056b0:	0e1b      	lsrs	r3, r3, #24
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	4a9f      	ldr	r2, [pc, #636]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80056b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80056be:	f000 bc1d 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056c6:	f000 bc19 	b.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80056ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056ce:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80056d2:	430b      	orrs	r3, r1
 80056d4:	d151      	bne.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80056d6:	4b96      	ldr	r3, [pc, #600]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80056d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056dc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80056e0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80056e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e4:	2bc0      	cmp	r3, #192	@ 0xc0
 80056e6:	d024      	beq.n	8005732 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80056e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80056ec:	d842      	bhi.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 80056ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f0:	2b80      	cmp	r3, #128	@ 0x80
 80056f2:	d00d      	beq.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	2b80      	cmp	r3, #128	@ 0x80
 80056f8:	d83c      	bhi.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 80056fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8005700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005702:	2b40      	cmp	r3, #64	@ 0x40
 8005704:	d011      	beq.n	800572a <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 8005706:	e035      	b.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8005708:	f7fd ffcc 	bl	80036a4 <HAL_RCC_GetPCLK3Freq>
 800570c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800570e:	e3f5      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005710:	4b87      	ldr	r3, [pc, #540]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800571c:	d102      	bne.n	8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 800571e:	4b86      	ldr	r3, [pc, #536]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8005720:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005722:	e3eb      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005728:	e3e8      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800572a:	f7fd fe77 	bl	800341c <HAL_RCC_GetSysClockFreq>
 800572e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005730:	e3e4      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005732:	4b7f      	ldr	r3, [pc, #508]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b20      	cmp	r3, #32
 800573c:	d117      	bne.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800573e:	4b7c      	ldr	r3, [pc, #496]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d005      	beq.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 800574a:	4b79      	ldr	r3, [pc, #484]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	0e1b      	lsrs	r3, r3, #24
 8005750:	f003 030f 	and.w	r3, r3, #15
 8005754:	e006      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8005756:	4b76      	ldr	r3, [pc, #472]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005758:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800575c:	041b      	lsls	r3, r3, #16
 800575e:	0e1b      	lsrs	r3, r3, #24
 8005760:	f003 030f 	and.w	r3, r3, #15
 8005764:	4a73      	ldr	r2, [pc, #460]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8005766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800576a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800576c:	e3c6      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800576e:	2300      	movs	r3, #0
 8005770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005772:	e3c3      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 8005774:	2300      	movs	r3, #0
 8005776:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005778:	e3c0      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800577a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800577e:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8005782:	430b      	orrs	r3, r1
 8005784:	d147      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8005786:	4b6a      	ldr	r3, [pc, #424]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800578c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005790:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8005792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005794:	2b00      	cmp	r3, #0
 8005796:	d103      	bne.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005798:	f7fd ff5c 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800579c:	6378      	str	r0, [r7, #52]	@ 0x34
 800579e:	e3ad      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80057a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057a6:	d103      	bne.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80057a8:	f7fd fe38 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80057ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80057ae:	e3a5      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80057b0:	4b5f      	ldr	r3, [pc, #380]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057bc:	d106      	bne.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057c4:	d102      	bne.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 80057c6:	4b5c      	ldr	r3, [pc, #368]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80057c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057ca:	e397      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80057cc:	4b58      	ldr	r3, [pc, #352]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0320 	and.w	r3, r3, #32
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	d11b      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 80057d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057da:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80057de:	d117      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80057e0:	4b53      	ldr	r3, [pc, #332]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d005      	beq.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 80057ec:	4b50      	ldr	r3, [pc, #320]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	0e1b      	lsrs	r3, r3, #24
 80057f2:	f003 030f 	and.w	r3, r3, #15
 80057f6:	e006      	b.n	8005806 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80057f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80057fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80057fe:	041b      	lsls	r3, r3, #16
 8005800:	0e1b      	lsrs	r3, r3, #24
 8005802:	f003 030f 	and.w	r3, r3, #15
 8005806:	4a4b      	ldr	r2, [pc, #300]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8005808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800580c:	637b      	str	r3, [r7, #52]	@ 0x34
 800580e:	e375      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	637b      	str	r3, [r7, #52]	@ 0x34
 8005814:	e372      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8005816:	e9d7 2300 	ldrd	r2, r3, [r7]
 800581a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800581e:	430b      	orrs	r3, r1
 8005820:	d164      	bne.n	80058ec <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8005822:	4b43      	ldr	r3, [pc, #268]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005824:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005828:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800582c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800582e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005830:	2b00      	cmp	r3, #0
 8005832:	d120      	bne.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005834:	4b3e      	ldr	r3, [pc, #248]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0320 	and.w	r3, r3, #32
 800583c:	2b20      	cmp	r3, #32
 800583e:	d117      	bne.n	8005870 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005840:	4b3b      	ldr	r3, [pc, #236]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d005      	beq.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800584c:	4b38      	ldr	r3, [pc, #224]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	0e1b      	lsrs	r3, r3, #24
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	e006      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8005858:	4b35      	ldr	r3, [pc, #212]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800585a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800585e:	041b      	lsls	r3, r3, #16
 8005860:	0e1b      	lsrs	r3, r3, #24
 8005862:	f003 030f 	and.w	r3, r3, #15
 8005866:	4a33      	ldr	r2, [pc, #204]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8005868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800586c:	637b      	str	r3, [r7, #52]	@ 0x34
 800586e:	e345      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	637b      	str	r3, [r7, #52]	@ 0x34
 8005874:	e342      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8005876:	4b2e      	ldr	r3, [pc, #184]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800587c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005884:	d112      	bne.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8005886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005888:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800588c:	d10e      	bne.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800588e:	4b28      	ldr	r3, [pc, #160]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005890:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005898:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800589c:	d102      	bne.n	80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 800589e:	23fa      	movs	r3, #250	@ 0xfa
 80058a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80058a2:	e32b      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80058a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80058a8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80058aa:	e327      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80058ac:	4b20      	ldr	r3, [pc, #128]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b8:	d106      	bne.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058c0:	d102      	bne.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80058c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80058c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80058c6:	e319      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80058c8:	4b19      	ldr	r3, [pc, #100]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80058ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d107      	bne.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80058d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058dc:	d103      	bne.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 80058de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80058e4:	e30a      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80058e6:	2300      	movs	r3, #0
 80058e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80058ea:	e307      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80058ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058f0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80058f4:	430b      	orrs	r3, r1
 80058f6:	d16b      	bne.n	80059d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80058f8:	4b0d      	ldr	r3, [pc, #52]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80058fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058fe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005902:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	2b00      	cmp	r3, #0
 8005908:	d127      	bne.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800590a:	4b09      	ldr	r3, [pc, #36]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0320 	and.w	r3, r3, #32
 8005912:	2b20      	cmp	r3, #32
 8005914:	d11e      	bne.n	8005954 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005916:	4b06      	ldr	r3, [pc, #24]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00c      	beq.n	800593c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 8005922:	4b03      	ldr	r3, [pc, #12]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	0e1b      	lsrs	r3, r3, #24
 8005928:	f003 030f 	and.w	r3, r3, #15
 800592c:	e00d      	b.n	800594a <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800592e:	bf00      	nop
 8005930:	46020c00 	.word	0x46020c00
 8005934:	08007ae8 	.word	0x08007ae8
 8005938:	00f42400 	.word	0x00f42400
 800593c:	4b94      	ldr	r3, [pc, #592]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800593e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005942:	041b      	lsls	r3, r3, #16
 8005944:	0e1b      	lsrs	r3, r3, #24
 8005946:	f003 030f 	and.w	r3, r3, #15
 800594a:	4a92      	ldr	r2, [pc, #584]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 800594c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005950:	637b      	str	r3, [r7, #52]	@ 0x34
 8005952:	e2d3      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8005954:	2300      	movs	r3, #0
 8005956:	637b      	str	r3, [r7, #52]	@ 0x34
 8005958:	e2d0      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800595a:	4b8d      	ldr	r3, [pc, #564]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800595c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005960:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005964:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005968:	d112      	bne.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 800596a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005970:	d10e      	bne.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005972:	4b87      	ldr	r3, [pc, #540]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005974:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005978:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800597c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005980:	d102      	bne.n	8005988 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 8005982:	23fa      	movs	r3, #250	@ 0xfa
 8005984:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005986:	e2b9      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8005988:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800598c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800598e:	e2b5      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8005990:	4b7f      	ldr	r3, [pc, #508]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005998:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800599c:	d106      	bne.n	80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059a4:	d102      	bne.n	80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 80059a6:	4b7c      	ldr	r3, [pc, #496]	@ (8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80059a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80059aa:	e2a7      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80059ac:	4b78      	ldr	r3, [pc, #480]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80059ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d107      	bne.n	80059ca <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059c0:	d103      	bne.n	80059ca <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 80059c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80059c8:	e298      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ce:	e295      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80059d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059d4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80059d8:	430b      	orrs	r3, r1
 80059da:	d147      	bne.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80059dc:	4b6c      	ldr	r3, [pc, #432]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80059de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059e2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80059e6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80059e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d103      	bne.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80059ee:	f7fd fe31 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80059f2:	6378      	str	r0, [r7, #52]	@ 0x34
 80059f4:	e282      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80059f6:	4b66      	ldr	r3, [pc, #408]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80059f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a04:	d112      	bne.n	8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 8005a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a0c:	d10e      	bne.n	8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005a0e:	4b60      	ldr	r3, [pc, #384]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005a10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a1c:	d102      	bne.n	8005a24 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 8005a1e:	23fa      	movs	r3, #250	@ 0xfa
 8005a20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005a22:	e26b      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8005a24:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005a28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005a2a:	e267      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8005a2c:	4b58      	ldr	r3, [pc, #352]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a38:	d106      	bne.n	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005a40:	d102      	bne.n	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 8005a42:	4b55      	ldr	r3, [pc, #340]	@ (8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a46:	e259      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8005a48:	4b51      	ldr	r3, [pc, #324]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005a4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d107      	bne.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 8005a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a58:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005a5c:	d103      	bne.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8005a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a64:	e24a      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a6a:	e247      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8005a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a70:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8005a74:	430b      	orrs	r3, r1
 8005a76:	d12d      	bne.n	8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8005a78:	4b45      	ldr	r3, [pc, #276]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a7e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005a82:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8005a84:	4b42      	ldr	r3, [pc, #264]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a90:	d105      	bne.n	8005a9e <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 8005a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d102      	bne.n	8005a9e <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 8005a98:	4b3f      	ldr	r3, [pc, #252]	@ (8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a9c:	e22e      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005aa4:	d107      	bne.n	8005ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7fe fc70 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ab4:	e222      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005abc:	d107      	bne.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005abe:	f107 0318 	add.w	r3, r7, #24
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fe fdbe 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005acc:	e216      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ad2:	e213      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8005ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ad8:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8005adc:	430b      	orrs	r3, r1
 8005ade:	d15d      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005ae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ae6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005aea:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005af2:	d028      	beq.n	8005b46 <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 8005af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005afa:	d845      	bhi.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8005afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b02:	d013      	beq.n	8005b2c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 8005b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b0a:	d83d      	bhi.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d004      	beq.n	8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 8005b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b18:	d004      	beq.n	8005b24 <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 8005b1a:	e035      	b.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8005b1c:	f7fd fdae 	bl	800367c <HAL_RCC_GetPCLK2Freq>
 8005b20:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005b22:	e1eb      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005b24:	f7fd fc7a 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8005b28:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005b2a:	e1e7      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b2c:	4b18      	ldr	r3, [pc, #96]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b38:	d102      	bne.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 8005b3a:	4b17      	ldr	r3, [pc, #92]	@ (8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b3c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005b3e:	e1dd      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005b40:	2300      	movs	r3, #0
 8005b42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b44:	e1da      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005b46:	4b12      	ldr	r3, [pc, #72]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	d117      	bne.n	8005b82 <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005b52:	4b0f      	ldr	r3, [pc, #60]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d005      	beq.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8005b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	0e1b      	lsrs	r3, r3, #24
 8005b64:	f003 030f 	and.w	r3, r3, #15
 8005b68:	e006      	b.n	8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 8005b6a:	4b09      	ldr	r3, [pc, #36]	@ (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8005b6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b70:	041b      	lsls	r3, r3, #16
 8005b72:	0e1b      	lsrs	r3, r3, #24
 8005b74:	f003 030f 	and.w	r3, r3, #15
 8005b78:	4a06      	ldr	r2, [pc, #24]	@ (8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8005b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b7e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005b80:	e1bc      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b86:	e1b9      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b8c:	e1b6      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8005b8e:	bf00      	nop
 8005b90:	46020c00 	.word	0x46020c00
 8005b94:	08007ae8 	.word	0x08007ae8
 8005b98:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8005b9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ba0:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8005ba4:	430b      	orrs	r3, r1
 8005ba6:	d156      	bne.n	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005ba8:	4ba5      	ldr	r3, [pc, #660]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005bb2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bba:	d028      	beq.n	8005c0e <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bc2:	d845      	bhi.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8005bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bca:	d013      	beq.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bd2:	d83d      	bhi.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d004      	beq.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be0:	d004      	beq.n	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8005be2:	e035      	b.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8005be4:	f7fd fd36 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8005be8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005bea:	e187      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005bec:	f7fd fc16 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8005bf0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005bf2:	e183      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005bf4:	4b92      	ldr	r3, [pc, #584]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c00:	d102      	bne.n	8005c08 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 8005c02:	4b90      	ldr	r3, [pc, #576]	@ (8005e44 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8005c04:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005c06:	e179      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c0c:	e176      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005c0e:	4b8c      	ldr	r3, [pc, #560]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0320 	and.w	r3, r3, #32
 8005c16:	2b20      	cmp	r3, #32
 8005c18:	d117      	bne.n	8005c4a <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005c1a:	4b89      	ldr	r3, [pc, #548]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 8005c26:	4b86      	ldr	r3, [pc, #536]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	0e1b      	lsrs	r3, r3, #24
 8005c2c:	f003 030f 	and.w	r3, r3, #15
 8005c30:	e006      	b.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 8005c32:	4b83      	ldr	r3, [pc, #524]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005c34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005c38:	041b      	lsls	r3, r3, #16
 8005c3a:	0e1b      	lsrs	r3, r3, #24
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	4a81      	ldr	r2, [pc, #516]	@ (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8005c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c46:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005c48:	e158      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c4e:	e155      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8005c50:	2300      	movs	r3, #0
 8005c52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c54:	e152      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8005c56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c5a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005c5e:	430b      	orrs	r3, r1
 8005c60:	d177      	bne.n	8005d52 <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005c62:	4b77      	ldr	r3, [pc, #476]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005c64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c68:	f003 0318 	and.w	r3, r3, #24
 8005c6c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c70:	2b18      	cmp	r3, #24
 8005c72:	d86b      	bhi.n	8005d4c <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 8005c74:	a201      	add	r2, pc, #4	@ (adr r2, 8005c7c <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 8005c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7a:	bf00      	nop
 8005c7c:	08005ce1 	.word	0x08005ce1
 8005c80:	08005d4d 	.word	0x08005d4d
 8005c84:	08005d4d 	.word	0x08005d4d
 8005c88:	08005d4d 	.word	0x08005d4d
 8005c8c:	08005d4d 	.word	0x08005d4d
 8005c90:	08005d4d 	.word	0x08005d4d
 8005c94:	08005d4d 	.word	0x08005d4d
 8005c98:	08005d4d 	.word	0x08005d4d
 8005c9c:	08005ce9 	.word	0x08005ce9
 8005ca0:	08005d4d 	.word	0x08005d4d
 8005ca4:	08005d4d 	.word	0x08005d4d
 8005ca8:	08005d4d 	.word	0x08005d4d
 8005cac:	08005d4d 	.word	0x08005d4d
 8005cb0:	08005d4d 	.word	0x08005d4d
 8005cb4:	08005d4d 	.word	0x08005d4d
 8005cb8:	08005d4d 	.word	0x08005d4d
 8005cbc:	08005cf1 	.word	0x08005cf1
 8005cc0:	08005d4d 	.word	0x08005d4d
 8005cc4:	08005d4d 	.word	0x08005d4d
 8005cc8:	08005d4d 	.word	0x08005d4d
 8005ccc:	08005d4d 	.word	0x08005d4d
 8005cd0:	08005d4d 	.word	0x08005d4d
 8005cd4:	08005d4d 	.word	0x08005d4d
 8005cd8:	08005d4d 	.word	0x08005d4d
 8005cdc:	08005d0b 	.word	0x08005d0b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8005ce0:	f7fd fce0 	bl	80036a4 <HAL_RCC_GetPCLK3Freq>
 8005ce4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005ce6:	e109      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005ce8:	f7fd fb98 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8005cec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005cee:	e105      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005cf0:	4b53      	ldr	r3, [pc, #332]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cfc:	d102      	bne.n	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8005cfe:	4b51      	ldr	r3, [pc, #324]	@ (8005e44 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8005d00:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005d02:	e0fb      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005d04:	2300      	movs	r3, #0
 8005d06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d08:	e0f8      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005d0a:	4b4d      	ldr	r3, [pc, #308]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0320 	and.w	r3, r3, #32
 8005d12:	2b20      	cmp	r3, #32
 8005d14:	d117      	bne.n	8005d46 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005d16:	4b4a      	ldr	r3, [pc, #296]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 8005d22:	4b47      	ldr	r3, [pc, #284]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	0e1b      	lsrs	r3, r3, #24
 8005d28:	f003 030f 	and.w	r3, r3, #15
 8005d2c:	e006      	b.n	8005d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8005d2e:	4b44      	ldr	r3, [pc, #272]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005d30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005d34:	041b      	lsls	r3, r3, #16
 8005d36:	0e1b      	lsrs	r3, r3, #24
 8005d38:	f003 030f 	and.w	r3, r3, #15
 8005d3c:	4a42      	ldr	r2, [pc, #264]	@ (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8005d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d42:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005d44:	e0da      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d4a:	e0d7      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d50:	e0d4      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8005d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d56:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8005d5a:	430b      	orrs	r3, r1
 8005d5c:	d155      	bne.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8005d5e:	4b38      	ldr	r3, [pc, #224]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005d60:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d64:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005d68:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d70:	d013      	beq.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 8005d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d78:	d844      	bhi.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d80:	d013      	beq.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d88:	d83c      	bhi.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8005d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d014      	beq.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 8005d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d96:	d014      	beq.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 8005d98:	e034      	b.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d9a:	f107 0318 	add.w	r3, r7, #24
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fe fc50 	bl	8004644 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005da8:	e0a8      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005daa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fe faee 	bl	8004390 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8005db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005db8:	e0a0      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005dba:	f7fd fb2f 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8005dbe:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005dc0:	e09c      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005dc2:	4b1f      	ldr	r3, [pc, #124]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	d117      	bne.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005dce:	4b1c      	ldr	r3, [pc, #112]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8005dda:	4b19      	ldr	r3, [pc, #100]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	0e1b      	lsrs	r3, r3, #24
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	e006      	b.n	8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 8005de6:	4b16      	ldr	r3, [pc, #88]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005de8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	0e1b      	lsrs	r3, r3, #24
 8005df0:	f003 030f 	and.w	r3, r3, #15
 8005df4:	4a14      	ldr	r2, [pc, #80]	@ (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8005df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dfa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005dfc:	e07e      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e02:	e07b      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e08:	e078      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8005e0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e0e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8005e12:	430b      	orrs	r3, r1
 8005e14:	d138      	bne.n	8005e88 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8005e16:	4b0a      	ldr	r3, [pc, #40]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e20:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8005e22:	4b07      	ldr	r3, [pc, #28]	@ (8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8005e24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d10d      	bne.n	8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 8005e36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e3c:	e05e      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8005e3e:	bf00      	nop
 8005e40:	46020c00 	.word	0x46020c00
 8005e44:	00f42400 	.word	0x00f42400
 8005e48:	08007ae8 	.word	0x08007ae8
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8005e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8005e4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e5a:	d112      	bne.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e62:	d10e      	bne.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e64:	4b28      	ldr	r3, [pc, #160]	@ (8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8005e66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e72:	d102      	bne.n	8005e7a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 8005e74:	23fa      	movs	r3, #250	@ 0xfa
 8005e76:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e78:	e040      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8005e7a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005e7e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e80:	e03c      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8005e82:	2300      	movs	r3, #0
 8005e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e86:	e039      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8005e88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e8c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005e90:	430b      	orrs	r3, r1
 8005e92:	d131      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005e94:	4b1c      	ldr	r3, [pc, #112]	@ (8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8005e96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e9a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005e9e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005ea0:	4b19      	ldr	r3, [pc, #100]	@ (8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ea8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eac:	d105      	bne.n	8005eba <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 8005eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 8005eb4:	4b15      	ldr	r3, [pc, #84]	@ (8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 8005eb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eb8:	e020      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8005eba:	4b13      	ldr	r3, [pc, #76]	@ (8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ec2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ec6:	d106      	bne.n	8005ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8005ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ece:	d102      	bne.n	8005ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 8005ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 8005ed2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ed4:	e012      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8005ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ee2:	d106      	bne.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8005ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eea:	d102      	bne.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8005eec:	4b09      	ldr	r3, [pc, #36]	@ (8005f14 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8005eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ef0:	e004      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ef6:	e001      	b.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8005efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3738      	adds	r7, #56	@ 0x38
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	46020c00 	.word	0x46020c00
 8005f0c:	02dc6c00 	.word	0x02dc6c00
 8005f10:	016e3600 	.word	0x016e3600
 8005f14:	00f42400 	.word	0x00f42400

08005f18 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8005f20:	4b47      	ldr	r3, [pc, #284]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a46      	ldr	r2, [pc, #280]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005f26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f2a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005f2c:	f7fb fbda 	bl	80016e4 <HAL_GetTick>
 8005f30:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005f32:	e008      	b.n	8005f46 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005f34:	f7fb fbd6 	bl	80016e4 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e077      	b.n	8006036 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005f46:	4b3e      	ldr	r3, [pc, #248]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1f0      	bne.n	8005f34 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005f52:	4b3b      	ldr	r3, [pc, #236]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f56:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f5a:	f023 0303 	bic.w	r3, r3, #3
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	6811      	ldr	r1, [r2, #0]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6852      	ldr	r2, [r2, #4]
 8005f66:	3a01      	subs	r2, #1
 8005f68:	0212      	lsls	r2, r2, #8
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	4934      	ldr	r1, [pc, #208]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005f72:	4b33      	ldr	r3, [pc, #204]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005f74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f76:	4b33      	ldr	r3, [pc, #204]	@ (8006044 <RCCEx_PLL2_Config+0x12c>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	6892      	ldr	r2, [r2, #8]
 8005f7e:	3a01      	subs	r2, #1
 8005f80:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	68d2      	ldr	r2, [r2, #12]
 8005f88:	3a01      	subs	r2, #1
 8005f8a:	0252      	lsls	r2, r2, #9
 8005f8c:	b292      	uxth	r2, r2
 8005f8e:	4311      	orrs	r1, r2
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	6912      	ldr	r2, [r2, #16]
 8005f94:	3a01      	subs	r2, #1
 8005f96:	0412      	lsls	r2, r2, #16
 8005f98:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005f9c:	4311      	orrs	r1, r2
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	6952      	ldr	r2, [r2, #20]
 8005fa2:	3a01      	subs	r2, #1
 8005fa4:	0612      	lsls	r2, r2, #24
 8005fa6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005faa:	430a      	orrs	r2, r1
 8005fac:	4924      	ldr	r1, [pc, #144]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005fb2:	4b23      	ldr	r3, [pc, #140]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb6:	f023 020c 	bic.w	r2, r3, #12
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	4920      	ldr	r1, [pc, #128]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	491c      	ldr	r1, [pc, #112]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8005fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd6:	4a1a      	ldr	r2, [pc, #104]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fd8:	f023 0310 	bic.w	r3, r3, #16
 8005fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005fde:	4b18      	ldr	r3, [pc, #96]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fe6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	69d2      	ldr	r2, [r2, #28]
 8005fee:	00d2      	lsls	r2, r2, #3
 8005ff0:	4913      	ldr	r1, [pc, #76]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8005ff6:	4b12      	ldr	r3, [pc, #72]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffa:	4a11      	ldr	r2, [pc, #68]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8005ffc:	f043 0310 	orr.w	r3, r3, #16
 8006000:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8006002:	4b0f      	ldr	r3, [pc, #60]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a0e      	ldr	r2, [pc, #56]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 8006008:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800600c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800600e:	f7fb fb69 	bl	80016e4 <HAL_GetTick>
 8006012:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006014:	e008      	b.n	8006028 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006016:	f7fb fb65 	bl	80016e4 <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	2b02      	cmp	r3, #2
 8006022:	d901      	bls.n	8006028 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e006      	b.n	8006036 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006028:	4b05      	ldr	r3, [pc, #20]	@ (8006040 <RCCEx_PLL2_Config+0x128>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d0f0      	beq.n	8006016 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8006034:	2300      	movs	r3, #0

}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	46020c00 	.word	0x46020c00
 8006044:	80800000 	.word	0x80800000

08006048 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8006050:	4b47      	ldr	r3, [pc, #284]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a46      	ldr	r2, [pc, #280]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006056:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800605a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800605c:	f7fb fb42 	bl	80016e4 <HAL_GetTick>
 8006060:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006062:	e008      	b.n	8006076 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006064:	f7fb fb3e 	bl	80016e4 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b02      	cmp	r3, #2
 8006070:	d901      	bls.n	8006076 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e077      	b.n	8006166 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006076:	4b3e      	ldr	r3, [pc, #248]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1f0      	bne.n	8006064 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8006082:	4b3b      	ldr	r3, [pc, #236]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006086:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800608a:	f023 0303 	bic.w	r3, r3, #3
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	6811      	ldr	r1, [r2, #0]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	6852      	ldr	r2, [r2, #4]
 8006096:	3a01      	subs	r2, #1
 8006098:	0212      	lsls	r2, r2, #8
 800609a:	430a      	orrs	r2, r1
 800609c:	4934      	ldr	r1, [pc, #208]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	630b      	str	r3, [r1, #48]	@ 0x30
 80060a2:	4b33      	ldr	r3, [pc, #204]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 80060a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060a6:	4b33      	ldr	r3, [pc, #204]	@ (8006174 <RCCEx_PLL3_Config+0x12c>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	6892      	ldr	r2, [r2, #8]
 80060ae:	3a01      	subs	r2, #1
 80060b0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	68d2      	ldr	r2, [r2, #12]
 80060b8:	3a01      	subs	r2, #1
 80060ba:	0252      	lsls	r2, r2, #9
 80060bc:	b292      	uxth	r2, r2
 80060be:	4311      	orrs	r1, r2
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	6912      	ldr	r2, [r2, #16]
 80060c4:	3a01      	subs	r2, #1
 80060c6:	0412      	lsls	r2, r2, #16
 80060c8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80060cc:	4311      	orrs	r1, r2
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	6952      	ldr	r2, [r2, #20]
 80060d2:	3a01      	subs	r2, #1
 80060d4:	0612      	lsls	r2, r2, #24
 80060d6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80060da:	430a      	orrs	r2, r1
 80060dc:	4924      	ldr	r1, [pc, #144]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80060e2:	4b23      	ldr	r3, [pc, #140]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 80060e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e6:	f023 020c 	bic.w	r2, r3, #12
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	4920      	ldr	r1, [pc, #128]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 80060f0:	4313      	orrs	r3, r2
 80060f2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80060f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 80060f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	491c      	ldr	r1, [pc, #112]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8006102:	4b1b      	ldr	r3, [pc, #108]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006106:	4a1a      	ldr	r2, [pc, #104]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006108:	f023 0310 	bic.w	r3, r3, #16
 800610c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800610e:	4b18      	ldr	r3, [pc, #96]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006112:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006116:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	69d2      	ldr	r2, [r2, #28]
 800611e:	00d2      	lsls	r2, r2, #3
 8006120:	4913      	ldr	r1, [pc, #76]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006122:	4313      	orrs	r3, r2
 8006124:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8006126:	4b12      	ldr	r3, [pc, #72]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612a:	4a11      	ldr	r2, [pc, #68]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 800612c:	f043 0310 	orr.w	r3, r3, #16
 8006130:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8006132:	4b0f      	ldr	r3, [pc, #60]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a0e      	ldr	r2, [pc, #56]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 8006138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800613c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800613e:	f7fb fad1 	bl	80016e4 <HAL_GetTick>
 8006142:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006144:	e008      	b.n	8006158 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006146:	f7fb facd 	bl	80016e4 <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d901      	bls.n	8006158 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e006      	b.n	8006166 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006158:	4b05      	ldr	r3, [pc, #20]	@ (8006170 <RCCEx_PLL3_Config+0x128>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0f0      	beq.n	8006146 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	46020c00 	.word	0x46020c00
 8006174:	80800000 	.word	0x80800000

08006178 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e0fb      	b.n	8006382 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a7f      	ldr	r2, [pc, #508]	@ (800638c <HAL_SPI_Init+0x214>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d004      	beq.n	800619e <HAL_SPI_Init+0x26>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a7d      	ldr	r2, [pc, #500]	@ (8006390 <HAL_SPI_Init+0x218>)
 800619a:	4293      	cmp	r3, r2
 800619c:	e000      	b.n	80061a0 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800619e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a78      	ldr	r2, [pc, #480]	@ (800638c <HAL_SPI_Init+0x214>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d004      	beq.n	80061ba <HAL_SPI_Init+0x42>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a76      	ldr	r2, [pc, #472]	@ (8006390 <HAL_SPI_Init+0x218>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d105      	bne.n	80061c6 <HAL_SPI_Init+0x4e>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	2b0f      	cmp	r3, #15
 80061c0:	d901      	bls.n	80061c6 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e0dd      	b.n	8006382 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 fc06 	bl	80069d8 <SPI_GetPacketSize>
 80061cc:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a6e      	ldr	r2, [pc, #440]	@ (800638c <HAL_SPI_Init+0x214>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d004      	beq.n	80061e2 <HAL_SPI_Init+0x6a>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a6c      	ldr	r2, [pc, #432]	@ (8006390 <HAL_SPI_Init+0x218>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d102      	bne.n	80061e8 <HAL_SPI_Init+0x70>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d816      	bhi.n	8006216 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80061ec:	4a69      	ldr	r2, [pc, #420]	@ (8006394 <HAL_SPI_Init+0x21c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00e      	beq.n	8006210 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a68      	ldr	r2, [pc, #416]	@ (8006398 <HAL_SPI_Init+0x220>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d009      	beq.n	8006210 <HAL_SPI_Init+0x98>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a66      	ldr	r2, [pc, #408]	@ (800639c <HAL_SPI_Init+0x224>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d004      	beq.n	8006210 <HAL_SPI_Init+0x98>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a65      	ldr	r2, [pc, #404]	@ (80063a0 <HAL_SPI_Init+0x228>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d104      	bne.n	800621a <HAL_SPI_Init+0xa2>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2b10      	cmp	r3, #16
 8006214:	d901      	bls.n	800621a <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e0b3      	b.n	8006382 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fa fe88 	bl	8000f44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 0201 	bic.w	r2, r2, #1
 800624a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006256:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006260:	d119      	bne.n	8006296 <HAL_SPI_Init+0x11e>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800626a:	d103      	bne.n	8006274 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006270:	2b00      	cmp	r3, #0
 8006272:	d008      	beq.n	8006286 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10c      	bne.n	8006296 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006284:	d107      	bne.n	8006296 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006294:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00f      	beq.n	80062c2 <HAL_SPI_Init+0x14a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	2b06      	cmp	r3, #6
 80062a8:	d90b      	bls.n	80062c2 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	430a      	orrs	r2, r1
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	e007      	b.n	80062d2 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	69da      	ldr	r2, [r3, #28]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062da:	431a      	orrs	r2, r3
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e4:	ea42 0103 	orr.w	r1, r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fc:	431a      	orrs	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006302:	431a      	orrs	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	431a      	orrs	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	431a      	orrs	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	431a      	orrs	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006332:	431a      	orrs	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006338:	431a      	orrs	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800633e:	ea42 0103 	orr.w	r1, r2, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	430a      	orrs	r2, r1
 800634c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	430a      	orrs	r2, r1
 800636e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	46002000 	.word	0x46002000
 8006390:	56002000 	.word	0x56002000
 8006394:	40013000 	.word	0x40013000
 8006398:	50013000 	.word	0x50013000
 800639c:	40003800 	.word	0x40003800
 80063a0:	50003800 	.word	0x50003800

080063a4 <HAL_SPI_DeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e01b      	b.n	80063ee <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2202      	movs	r2, #2
 80063ba:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f022 0201 	bic.w	r2, r2, #1
 80063cc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f7fa fe22 	bl	8001018 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State = HAL_SPI_STATE_RESET;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	603b      	str	r3, [r7, #0]
 8006404:	4613      	mov	r3, r2
 8006406:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3320      	adds	r3, #32
 800640e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a90      	ldr	r2, [pc, #576]	@ (8006658 <HAL_SPI_Transmit+0x260>)
 8006416:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006418:	f7fb f964 	bl	80016e4 <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b01      	cmp	r3, #1
 8006428:	d001      	beq.n	800642e <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 800642a:	2302      	movs	r3, #2
 800642c:	e1f4      	b.n	8006818 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_SPI_Transmit+0x42>
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e1ec      	b.n	8006818 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006444:	2b01      	cmp	r3, #1
 8006446:	d101      	bne.n	800644c <HAL_SPI_Transmit+0x54>
 8006448:	2302      	movs	r3, #2
 800644a:	e1e5      	b.n	8006818 <HAL_SPI_Transmit+0x420>
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2203      	movs	r2, #3
 8006458:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	88fa      	ldrh	r2, [r7, #6]
 800646e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	88fa      	ldrh	r2, [r7, #6]
 8006476:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80064a4:	d108      	bne.n	80064b8 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	e009      	b.n	80064cc <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80064ca:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	0c1b      	lsrs	r3, r3, #16
 80064d4:	041b      	lsls	r3, r3, #16
 80064d6:	88f9      	ldrh	r1, [r7, #6]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	6812      	ldr	r2, [r2, #0]
 80064dc:	430b      	orrs	r3, r1
 80064de:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f042 0201 	orr.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10c      	bne.n	8006518 <HAL_SPI_Transmit+0x120>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006506:	d107      	bne.n	8006518 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006516:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	2b0f      	cmp	r3, #15
 800651e:	d95b      	bls.n	80065d8 <HAL_SPI_Transmit+0x1e0>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a4d      	ldr	r2, [pc, #308]	@ (800665c <HAL_SPI_Transmit+0x264>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d04f      	beq.n	80065ca <HAL_SPI_Transmit+0x1d2>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a4c      	ldr	r2, [pc, #304]	@ (8006660 <HAL_SPI_Transmit+0x268>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d04a      	beq.n	80065ca <HAL_SPI_Transmit+0x1d2>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a4a      	ldr	r2, [pc, #296]	@ (8006664 <HAL_SPI_Transmit+0x26c>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d045      	beq.n	80065ca <HAL_SPI_Transmit+0x1d2>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a49      	ldr	r2, [pc, #292]	@ (8006668 <HAL_SPI_Transmit+0x270>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d147      	bne.n	80065d8 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006548:	e03f      	b.n	80065ca <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b02      	cmp	r3, #2
 8006556:	d114      	bne.n	8006582 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	6812      	ldr	r2, [r2, #0]
 8006562:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006568:	1d1a      	adds	r2, r3, #4
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006580:	e023      	b.n	80065ca <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006582:	f7fb f8af 	bl	80016e4 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	429a      	cmp	r2, r3
 8006590:	d803      	bhi.n	800659a <HAL_SPI_Transmit+0x1a2>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006598:	d102      	bne.n	80065a0 <HAL_SPI_Transmit+0x1a8>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d114      	bne.n	80065ca <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80065a0:	68f8      	ldr	r0, [r7, #12]
 80065a2:	f000 f94b 	bl	800683c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e126      	b.n	8006818 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1b9      	bne.n	800654a <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80065d6:	e0f9      	b.n	80067cc <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	2b07      	cmp	r3, #7
 80065de:	f240 80ee 	bls.w	80067be <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80065e2:	e067      	b.n	80066b4 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d13c      	bne.n	800666c <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d918      	bls.n	8006630 <HAL_SPI_Transmit+0x238>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006602:	2b00      	cmp	r3, #0
 8006604:	d014      	beq.n	8006630 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	6812      	ldr	r2, [r2, #0]
 8006610:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006616:	1d1a      	adds	r2, r3, #4
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b02      	subs	r3, #2
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800662e:	e041      	b.n	80066b4 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006634:	881a      	ldrh	r2, [r3, #0]
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800663e:	1c9a      	adds	r2, r3, #2
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800664a:	b29b      	uxth	r3, r3
 800664c:	3b01      	subs	r3, #1
 800664e:	b29a      	uxth	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006656:	e02d      	b.n	80066b4 <HAL_SPI_Transmit+0x2bc>
 8006658:	46002000 	.word	0x46002000
 800665c:	40013000 	.word	0x40013000
 8006660:	50013000 	.word	0x50013000
 8006664:	40003800 	.word	0x40003800
 8006668:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800666c:	f7fb f83a 	bl	80016e4 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	429a      	cmp	r2, r3
 800667a:	d803      	bhi.n	8006684 <HAL_SPI_Transmit+0x28c>
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006682:	d102      	bne.n	800668a <HAL_SPI_Transmit+0x292>
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d114      	bne.n	80066b4 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f000 f8d6 	bl	800683c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006696:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e0b1      	b.n	8006818 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d191      	bne.n	80065e4 <HAL_SPI_Transmit+0x1ec>
 80066c0:	e084      	b.n	80067cc <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d152      	bne.n	8006776 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	2b03      	cmp	r3, #3
 80066da:	d918      	bls.n	800670e <HAL_SPI_Transmit+0x316>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e0:	2b40      	cmp	r3, #64	@ 0x40
 80066e2:	d914      	bls.n	800670e <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066f4:	1d1a      	adds	r2, r3, #4
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006700:	b29b      	uxth	r3, r3
 8006702:	3b04      	subs	r3, #4
 8006704:	b29a      	uxth	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800670c:	e057      	b.n	80067be <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b01      	cmp	r3, #1
 8006718:	d917      	bls.n	800674a <HAL_SPI_Transmit+0x352>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d013      	beq.n	800674a <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006726:	881a      	ldrh	r2, [r3, #0]
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006730:	1c9a      	adds	r2, r3, #2
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800673c:	b29b      	uxth	r3, r3
 800673e:	3b02      	subs	r3, #2
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006748:	e039      	b.n	80067be <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	3320      	adds	r3, #32
 8006754:	7812      	ldrb	r2, [r2, #0]
 8006756:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006768:	b29b      	uxth	r3, r3
 800676a:	3b01      	subs	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006774:	e023      	b.n	80067be <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006776:	f7fa ffb5 	bl	80016e4 <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	429a      	cmp	r2, r3
 8006784:	d803      	bhi.n	800678e <HAL_SPI_Transmit+0x396>
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d102      	bne.n	8006794 <HAL_SPI_Transmit+0x39c>
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d114      	bne.n	80067be <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006794:	68f8      	ldr	r0, [r7, #12]
 8006796:	f000 f851 	bl	800683c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e02c      	b.n	8006818 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f47f af7b 	bne.w	80066c2 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	9300      	str	r3, [sp, #0]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	2200      	movs	r2, #0
 80067d4:	2108      	movs	r1, #8
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f000 f8d0 	bl	800697c <SPI_WaitOnFlagUntilTimeout>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d007      	beq.n	80067f2 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067e8:	f043 0220 	orr.w	r2, r3, #32
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f000 f822 	bl	800683c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800680e:	2b00      	cmp	r3, #0
 8006810:	d001      	beq.n	8006816 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 8006816:	2300      	movs	r3, #0
  }
}
 8006818:	4618      	mov	r0, r3
 800681a:	3718      	adds	r7, #24
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800682e:	b2db      	uxtb	r3, r3
}
 8006830:	4618      	mov	r0, r3
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699a      	ldr	r2, [r3, #24]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 0208 	orr.w	r2, r2, #8
 800685a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	699a      	ldr	r2, [r3, #24]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f042 0210 	orr.w	r2, r2, #16
 800686a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 0201 	bic.w	r2, r2, #1
 800687a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6812      	ldr	r2, [r2, #0]
 8006886:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800688a:	f023 0303 	bic.w	r3, r3, #3
 800688e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689a      	ldr	r2, [r3, #8]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800689e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	2b04      	cmp	r3, #4
 80068aa:	d014      	beq.n	80068d6 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f003 0320 	and.w	r3, r3, #32
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00f      	beq.n	80068d6 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	699a      	ldr	r2, [r3, #24]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f042 0220 	orr.w	r2, r2, #32
 80068d4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b03      	cmp	r3, #3
 80068e0:	d014      	beq.n	800690c <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d00f      	beq.n	800690c <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068f2:	f043 0204 	orr.w	r2, r3, #4
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	699a      	ldr	r2, [r3, #24]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800690a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00f      	beq.n	8006936 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800691c:	f043 0201 	orr.w	r2, r3, #1
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	699a      	ldr	r2, [r3, #24]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006934:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00f      	beq.n	8006960 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006946:	f043 0208 	orr.w	r2, r3, #8
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	699a      	ldr	r2, [r3, #24]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800695e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8006970:	bf00      	nop
 8006972:	3714      	adds	r7, #20
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	603b      	str	r3, [r7, #0]
 8006988:	4613      	mov	r3, r2
 800698a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800698c:	e010      	b.n	80069b0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800698e:	f7fa fea9 	bl	80016e4 <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d803      	bhi.n	80069a6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a4:	d102      	bne.n	80069ac <SPI_WaitOnFlagUntilTimeout+0x30>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d101      	bne.n	80069b0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e00f      	b.n	80069d0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	695a      	ldr	r2, [r3, #20]
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	4013      	ands	r3, r2
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	429a      	cmp	r2, r3
 80069be:	bf0c      	ite	eq
 80069c0:	2301      	moveq	r3, #1
 80069c2:	2300      	movne	r3, #0
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	461a      	mov	r2, r3
 80069c8:	79fb      	ldrb	r3, [r7, #7]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d0df      	beq.n	800698e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e4:	095b      	lsrs	r3, r3, #5
 80069e6:	3301      	adds	r3, #1
 80069e8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	3301      	adds	r3, #1
 80069f0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	3307      	adds	r3, #7
 80069f6:	08db      	lsrs	r3, r3, #3
 80069f8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	fb02 f303 	mul.w	r3, r2, r3
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3714      	adds	r7, #20
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
 8006a16:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d12e      	bne.n	8006a82 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e028      	b.n	8006a84 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0201 	bic.w	r2, r2, #1
 8006a50:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8006a5e:	ea42 0103 	orr.w	r1, r2, r3
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	e000      	b.n	8006a84 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
  }
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e049      	b.n	8006b36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 f841 	bl	8006b3e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	3304      	adds	r3, #4
 8006acc:	4619      	mov	r1, r3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	f000 fa58 	bl	8006f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b083      	sub	sp, #12
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
	...

08006b54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d001      	beq.n	8006b6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e072      	b.n	8006c52 <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2202      	movs	r2, #2
 8006b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0201 	orr.w	r2, r2, #1
 8006b82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a35      	ldr	r2, [pc, #212]	@ (8006c60 <HAL_TIM_Base_Start_IT+0x10c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d040      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a34      	ldr	r2, [pc, #208]	@ (8006c64 <HAL_TIM_Base_Start_IT+0x110>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d03b      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ba0:	d036      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006baa:	d031      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a2d      	ldr	r2, [pc, #180]	@ (8006c68 <HAL_TIM_Base_Start_IT+0x114>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d02c      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a2c      	ldr	r2, [pc, #176]	@ (8006c6c <HAL_TIM_Base_Start_IT+0x118>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d027      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8006c70 <HAL_TIM_Base_Start_IT+0x11c>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d022      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a29      	ldr	r2, [pc, #164]	@ (8006c74 <HAL_TIM_Base_Start_IT+0x120>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d01d      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a27      	ldr	r2, [pc, #156]	@ (8006c78 <HAL_TIM_Base_Start_IT+0x124>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d018      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a26      	ldr	r2, [pc, #152]	@ (8006c7c <HAL_TIM_Base_Start_IT+0x128>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d013      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a24      	ldr	r2, [pc, #144]	@ (8006c80 <HAL_TIM_Base_Start_IT+0x12c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00e      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a23      	ldr	r2, [pc, #140]	@ (8006c84 <HAL_TIM_Base_Start_IT+0x130>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d009      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a21      	ldr	r2, [pc, #132]	@ (8006c88 <HAL_TIM_Base_Start_IT+0x134>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d004      	beq.n	8006c10 <HAL_TIM_Base_Start_IT+0xbc>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a20      	ldr	r2, [pc, #128]	@ (8006c8c <HAL_TIM_Base_Start_IT+0x138>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d115      	bne.n	8006c3c <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	4b1e      	ldr	r3, [pc, #120]	@ (8006c90 <HAL_TIM_Base_Start_IT+0x13c>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2b06      	cmp	r3, #6
 8006c20:	d015      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0xfa>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c28:	d011      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f042 0201 	orr.w	r2, r2, #1
 8006c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c3a:	e008      	b.n	8006c4e <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f042 0201 	orr.w	r2, r2, #1
 8006c4a:	601a      	str	r2, [r3, #0]
 8006c4c:	e000      	b.n	8006c50 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3714      	adds	r7, #20
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	40012c00 	.word	0x40012c00
 8006c64:	50012c00 	.word	0x50012c00
 8006c68:	40000400 	.word	0x40000400
 8006c6c:	50000400 	.word	0x50000400
 8006c70:	40000800 	.word	0x40000800
 8006c74:	50000800 	.word	0x50000800
 8006c78:	40000c00 	.word	0x40000c00
 8006c7c:	50000c00 	.word	0x50000c00
 8006c80:	40013400 	.word	0x40013400
 8006c84:	50013400 	.word	0x50013400
 8006c88:	40014000 	.word	0x40014000
 8006c8c:	50014000 	.word	0x50014000
 8006c90:	00010007 	.word	0x00010007

08006c94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	f003 0302 	and.w	r3, r3, #2
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d020      	beq.n	8006cf8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f003 0302 	and.w	r3, r3, #2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d01b      	beq.n	8006cf8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f06f 0202 	mvn.w	r2, #2
 8006cc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	f003 0303 	and.w	r3, r3, #3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d003      	beq.n	8006ce6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 f931 	bl	8006f46 <HAL_TIM_IC_CaptureCallback>
 8006ce4:	e005      	b.n	8006cf2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 f923 	bl	8006f32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f934 	bl	8006f5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	f003 0304 	and.w	r3, r3, #4
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d020      	beq.n	8006d44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d01b      	beq.n	8006d44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f06f 0204 	mvn.w	r2, #4
 8006d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2202      	movs	r2, #2
 8006d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	699b      	ldr	r3, [r3, #24]
 8006d22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f90b 	bl	8006f46 <HAL_TIM_IC_CaptureCallback>
 8006d30:	e005      	b.n	8006d3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 f8fd 	bl	8006f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 f90e 	bl	8006f5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	f003 0308 	and.w	r3, r3, #8
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d020      	beq.n	8006d90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f003 0308 	and.w	r3, r3, #8
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d01b      	beq.n	8006d90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f06f 0208 	mvn.w	r2, #8
 8006d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2204      	movs	r2, #4
 8006d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	69db      	ldr	r3, [r3, #28]
 8006d6e:	f003 0303 	and.w	r3, r3, #3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 f8e5 	bl	8006f46 <HAL_TIM_IC_CaptureCallback>
 8006d7c:	e005      	b.n	8006d8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 f8d7 	bl	8006f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 f8e8 	bl	8006f5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f003 0310 	and.w	r3, r3, #16
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d020      	beq.n	8006ddc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f003 0310 	and.w	r3, r3, #16
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d01b      	beq.n	8006ddc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f06f 0210 	mvn.w	r2, #16
 8006dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2208      	movs	r2, #8
 8006db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	69db      	ldr	r3, [r3, #28]
 8006dba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d003      	beq.n	8006dca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 f8bf 	bl	8006f46 <HAL_TIM_IC_CaptureCallback>
 8006dc8:	e005      	b.n	8006dd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 f8b1 	bl	8006f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 f8c2 	bl	8006f5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00c      	beq.n	8006e00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d007      	beq.n	8006e00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f06f 0201 	mvn.w	r2, #1
 8006df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f7fa f86e 	bl	8000edc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d104      	bne.n	8006e14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00c      	beq.n	8006e2e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d007      	beq.n	8006e2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 f9b5 	bl	8007198 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00c      	beq.n	8006e52 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d007      	beq.n	8006e52 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 f9ad 	bl	80071ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00c      	beq.n	8006e76 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d007      	beq.n	8006e76 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f87c 	bl	8006f6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	f003 0320 	and.w	r3, r3, #32
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00c      	beq.n	8006e9a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f003 0320 	and.w	r3, r3, #32
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f06f 0220 	mvn.w	r2, #32
 8006e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 f975 	bl	8007184 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00c      	beq.n	8006ebe <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d007      	beq.n	8006ebe <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f981 	bl	80071c0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00c      	beq.n	8006ee2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d007      	beq.n	8006ee2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 f979 	bl	80071d4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00c      	beq.n	8006f06 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d007      	beq.n	8006f06 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f971 	bl	80071e8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00c      	beq.n	8006f2a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d007      	beq.n	8006f2a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 f969 	bl	80071fc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f2a:	bf00      	nop
 8006f2c:	3710      	adds	r7, #16
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f32:	b480      	push	{r7}
 8006f34:	b083      	sub	sp, #12
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f3a:	bf00      	nop
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f46:	b480      	push	{r7}
 8006f48:	b083      	sub	sp, #12
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f4e:	bf00      	nop
 8006f50:	370c      	adds	r7, #12
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr

08006f5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b083      	sub	sp, #12
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f62:	bf00      	nop
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b083      	sub	sp, #12
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f76:	bf00      	nop
 8006f78:	370c      	adds	r7, #12
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
	...

08006f84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a6b      	ldr	r2, [pc, #428]	@ (8007144 <TIM_Base_SetConfig+0x1c0>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d02b      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a6a      	ldr	r2, [pc, #424]	@ (8007148 <TIM_Base_SetConfig+0x1c4>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d027      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006faa:	d023      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fb2:	d01f      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a65      	ldr	r2, [pc, #404]	@ (800714c <TIM_Base_SetConfig+0x1c8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d01b      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a64      	ldr	r2, [pc, #400]	@ (8007150 <TIM_Base_SetConfig+0x1cc>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d017      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a63      	ldr	r2, [pc, #396]	@ (8007154 <TIM_Base_SetConfig+0x1d0>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d013      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a62      	ldr	r2, [pc, #392]	@ (8007158 <TIM_Base_SetConfig+0x1d4>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d00f      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a61      	ldr	r2, [pc, #388]	@ (800715c <TIM_Base_SetConfig+0x1d8>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d00b      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a60      	ldr	r2, [pc, #384]	@ (8007160 <TIM_Base_SetConfig+0x1dc>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d007      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a5f      	ldr	r2, [pc, #380]	@ (8007164 <TIM_Base_SetConfig+0x1e0>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d003      	beq.n	8006ff4 <TIM_Base_SetConfig+0x70>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a5e      	ldr	r2, [pc, #376]	@ (8007168 <TIM_Base_SetConfig+0x1e4>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d108      	bne.n	8007006 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a4e      	ldr	r2, [pc, #312]	@ (8007144 <TIM_Base_SetConfig+0x1c0>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d043      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a4d      	ldr	r2, [pc, #308]	@ (8007148 <TIM_Base_SetConfig+0x1c4>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d03f      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701c:	d03b      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007024:	d037      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a48      	ldr	r2, [pc, #288]	@ (800714c <TIM_Base_SetConfig+0x1c8>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d033      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a47      	ldr	r2, [pc, #284]	@ (8007150 <TIM_Base_SetConfig+0x1cc>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d02f      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a46      	ldr	r2, [pc, #280]	@ (8007154 <TIM_Base_SetConfig+0x1d0>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d02b      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a45      	ldr	r2, [pc, #276]	@ (8007158 <TIM_Base_SetConfig+0x1d4>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d027      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a44      	ldr	r2, [pc, #272]	@ (800715c <TIM_Base_SetConfig+0x1d8>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d023      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a43      	ldr	r2, [pc, #268]	@ (8007160 <TIM_Base_SetConfig+0x1dc>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d01f      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a42      	ldr	r2, [pc, #264]	@ (8007164 <TIM_Base_SetConfig+0x1e0>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d01b      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a41      	ldr	r2, [pc, #260]	@ (8007168 <TIM_Base_SetConfig+0x1e4>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d017      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a40      	ldr	r2, [pc, #256]	@ (800716c <TIM_Base_SetConfig+0x1e8>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d013      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a3f      	ldr	r2, [pc, #252]	@ (8007170 <TIM_Base_SetConfig+0x1ec>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d00f      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a3e      	ldr	r2, [pc, #248]	@ (8007174 <TIM_Base_SetConfig+0x1f0>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00b      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a3d      	ldr	r2, [pc, #244]	@ (8007178 <TIM_Base_SetConfig+0x1f4>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d007      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a3c      	ldr	r2, [pc, #240]	@ (800717c <TIM_Base_SetConfig+0x1f8>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d003      	beq.n	8007096 <TIM_Base_SetConfig+0x112>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a3b      	ldr	r2, [pc, #236]	@ (8007180 <TIM_Base_SetConfig+0x1fc>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d108      	bne.n	80070a8 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800709c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	689a      	ldr	r2, [r3, #8]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a1e      	ldr	r2, [pc, #120]	@ (8007144 <TIM_Base_SetConfig+0x1c0>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d023      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007148 <TIM_Base_SetConfig+0x1c4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d01f      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a22      	ldr	r2, [pc, #136]	@ (8007164 <TIM_Base_SetConfig+0x1e0>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d01b      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a21      	ldr	r2, [pc, #132]	@ (8007168 <TIM_Base_SetConfig+0x1e4>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d017      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a20      	ldr	r2, [pc, #128]	@ (800716c <TIM_Base_SetConfig+0x1e8>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d013      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007170 <TIM_Base_SetConfig+0x1ec>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d00f      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a1e      	ldr	r2, [pc, #120]	@ (8007174 <TIM_Base_SetConfig+0x1f0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d00b      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a1d      	ldr	r2, [pc, #116]	@ (8007178 <TIM_Base_SetConfig+0x1f4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d007      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a1c      	ldr	r2, [pc, #112]	@ (800717c <TIM_Base_SetConfig+0x1f8>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d003      	beq.n	8007116 <TIM_Base_SetConfig+0x192>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a1b      	ldr	r2, [pc, #108]	@ (8007180 <TIM_Base_SetConfig+0x1fc>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d103      	bne.n	800711e <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	691a      	ldr	r2, [r3, #16]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f043 0204 	orr.w	r2, r3, #4
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2201      	movs	r2, #1
 800712e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	601a      	str	r2, [r3, #0]
}
 8007136:	bf00      	nop
 8007138:	3714      	adds	r7, #20
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	40012c00 	.word	0x40012c00
 8007148:	50012c00 	.word	0x50012c00
 800714c:	40000400 	.word	0x40000400
 8007150:	50000400 	.word	0x50000400
 8007154:	40000800 	.word	0x40000800
 8007158:	50000800 	.word	0x50000800
 800715c:	40000c00 	.word	0x40000c00
 8007160:	50000c00 	.word	0x50000c00
 8007164:	40013400 	.word	0x40013400
 8007168:	50013400 	.word	0x50013400
 800716c:	40014000 	.word	0x40014000
 8007170:	50014000 	.word	0x50014000
 8007174:	40014400 	.word	0x40014400
 8007178:	50014400 	.word	0x50014400
 800717c:	40014800 	.word	0x40014800
 8007180:	50014800 	.word	0x50014800

08007184 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800718c:	bf00      	nop
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b082      	sub	sp, #8
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e042      	b.n	80072a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007228:	2b00      	cmp	r3, #0
 800722a:	d106      	bne.n	800723a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f83b 	bl	80072b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2224      	movs	r2, #36	@ 0x24
 800723e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f022 0201 	bic.w	r2, r2, #1
 8007250:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007256:	2b00      	cmp	r3, #0
 8007258:	d002      	beq.n	8007260 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f9d4 	bl	8007608 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f82f 	bl	80072c4 <UART_SetConfig>
 8007266:	4603      	mov	r3, r0
 8007268:	2b01      	cmp	r3, #1
 800726a:	d101      	bne.n	8007270 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e01b      	b.n	80072a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685a      	ldr	r2, [r3, #4]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800727e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800728e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f042 0201 	orr.w	r2, r2, #1
 800729e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 fa53 	bl	800774c <UART_CheckIdleState>
 80072a6:	4603      	mov	r3, r0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3708      	adds	r7, #8
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072c8:	b094      	sub	sp, #80	@ 0x50
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80072d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	4b7e      	ldr	r3, [pc, #504]	@ (80074d4 <UART_SetConfig+0x210>)
 80072da:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	431a      	orrs	r2, r3
 80072e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	431a      	orrs	r2, r3
 80072ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ee:	69db      	ldr	r3, [r3, #28]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4977      	ldr	r1, [pc, #476]	@ (80074d8 <UART_SetConfig+0x214>)
 80072fc:	4019      	ands	r1, r3
 80072fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007304:	430b      	orrs	r3, r1
 8007306:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007314:	68d9      	ldr	r1, [r3, #12]
 8007316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	ea40 0301 	orr.w	r3, r0, r1
 800731e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007322:	699b      	ldr	r3, [r3, #24]
 8007324:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	4b6a      	ldr	r3, [pc, #424]	@ (80074d4 <UART_SetConfig+0x210>)
 800732c:	429a      	cmp	r2, r3
 800732e:	d009      	beq.n	8007344 <UART_SetConfig+0x80>
 8007330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	4b69      	ldr	r3, [pc, #420]	@ (80074dc <UART_SetConfig+0x218>)
 8007336:	429a      	cmp	r2, r3
 8007338:	d004      	beq.n	8007344 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800733a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800733c:	6a1a      	ldr	r2, [r3, #32]
 800733e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007340:	4313      	orrs	r3, r2
 8007342:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800734e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007358:	430b      	orrs	r3, r1
 800735a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800735c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007362:	f023 000f 	bic.w	r0, r3, #15
 8007366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007368:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800736a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	ea40 0301 	orr.w	r3, r0, r1
 8007372:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	4b59      	ldr	r3, [pc, #356]	@ (80074e0 <UART_SetConfig+0x21c>)
 800737a:	429a      	cmp	r2, r3
 800737c:	d102      	bne.n	8007384 <UART_SetConfig+0xc0>
 800737e:	2301      	movs	r3, #1
 8007380:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007382:	e029      	b.n	80073d8 <UART_SetConfig+0x114>
 8007384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	4b56      	ldr	r3, [pc, #344]	@ (80074e4 <UART_SetConfig+0x220>)
 800738a:	429a      	cmp	r2, r3
 800738c:	d102      	bne.n	8007394 <UART_SetConfig+0xd0>
 800738e:	2302      	movs	r3, #2
 8007390:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007392:	e021      	b.n	80073d8 <UART_SetConfig+0x114>
 8007394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	4b53      	ldr	r3, [pc, #332]	@ (80074e8 <UART_SetConfig+0x224>)
 800739a:	429a      	cmp	r2, r3
 800739c:	d102      	bne.n	80073a4 <UART_SetConfig+0xe0>
 800739e:	2304      	movs	r3, #4
 80073a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073a2:	e019      	b.n	80073d8 <UART_SetConfig+0x114>
 80073a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	4b50      	ldr	r3, [pc, #320]	@ (80074ec <UART_SetConfig+0x228>)
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d102      	bne.n	80073b4 <UART_SetConfig+0xf0>
 80073ae:	2308      	movs	r3, #8
 80073b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073b2:	e011      	b.n	80073d8 <UART_SetConfig+0x114>
 80073b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	4b4d      	ldr	r3, [pc, #308]	@ (80074f0 <UART_SetConfig+0x22c>)
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d102      	bne.n	80073c4 <UART_SetConfig+0x100>
 80073be:	2310      	movs	r3, #16
 80073c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073c2:	e009      	b.n	80073d8 <UART_SetConfig+0x114>
 80073c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	4b42      	ldr	r3, [pc, #264]	@ (80074d4 <UART_SetConfig+0x210>)
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d102      	bne.n	80073d4 <UART_SetConfig+0x110>
 80073ce:	2320      	movs	r3, #32
 80073d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073d2:	e001      	b.n	80073d8 <UART_SetConfig+0x114>
 80073d4:	2300      	movs	r3, #0
 80073d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	4b3d      	ldr	r3, [pc, #244]	@ (80074d4 <UART_SetConfig+0x210>)
 80073de:	429a      	cmp	r2, r3
 80073e0:	d005      	beq.n	80073ee <UART_SetConfig+0x12a>
 80073e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	4b3d      	ldr	r3, [pc, #244]	@ (80074dc <UART_SetConfig+0x218>)
 80073e8:	429a      	cmp	r2, r3
 80073ea:	f040 8085 	bne.w	80074f8 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80073ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073f0:	2200      	movs	r2, #0
 80073f2:	623b      	str	r3, [r7, #32]
 80073f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80073f6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80073fa:	f7fd fbd7 	bl	8004bac <HAL_RCCEx_GetPeriphCLKFreq>
 80073fe:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007402:	2b00      	cmp	r3, #0
 8007404:	f000 80e8 	beq.w	80075d8 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800740a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800740c:	4a39      	ldr	r2, [pc, #228]	@ (80074f4 <UART_SetConfig+0x230>)
 800740e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007412:	461a      	mov	r2, r3
 8007414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007416:	fbb3 f3f2 	udiv	r3, r3, r2
 800741a:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800741c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	4613      	mov	r3, r2
 8007422:	005b      	lsls	r3, r3, #1
 8007424:	4413      	add	r3, r2
 8007426:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007428:	429a      	cmp	r2, r3
 800742a:	d305      	bcc.n	8007438 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800742c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007432:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007434:	429a      	cmp	r2, r3
 8007436:	d903      	bls.n	8007440 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800743e:	e048      	b.n	80074d2 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007440:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007442:	2200      	movs	r2, #0
 8007444:	61bb      	str	r3, [r7, #24]
 8007446:	61fa      	str	r2, [r7, #28]
 8007448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744c:	4a29      	ldr	r2, [pc, #164]	@ (80074f4 <UART_SetConfig+0x230>)
 800744e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007452:	b29b      	uxth	r3, r3
 8007454:	2200      	movs	r2, #0
 8007456:	613b      	str	r3, [r7, #16]
 8007458:	617a      	str	r2, [r7, #20]
 800745a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800745e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007462:	f7f8 ff09 	bl	8000278 <__aeabi_uldivmod>
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	4610      	mov	r0, r2
 800746c:	4619      	mov	r1, r3
 800746e:	f04f 0200 	mov.w	r2, #0
 8007472:	f04f 0300 	mov.w	r3, #0
 8007476:	020b      	lsls	r3, r1, #8
 8007478:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800747c:	0202      	lsls	r2, r0, #8
 800747e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007480:	6849      	ldr	r1, [r1, #4]
 8007482:	0849      	lsrs	r1, r1, #1
 8007484:	2000      	movs	r0, #0
 8007486:	460c      	mov	r4, r1
 8007488:	4605      	mov	r5, r0
 800748a:	eb12 0804 	adds.w	r8, r2, r4
 800748e:	eb43 0905 	adc.w	r9, r3, r5
 8007492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	60bb      	str	r3, [r7, #8]
 800749a:	60fa      	str	r2, [r7, #12]
 800749c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074a0:	4640      	mov	r0, r8
 80074a2:	4649      	mov	r1, r9
 80074a4:	f7f8 fee8 	bl	8000278 <__aeabi_uldivmod>
 80074a8:	4602      	mov	r2, r0
 80074aa:	460b      	mov	r3, r1
 80074ac:	4613      	mov	r3, r2
 80074ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074b6:	d308      	bcc.n	80074ca <UART_SetConfig+0x206>
 80074b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074be:	d204      	bcs.n	80074ca <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80074c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80074c6:	60da      	str	r2, [r3, #12]
 80074c8:	e003      	b.n	80074d2 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80074d0:	e082      	b.n	80075d8 <UART_SetConfig+0x314>
 80074d2:	e081      	b.n	80075d8 <UART_SetConfig+0x314>
 80074d4:	46002400 	.word	0x46002400
 80074d8:	cfff69f3 	.word	0xcfff69f3
 80074dc:	56002400 	.word	0x56002400
 80074e0:	40013800 	.word	0x40013800
 80074e4:	40004400 	.word	0x40004400
 80074e8:	40004800 	.word	0x40004800
 80074ec:	40004c00 	.word	0x40004c00
 80074f0:	40005000 	.word	0x40005000
 80074f4:	08007bb4 	.word	0x08007bb4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007500:	d13c      	bne.n	800757c <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007504:	2200      	movs	r2, #0
 8007506:	603b      	str	r3, [r7, #0]
 8007508:	607a      	str	r2, [r7, #4]
 800750a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800750e:	f7fd fb4d 	bl	8004bac <HAL_RCCEx_GetPeriphCLKFreq>
 8007512:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007516:	2b00      	cmp	r3, #0
 8007518:	d05e      	beq.n	80075d8 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800751a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800751e:	4a39      	ldr	r2, [pc, #228]	@ (8007604 <UART_SetConfig+0x340>)
 8007520:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007524:	461a      	mov	r2, r3
 8007526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007528:	fbb3 f3f2 	udiv	r3, r3, r2
 800752c:	005a      	lsls	r2, r3, #1
 800752e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	085b      	lsrs	r3, r3, #1
 8007534:	441a      	add	r2, r3
 8007536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	fbb2 f3f3 	udiv	r3, r2, r3
 800753e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007542:	2b0f      	cmp	r3, #15
 8007544:	d916      	bls.n	8007574 <UART_SetConfig+0x2b0>
 8007546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800754c:	d212      	bcs.n	8007574 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800754e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007550:	b29b      	uxth	r3, r3
 8007552:	f023 030f 	bic.w	r3, r3, #15
 8007556:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800755a:	085b      	lsrs	r3, r3, #1
 800755c:	b29b      	uxth	r3, r3
 800755e:	f003 0307 	and.w	r3, r3, #7
 8007562:	b29a      	uxth	r2, r3
 8007564:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007566:	4313      	orrs	r3, r2
 8007568:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800756a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007570:	60da      	str	r2, [r3, #12]
 8007572:	e031      	b.n	80075d8 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800757a:	e02d      	b.n	80075d8 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800757c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800757e:	2200      	movs	r2, #0
 8007580:	469a      	mov	sl, r3
 8007582:	4693      	mov	fp, r2
 8007584:	4650      	mov	r0, sl
 8007586:	4659      	mov	r1, fp
 8007588:	f7fd fb10 	bl	8004bac <HAL_RCCEx_GetPeriphCLKFreq>
 800758c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800758e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007590:	2b00      	cmp	r3, #0
 8007592:	d021      	beq.n	80075d8 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007598:	4a1a      	ldr	r2, [pc, #104]	@ (8007604 <UART_SetConfig+0x340>)
 800759a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800759e:	461a      	mov	r2, r3
 80075a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80075a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	085b      	lsrs	r3, r3, #1
 80075ac:	441a      	add	r2, r3
 80075ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075ba:	2b0f      	cmp	r3, #15
 80075bc:	d909      	bls.n	80075d2 <UART_SetConfig+0x30e>
 80075be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075c4:	d205      	bcs.n	80075d2 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	60da      	str	r2, [r3, #12]
 80075d0:	e002      	b.n	80075d8 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80075d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075da:	2201      	movs	r2, #1
 80075dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80075e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e2:	2201      	movs	r2, #1
 80075e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ea:	2200      	movs	r2, #0
 80075ec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80075ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f0:	2200      	movs	r2, #0
 80075f2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80075f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3750      	adds	r7, #80	@ 0x50
 80075fc:	46bd      	mov	sp, r7
 80075fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007602:	bf00      	nop
 8007604:	08007bb4 	.word	0x08007bb4

08007608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007614:	f003 0308 	and.w	r3, r3, #8
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00a      	beq.n	8007632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	430a      	orrs	r2, r1
 8007630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00a      	beq.n	8007654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007658:	f003 0302 	and.w	r3, r3, #2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00a      	beq.n	8007676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	430a      	orrs	r2, r1
 8007674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800767a:	f003 0304 	and.w	r3, r3, #4
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00a      	beq.n	8007698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	430a      	orrs	r2, r1
 8007696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769c:	f003 0310 	and.w	r3, r3, #16
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00a      	beq.n	80076ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	430a      	orrs	r2, r1
 80076b8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076be:	f003 0320 	and.w	r3, r3, #32
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00a      	beq.n	80076dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	430a      	orrs	r2, r1
 80076da:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01a      	beq.n	800771e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007706:	d10a      	bne.n	800771e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00a      	beq.n	8007740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	430a      	orrs	r2, r1
 800773e:	605a      	str	r2, [r3, #4]
  }
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b098      	sub	sp, #96	@ 0x60
 8007750:	af02      	add	r7, sp, #8
 8007752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800775c:	f7f9 ffc2 	bl	80016e4 <HAL_GetTick>
 8007760:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0308 	and.w	r3, r3, #8
 800776c:	2b08      	cmp	r3, #8
 800776e:	d12f      	bne.n	80077d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007770:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007778:	2200      	movs	r2, #0
 800777a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f88e 	bl	80078a0 <UART_WaitOnFlagUntilTimeout>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d022      	beq.n	80077d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800779a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800779e:	653b      	str	r3, [r7, #80]	@ 0x50
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	461a      	mov	r2, r3
 80077a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80077aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077b0:	e841 2300 	strex	r3, r2, [r1]
 80077b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1e6      	bne.n	800778a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2220      	movs	r2, #32
 80077c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e063      	b.n	8007898 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0304 	and.w	r3, r3, #4
 80077da:	2b04      	cmp	r3, #4
 80077dc:	d149      	bne.n	8007872 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077e6:	2200      	movs	r2, #0
 80077e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 f857 	bl	80078a0 <UART_WaitOnFlagUntilTimeout>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d03c      	beq.n	8007872 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	e853 3f00 	ldrex	r3, [r3]
 8007804:	623b      	str	r3, [r7, #32]
   return(result);
 8007806:	6a3b      	ldr	r3, [r7, #32]
 8007808:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800780c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	461a      	mov	r2, r3
 8007814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007816:	633b      	str	r3, [r7, #48]	@ 0x30
 8007818:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800781c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800781e:	e841 2300 	strex	r3, r2, [r1]
 8007822:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1e6      	bne.n	80077f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3308      	adds	r3, #8
 8007830:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	e853 3f00 	ldrex	r3, [r3]
 8007838:	60fb      	str	r3, [r7, #12]
   return(result);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f023 0301 	bic.w	r3, r3, #1
 8007840:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3308      	adds	r3, #8
 8007848:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800784a:	61fa      	str	r2, [r7, #28]
 800784c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784e:	69b9      	ldr	r1, [r7, #24]
 8007850:	69fa      	ldr	r2, [r7, #28]
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	617b      	str	r3, [r7, #20]
   return(result);
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e5      	bne.n	800782a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2220      	movs	r2, #32
 8007862:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800786e:	2303      	movs	r3, #3
 8007870:	e012      	b.n	8007898 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2220      	movs	r2, #32
 8007876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2220      	movs	r2, #32
 800787e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2200      	movs	r2, #0
 8007886:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3758      	adds	r7, #88	@ 0x58
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	603b      	str	r3, [r7, #0]
 80078ac:	4613      	mov	r3, r2
 80078ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078b0:	e04f      	b.n	8007952 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b8:	d04b      	beq.n	8007952 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078ba:	f7f9 ff13 	bl	80016e4 <HAL_GetTick>
 80078be:	4602      	mov	r2, r0
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	69ba      	ldr	r2, [r7, #24]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d302      	bcc.n	80078d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d101      	bne.n	80078d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	e04e      	b.n	8007972 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0304 	and.w	r3, r3, #4
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d037      	beq.n	8007952 <UART_WaitOnFlagUntilTimeout+0xb2>
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	2b80      	cmp	r3, #128	@ 0x80
 80078e6:	d034      	beq.n	8007952 <UART_WaitOnFlagUntilTimeout+0xb2>
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	2b40      	cmp	r3, #64	@ 0x40
 80078ec:	d031      	beq.n	8007952 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	69db      	ldr	r3, [r3, #28]
 80078f4:	f003 0308 	and.w	r3, r3, #8
 80078f8:	2b08      	cmp	r3, #8
 80078fa:	d110      	bne.n	800791e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2208      	movs	r2, #8
 8007902:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f000 f838 	bl	800797a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2208      	movs	r2, #8
 800790e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e029      	b.n	8007972 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69db      	ldr	r3, [r3, #28]
 8007924:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007928:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800792c:	d111      	bne.n	8007952 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007936:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007938:	68f8      	ldr	r0, [r7, #12]
 800793a:	f000 f81e 	bl	800797a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2220      	movs	r2, #32
 8007942:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e00f      	b.n	8007972 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	69da      	ldr	r2, [r3, #28]
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	4013      	ands	r3, r2
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	429a      	cmp	r2, r3
 8007960:	bf0c      	ite	eq
 8007962:	2301      	moveq	r3, #1
 8007964:	2300      	movne	r3, #0
 8007966:	b2db      	uxtb	r3, r3
 8007968:	461a      	mov	r2, r3
 800796a:	79fb      	ldrb	r3, [r7, #7]
 800796c:	429a      	cmp	r2, r3
 800796e:	d0a0      	beq.n	80078b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3710      	adds	r7, #16
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}

0800797a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800797a:	b480      	push	{r7}
 800797c:	b095      	sub	sp, #84	@ 0x54
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800798a:	e853 3f00 	ldrex	r3, [r3]
 800798e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007992:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007996:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80079a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079a8:	e841 2300 	strex	r3, r2, [r1]
 80079ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1e6      	bne.n	8007982 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	3308      	adds	r3, #8
 80079ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079ca:	f023 0301 	bic.w	r3, r3, #1
 80079ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	3308      	adds	r3, #8
 80079d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079e0:	e841 2300 	strex	r3, r2, [r1]
 80079e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1e3      	bne.n	80079b4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d118      	bne.n	8007a26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	e853 3f00 	ldrex	r3, [r3]
 8007a00:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	f023 0310 	bic.w	r3, r3, #16
 8007a08:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	461a      	mov	r2, r3
 8007a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a12:	61bb      	str	r3, [r7, #24]
 8007a14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a16:	6979      	ldr	r1, [r7, #20]
 8007a18:	69ba      	ldr	r2, [r7, #24]
 8007a1a:	e841 2300 	strex	r3, r2, [r1]
 8007a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1e6      	bne.n	80079f4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2220      	movs	r2, #32
 8007a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007a3a:	bf00      	nop
 8007a3c:	3754      	adds	r7, #84	@ 0x54
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr

08007a46 <memset>:
 8007a46:	4402      	add	r2, r0
 8007a48:	4603      	mov	r3, r0
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d100      	bne.n	8007a50 <memset+0xa>
 8007a4e:	4770      	bx	lr
 8007a50:	f803 1b01 	strb.w	r1, [r3], #1
 8007a54:	e7f9      	b.n	8007a4a <memset+0x4>
	...

08007a58 <__libc_init_array>:
 8007a58:	b570      	push	{r4, r5, r6, lr}
 8007a5a:	4d0d      	ldr	r5, [pc, #52]	@ (8007a90 <__libc_init_array+0x38>)
 8007a5c:	2600      	movs	r6, #0
 8007a5e:	4c0d      	ldr	r4, [pc, #52]	@ (8007a94 <__libc_init_array+0x3c>)
 8007a60:	1b64      	subs	r4, r4, r5
 8007a62:	10a4      	asrs	r4, r4, #2
 8007a64:	42a6      	cmp	r6, r4
 8007a66:	d109      	bne.n	8007a7c <__libc_init_array+0x24>
 8007a68:	4d0b      	ldr	r5, [pc, #44]	@ (8007a98 <__libc_init_array+0x40>)
 8007a6a:	2600      	movs	r6, #0
 8007a6c:	4c0b      	ldr	r4, [pc, #44]	@ (8007a9c <__libc_init_array+0x44>)
 8007a6e:	f000 f817 	bl	8007aa0 <_init>
 8007a72:	1b64      	subs	r4, r4, r5
 8007a74:	10a4      	asrs	r4, r4, #2
 8007a76:	42a6      	cmp	r6, r4
 8007a78:	d105      	bne.n	8007a86 <__libc_init_array+0x2e>
 8007a7a:	bd70      	pop	{r4, r5, r6, pc}
 8007a7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a80:	3601      	adds	r6, #1
 8007a82:	4798      	blx	r3
 8007a84:	e7ee      	b.n	8007a64 <__libc_init_array+0xc>
 8007a86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a8a:	3601      	adds	r6, #1
 8007a8c:	4798      	blx	r3
 8007a8e:	e7f2      	b.n	8007a76 <__libc_init_array+0x1e>
 8007a90:	08007bd4 	.word	0x08007bd4
 8007a94:	08007bd4 	.word	0x08007bd4
 8007a98:	08007bd4 	.word	0x08007bd4
 8007a9c:	08007bd8 	.word	0x08007bd8

08007aa0 <_init>:
 8007aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa2:	bf00      	nop
 8007aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aa6:	bc08      	pop	{r3}
 8007aa8:	469e      	mov	lr, r3
 8007aaa:	4770      	bx	lr

08007aac <_fini>:
 8007aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aae:	bf00      	nop
 8007ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ab2:	bc08      	pop	{r3}
 8007ab4:	469e      	mov	lr, r3
 8007ab6:	4770      	bx	lr
