read_verilog ../top.v
#proc
 sat -all -prove x 1 -set-init o 0 -tempinduct middle
