INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Processor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RISCV
