<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: hswep_unc_q.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hswep_unc_q.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::hswep_unc_q{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> hswep_unc_q : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNC_Q_CLOCKTICKS = 0x14, <span class="comment">// Number of qfclks</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_Q_CTO_COUNT = 0x38 | (1ULL &lt;&lt; 21), <span class="comment">// Count of CTO Events</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_Q_DIRECT2CORE = 0x13, <span class="comment">// Direct 2 Core Spawning</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_CREDITS = 0x200, <span class="comment">// Number of spawn failures due to lack of Egress credits</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_CREDITS_RBT = 0x800, <span class="comment">// Number of spawn failures due to lack of Egress credit and route-back table (RBT) bit was not set</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_RBT_HIT = 0x400, <span class="comment">// Number of spawn failures because route-back table (RBT) specified that the transaction should not trigger a direct2core transaction</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__SUCCESS_RBT_HIT = 0x100, <span class="comment">// Number of spawn successes</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_MISS = 0x1000, <span class="comment">// Number of spawn failures due to RBT tag not matching although the valid bit was set and there was enough Egress credits</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_CREDITS_MISS = 0x2000, <span class="comment">// Number of spawn failures due to RBT tag not matching and they were not enough Egress credits. The valid bit was set</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_RBT_MISS = 0x4000, <span class="comment">// Number of spawn failures due to RBT tag not matching</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_Q_DIRECT2CORE__MASK__HSWEP_UNC_Q_DIRECT2CORE__FAILURE_CREDITS_RBT_MISS = 0x8000, <span class="comment">// Number of spawn failures due to RBT tag not matching</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_Q_L1_POWER_CYCLES = 0x12, <span class="comment">// Cycles in L1</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_Q_RXL0P_POWER_CYCLES = 0x10, <span class="comment">// Cycles in L0p</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_Q_RXL0_POWER_CYCLES = 0xf, <span class="comment">// Cycles in L0</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_Q_RXL_BYPASSED = 0x9, <span class="comment">// Rx Flit Buffer Bypassed</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0 = 0x1e | (1ULL &lt;&lt; 21), <span class="comment">// VN0 Credit Consumed</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN0__DRS = 0x100, <span class="comment">// Number of times VN0 consumed for DRS message class</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN0__HOM = 0x800, <span class="comment">// Number of times VN0 consumed for HOM message class</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN0__NCB = 0x200, <span class="comment">// Number of times VN0 consumed for NCB message class</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN0__NCS = 0x400, <span class="comment">// Number of times VN0 consumed for NCS message class</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN0__NDR = 0x2000, <span class="comment">// Number of times VN0 consumed for NDR message class</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN0__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN0__SNP = 0x1000, <span class="comment">// Number of times VN0 consumed for SNP message class</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1 = 0x39 | (1ULL &lt;&lt; 21), <span class="comment">// VN1 Credit Consumed</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN1__DRS = 0x100, <span class="comment">// Number of times VN1 consumed for DRS message class</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN1__HOM = 0x800, <span class="comment">// Number of times VN1 consumed for HOM message class</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN1__NCB = 0x200, <span class="comment">// Number of times VN1 consumed for NCB message class</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN1__NCS = 0x400, <span class="comment">// Number of times VN1 consumed for NCS message class</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN1__NDR = 0x2000, <span class="comment">// Number of times VN1 consumed for NDR message class</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VN1__MASK__HSWEP_UNC_Q_RXL_CREDITS_CONSUMED_VN1__SNP = 0x1000, <span class="comment">// Number of times VN1 consumed for SNP message class</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_Q_RXL_CREDITS_CONSUMED_VNA = 0x1d | (1ULL &lt;&lt; 21), <span class="comment">// VNA Credit Consumed</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_Q_RXL_CYCLES_NE = 0xa, <span class="comment">// RxQ Cycles Not Empty</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_Q_RXL_FLITS_G1 = 0x2 | (1ULL &lt;&lt; 21), <span class="comment">// Flits Received - Group 1</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__DRS = 0x1800, <span class="comment">// Number of flits over QPI on the Data Response (DRS) channel</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__DRS_DATA = 0x800, <span class="comment">// Number of data flits over QPI on the Data Response (DRS) channel</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__DRS_NONDATA = 0x1000, <span class="comment">// Number of protocol flits over QPI on the Data Response (DRS) channel</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__HOM = 0x600, <span class="comment">// Number of flits over QPI on the home channel</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__HOM_NONREQ = 0x400, <span class="comment">// Number of non-request flits over QPI on the home channel</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__HOM_REQ = 0x200, <span class="comment">// Number of data requests over QPI on the home channel</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_Q_RXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__SNP = 0x100, <span class="comment">// Number of snoop requests flits over QPI</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_Q_RXL_FLITS_G2 = 0x3 | (1ULL &lt;&lt; 21), <span class="comment">// Flits Received - Group 2</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_Q_RXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCB = 0xc00, <span class="comment">// Number of non-coherent bypass flits</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_Q_RXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCB_DATA = 0x400, <span class="comment">// Number of non-coherent data flits</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_Q_RXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCB_NONDATA = 0x800, <span class="comment">// Number of bypass non-data flits</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_Q_RXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCS = 0x1000, <span class="comment">// Number of non-coherent standard (NCS) flits</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_Q_RXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NDR_AD = 0x100, <span class="comment">// Number of flits received over Non-data response (NDR) channel</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_Q_RXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NDR_AK = 0x200, <span class="comment">// Number of flits received on the Non-data response (NDR) channel)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_Q_RXL_INSERTS = 0x8, <span class="comment">// Rx Flit Buffer Allocations</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_Q_RXL_INSERTS_DRS = 0x9 | (1ULL &lt;&lt; 21), <span class="comment">// Rx Flit Buffer Allocations - DRS</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_Q_RXL_INSERTS_DRS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_Q_RXL_INSERTS_DRS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_Q_RXL_INSERTS_HOM = 0xc | (1ULL &lt;&lt; 21), <span class="comment">// Rx Flit Buffer Allocations - HOM</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_Q_RXL_INSERTS_HOM__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_Q_RXL_INSERTS_HOM__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_Q_RXL_INSERTS_NCB = 0xa | (1ULL &lt;&lt; 21), <span class="comment">// Rx Flit Buffer Allocations - NCB</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_Q_RXL_INSERTS_NCB__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_Q_RXL_INSERTS_NCB__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_Q_RXL_INSERTS_NCS = 0xb | (1ULL &lt;&lt; 21), <span class="comment">// Rx Flit Buffer Allocations - NCS</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_Q_RXL_INSERTS_NCS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_Q_RXL_INSERTS_NCS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_Q_RXL_INSERTS_NDR = 0xe | (1ULL &lt;&lt; 21), <span class="comment">// Rx Flit Buffer Allocations - NDR</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_Q_RXL_INSERTS_NDR__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_Q_RXL_INSERTS_NDR__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        UNC_Q_RXL_INSERTS_SNP = 0xd | (1ULL &lt;&lt; 21), <span class="comment">// Rx Flit Buffer Allocations - SNP</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        UNC_Q_RXL_INSERTS_SNP__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        UNC_Q_RXL_INSERTS_SNP__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        UNC_Q_RXL_OCCUPANCY = 0xb, <span class="comment">// RxQ Occupancy - All Packets</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        UNC_Q_RXL_OCCUPANCY_DRS = 0x15 | (1ULL &lt;&lt; 21), <span class="comment">// RxQ Occupancy - DRS</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        UNC_Q_RXL_OCCUPANCY_DRS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        UNC_Q_RXL_OCCUPANCY_DRS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        UNC_Q_RXL_OCCUPANCY_HOM = 0x18 | (1ULL &lt;&lt; 21), <span class="comment">// RxQ Occupancy - HOM</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNC_Q_RXL_OCCUPANCY_HOM__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNC_Q_RXL_OCCUPANCY_HOM__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNC_Q_RXL_OCCUPANCY_NCB = 0x16 | (1ULL &lt;&lt; 21), <span class="comment">// RxQ Occupancy - NCB</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        UNC_Q_RXL_OCCUPANCY_NCB__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        UNC_Q_RXL_OCCUPANCY_NCB__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        UNC_Q_RXL_OCCUPANCY_NCS = 0x17 | (1ULL &lt;&lt; 21), <span class="comment">// RxQ Occupancy - NCS</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        UNC_Q_RXL_OCCUPANCY_NCS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        UNC_Q_RXL_OCCUPANCY_NCS__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNC_Q_RXL_OCCUPANCY_NDR = 0x1a | (1ULL &lt;&lt; 21), <span class="comment">// RxQ Occupancy - NDR</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNC_Q_RXL_OCCUPANCY_NDR__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNC_Q_RXL_OCCUPANCY_NDR__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNC_Q_RXL_OCCUPANCY_SNP = 0x19 | (1ULL &lt;&lt; 21), <span class="comment">// RxQ Occupancy - SNP</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        UNC_Q_RXL_OCCUPANCY_SNP__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        UNC_Q_RXL_OCCUPANCY_SNP__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        UNC_Q_TXL0P_POWER_CYCLES = 0xd, <span class="comment">// Cycles in L0p</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        UNC_Q_TXL0_POWER_CYCLES = 0xc, <span class="comment">// Cycles in L0</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        UNC_Q_TXL_BYPASSED = 0x5, <span class="comment">// Tx Flit Buffer Bypassed</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UNC_Q_TXL_CYCLES_NE = 0x6, <span class="comment">// Tx Flit Buffer Cycles not Empty</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        UNC_Q_TXL_FLITS_G0 = 0x0, <span class="comment">// Flits Transferred - Group 0</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        UNC_Q_TXL_FLITS_G0__MASK__HSWEP_UNC_Q_TXL_FLITS_G0__DATA = 0x200, <span class="comment">// Number of data flits over QPI</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        UNC_Q_TXL_FLITS_G0__MASK__HSWEP_UNC_Q_TXL_FLITS_G0__NON_DATA = 0x400, <span class="comment">// Number of non-NULL non-data flits over QPI</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        UNC_Q_TXL_FLITS_G1 = 0x0 | (1ULL &lt;&lt; 21), <span class="comment">// Flits Transferred - Group 1</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__DRS = 0x1800, <span class="comment">// Number of flits over QPI on the Data Response (DRS) channel</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__DRS_DATA = 0x800, <span class="comment">// Number of data flits over QPI on the Data Response (DRS) channel</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__DRS_NONDATA = 0x1000, <span class="comment">// Number of protocol flits over QPI on the Data Response (DRS) channel</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__HOM = 0x600, <span class="comment">// Number of flits over QPI on the home channel</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__HOM_NONREQ = 0x400, <span class="comment">// Number of non-request flits over QPI on the home channel</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__HOM_REQ = 0x200, <span class="comment">// Number of data requests over QPI on the home channel</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        UNC_Q_TXL_FLITS_G1__MASK__HSWEP_UNC_Q_RXL_FLITS_G1__SNP = 0x100, <span class="comment">// Number of snoop requests flits over QPI</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        UNC_Q_TXL_FLITS_G2 = 0x1 | (1ULL &lt;&lt; 21), <span class="comment">// Flits Transferred - Group 2</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        UNC_Q_TXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCB = 0xc00, <span class="comment">// Number of non-coherent bypass flits</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        UNC_Q_TXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCB_DATA = 0x400, <span class="comment">// Number of non-coherent data flits</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UNC_Q_TXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCB_NONDATA = 0x800, <span class="comment">// Number of bypass non-data flits</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UNC_Q_TXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NCS = 0x1000, <span class="comment">// Number of non-coherent standard (NCS) flits</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        UNC_Q_TXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NDR_AD = 0x100, <span class="comment">// Number of flits received over Non-data response (NDR) channel</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        UNC_Q_TXL_FLITS_G2__MASK__HSWEP_UNC_Q_RXL_FLITS_G2__NDR_AK = 0x200, <span class="comment">// Number of flits received on the Non-data response (NDR) channel)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        UNC_Q_TXL_INSERTS = 0x4, <span class="comment">// Tx Flit Buffer Allocations</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        UNC_Q_TXL_OCCUPANCY = 0x7, <span class="comment">// Tx Flit Buffer Occupancy</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        UNC_Q_VNA_CREDIT_RETURNS = 0x1c | (1ULL &lt;&lt; 21), <span class="comment">// VNA Credits Returned</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        UNC_Q_VNA_CREDIT_RETURN_OCCUPANCY = 0x1b | (1ULL &lt;&lt; 21), <span class="comment">// VNA Credits Pending Return - Occupancy</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED = 0x26 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD HOM</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        UNC_Q_TXR_AD_HOM_CREDIT_OCCUPANCY = 0x22 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD HOM</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        UNC_Q_TXR_AD_HOM_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        UNC_Q_TXR_AD_HOM_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        UNC_Q_TXR_AD_NDR_CREDIT_ACQUIRED = 0x28 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD NDR</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UNC_Q_TXR_AD_NDR_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UNC_Q_TXR_AD_NDR_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        UNC_Q_TXR_AD_NDR_CREDIT_OCCUPANCY = 0x24 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD NDR</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        UNC_Q_TXR_AD_NDR_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        UNC_Q_TXR_AD_NDR_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        UNC_Q_TXR_AD_SNP_CREDIT_ACQUIRED = 0x27 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD SNP</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        UNC_Q_TXR_AD_SNP_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        UNC_Q_TXR_AD_SNP_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        UNC_Q_TXR_AD_SNP_CREDIT_OCCUPANCY = 0x23 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD SNP</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        UNC_Q_TXR_AD_SNP_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        UNC_Q_TXR_AD_SNP_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        UNC_Q_TXR_AK_NDR_CREDIT_ACQUIRED = 0x29 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AK NDR</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UNC_Q_TXR_AK_NDR_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UNC_Q_TXR_AK_NDR_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UNC_Q_TXR_AK_NDR_CREDIT_OCCUPANCY = 0x25 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy AD NDR</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UNC_Q_TXR_AK_NDR_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UNC_Q_TXR_AK_NDR_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED = 0x2a | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy BL DRS</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__VN_SHR = 0x400, <span class="comment">// for shared VN</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_OCCUPANCY = 0x1f | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy BL DRS</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        UNC_Q_TXR_BL_DRS_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_BL_DRS_CREDIT_ACQUIRED__VN_SHR = 0x400, <span class="comment">// for shared VN</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        UNC_Q_TXR_BL_NCB_CREDIT_ACQUIRED = 0x2b | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy BL NCB</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        UNC_Q_TXR_BL_NCB_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        UNC_Q_TXR_BL_NCB_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        UNC_Q_TXR_BL_NCB_CREDIT_OCCUPANCY = 0x20 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy BL NCB</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNC_Q_TXR_BL_NCB_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UNC_Q_TXR_BL_NCB_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UNC_Q_TXR_BL_NCS_CREDIT_ACQUIRED = 0x2c | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy BL NCS</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UNC_Q_TXR_BL_NCS_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UNC_Q_TXR_BL_NCS_CREDIT_ACQUIRED__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UNC_Q_TXR_BL_NCS_CREDIT_OCCUPANCY = 0x21 | (1ULL &lt;&lt; 21), <span class="comment">// R3QPI Egress credit occupancy BL NCS</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UNC_Q_TXR_BL_NCS_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN0 = 0x100, <span class="comment">// for VN0</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UNC_Q_TXR_BL_NCS_CREDIT_OCCUPANCY__MASK__HSWEP_UNC_Q_TXR_AD_HOM_CREDIT_ACQUIRED__VN1 = 0x200, <span class="comment">// for VN1</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    };</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;};</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">namespace </span>hswep_unc_q = optkit::intel::hswep_unc_q;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
