// Seed: 1418530914
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7;
  assign module_1.id_1 = 0;
  logic id_8;
  assign id_6 = id_6;
  tri1 id_9;
  wire id_10;
  ;
  assign id_9 = -1'b0;
  logic id_11[-1 : 1] = 1;
  logic [1 : -1] id_12;
  ;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    inout wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_3,
      id_0
  );
endmodule
