

================================================================
== Vitis HLS Report for 'gemm_Pipeline_5'
================================================================
* Date:           Thu Nov 30 17:26:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        6_outer_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_7_7116_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_7116_reload"   --->   Operation 6 'read' 'add_7_7116_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_7_6115_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_6115_reload"   --->   Operation 7 'read' 'add_7_6115_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_7_5114_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_5114_reload"   --->   Operation 8 'read' 'add_7_5114_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_7_4113_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_4113_reload"   --->   Operation 9 'read' 'add_7_4113_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_7_3112_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_3112_reload"   --->   Operation 10 'read' 'add_7_3112_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_7_2111_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_2111_reload"   --->   Operation 11 'read' 'add_7_2111_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_7_1110_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7_1110_reload"   --->   Operation 12 'read' 'add_7_1110_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_7109_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_7109_reload"   --->   Operation 13 'read' 'add_7109_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_6_7108_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_7108_reload"   --->   Operation 14 'read' 'add_6_7108_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_6_6107_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_6107_reload"   --->   Operation 15 'read' 'add_6_6107_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_6_5106_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_5106_reload"   --->   Operation 16 'read' 'add_6_5106_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_6_4105_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_4105_reload"   --->   Operation 17 'read' 'add_6_4105_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_6_3104_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_3104_reload"   --->   Operation 18 'read' 'add_6_3104_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_6_2103_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_2103_reload"   --->   Operation 19 'read' 'add_6_2103_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_6_1102_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6_1102_reload"   --->   Operation 20 'read' 'add_6_1102_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_6101_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_6101_reload"   --->   Operation 21 'read' 'add_6101_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_5_7100_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_7100_reload"   --->   Operation 22 'read' 'add_5_7100_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_5_699_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_699_reload"   --->   Operation 23 'read' 'add_5_699_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_5_598_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_598_reload"   --->   Operation 24 'read' 'add_5_598_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_5_497_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_497_reload"   --->   Operation 25 'read' 'add_5_497_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_5_396_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_396_reload"   --->   Operation 26 'read' 'add_5_396_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_5_295_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_295_reload"   --->   Operation 27 'read' 'add_5_295_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_5_194_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_5_194_reload"   --->   Operation 28 'read' 'add_5_194_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_593_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_593_reload"   --->   Operation 29 'read' 'add_593_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_4_792_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_792_reload"   --->   Operation 30 'read' 'add_4_792_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_4_691_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_691_reload"   --->   Operation 31 'read' 'add_4_691_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_4_590_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_590_reload"   --->   Operation 32 'read' 'add_4_590_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_4_489_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_489_reload"   --->   Operation 33 'read' 'add_4_489_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_4_388_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_388_reload"   --->   Operation 34 'read' 'add_4_388_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_4_287_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_287_reload"   --->   Operation 35 'read' 'add_4_287_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_4_186_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_4_186_reload"   --->   Operation 36 'read' 'add_4_186_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_485_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_485_reload"   --->   Operation 37 'read' 'add_485_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_3_784_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_784_reload"   --->   Operation 38 'read' 'add_3_784_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_3_683_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_683_reload"   --->   Operation 39 'read' 'add_3_683_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_3_582_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_582_reload"   --->   Operation 40 'read' 'add_3_582_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_3_481_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_481_reload"   --->   Operation 41 'read' 'add_3_481_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_3_380_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_380_reload"   --->   Operation 42 'read' 'add_3_380_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_3_279_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_279_reload"   --->   Operation 43 'read' 'add_3_279_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_3_178_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_3_178_reload"   --->   Operation 44 'read' 'add_3_178_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_377_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_377_reload"   --->   Operation 45 'read' 'add_377_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_2_776_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_776_reload"   --->   Operation 46 'read' 'add_2_776_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_2_675_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_675_reload"   --->   Operation 47 'read' 'add_2_675_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_2_574_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_574_reload"   --->   Operation 48 'read' 'add_2_574_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_2_473_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_473_reload"   --->   Operation 49 'read' 'add_2_473_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_2_372_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_372_reload"   --->   Operation 50 'read' 'add_2_372_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add_2_271_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_271_reload"   --->   Operation 51 'read' 'add_2_271_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_2_170_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_2_170_reload"   --->   Operation 52 'read' 'add_2_170_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_269_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_269_reload"   --->   Operation 53 'read' 'add_269_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_1_768_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_768_reload"   --->   Operation 54 'read' 'add_1_768_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add_1_667_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_667_reload"   --->   Operation 55 'read' 'add_1_667_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add_1_566_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_566_reload"   --->   Operation 56 'read' 'add_1_566_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add_1_465_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_465_reload"   --->   Operation 57 'read' 'add_1_465_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add_1_364_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_364_reload"   --->   Operation 58 'read' 'add_1_364_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_1_263_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_263_reload"   --->   Operation 59 'read' 'add_1_263_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_1_162_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_1_162_reload"   --->   Operation 60 'read' 'add_1_162_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_161_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_161_reload"   --->   Operation 61 'read' 'add_161_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_75260_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_75260_reload"   --->   Operation 62 'read' 'add_75260_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_64759_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_64759_reload"   --->   Operation 63 'read' 'add_64759_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_54258_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_54258_reload"   --->   Operation 64 'read' 'add_54258_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_43757_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_43757_reload"   --->   Operation 65 'read' 'add_43757_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_33256_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_33256_reload"   --->   Operation 66 'read' 'add_33256_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_22755_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_22755_reload"   --->   Operation 67 'read' 'add_22755_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_12254_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_12254_reload"   --->   Operation 68 'read' 'add_12254_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 69 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln62_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln62"   --->   Operation 70 'read' 'sext_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln62_cast = sext i62 %sext_ln62_read"   --->   Operation 71 'sext' 'sext_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %loop_index"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%loop_index_load = load i7 %loop_index"   --->   Operation 75 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_port"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%c_port_addr = getelementptr i32 %c_port, i64 %sext_ln62_cast" [gemm_outer.cc:62]   --->   Operation 77 'getelementptr' 'c_port_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.81ns)   --->   "%exitcond5 = icmp_eq  i7 %loop_index_load, i7 64"   --->   Operation 79 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.77ns)   --->   "%empty_23 = add i7 %loop_index_load, i7 1"   --->   Operation 81 'add' 'empty_23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %loop_index_load, i32 3, i32 5"   --->   Operation 83 'partselect' 'p_cast3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty_24 = trunc i7 %loop_index_load"   --->   Operation 84 'trunc' 'empty_24' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.72ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %p_reload_read, i32 %add_12254_reload_read, i32 %add_22755_reload_read, i32 %add_33256_reload_read, i32 %add_43757_reload_read, i32 %add_54258_reload_read, i32 %add_64759_reload_read, i32 %add_75260_reload_read, i3 %empty_24"   --->   Operation 85 'mux' 'tmp_8' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.72ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_161_reload_read, i32 %add_1_162_reload_read, i32 %add_1_263_reload_read, i32 %add_1_364_reload_read, i32 %add_1_465_reload_read, i32 %add_1_566_reload_read, i32 %add_1_667_reload_read, i32 %add_1_768_reload_read, i3 %empty_24"   --->   Operation 86 'mux' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_269_reload_read, i32 %add_2_170_reload_read, i32 %add_2_271_reload_read, i32 %add_2_372_reload_read, i32 %add_2_473_reload_read, i32 %add_2_574_reload_read, i32 %add_2_675_reload_read, i32 %add_2_776_reload_read, i3 %empty_24"   --->   Operation 87 'mux' 'tmp_s' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_377_reload_read, i32 %add_3_178_reload_read, i32 %add_3_279_reload_read, i32 %add_3_380_reload_read, i32 %add_3_481_reload_read, i32 %add_3_582_reload_read, i32 %add_3_683_reload_read, i32 %add_3_784_reload_read, i3 %empty_24"   --->   Operation 88 'mux' 'tmp_1' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_485_reload_read, i32 %add_4_186_reload_read, i32 %add_4_287_reload_read, i32 %add_4_388_reload_read, i32 %add_4_489_reload_read, i32 %add_4_590_reload_read, i32 %add_4_691_reload_read, i32 %add_4_792_reload_read, i3 %empty_24"   --->   Operation 89 'mux' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_593_reload_read, i32 %add_5_194_reload_read, i32 %add_5_295_reload_read, i32 %add_5_396_reload_read, i32 %add_5_497_reload_read, i32 %add_5_598_reload_read, i32 %add_5_699_reload_read, i32 %add_5_7100_reload_read, i3 %empty_24"   --->   Operation 90 'mux' 'tmp_3' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_6101_reload_read, i32 %add_6_1102_reload_read, i32 %add_6_2103_reload_read, i32 %add_6_3104_reload_read, i32 %add_6_4105_reload_read, i32 %add_6_5106_reload_read, i32 %add_6_6107_reload_read, i32 %add_6_7108_reload_read, i3 %empty_24"   --->   Operation 91 'mux' 'tmp_4' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %add_7109_reload_read, i32 %add_7_1110_reload_read, i32 %add_7_2111_reload_read, i32 %add_7_3112_reload_read, i32 %add_7_4113_reload_read, i32 %add_7_5114_reload_read, i32 %add_7_6115_reload_read, i32 %add_7_7116_reload_read, i3 %empty_24"   --->   Operation 92 'mux' 'tmp_5' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %tmp_8, i32 %tmp_9, i32 %tmp_s, i32 %tmp_1, i32 %tmp_2, i32 %tmp_3, i32 %tmp_4, i32 %tmp_5, i3 %p_cast3"   --->   Operation 93 'mux' 'tmp_6' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %empty_23, i7 %loop_index"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond5)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (exitcond5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty_25 = bitcast i32 %tmp_6"   --->   Operation 95 'bitcast' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (7.30ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %c_port_addr, i32 %empty_25, i4 15" [gemm_outer.cc:62]   --->   Operation 96 'write' 'write_ln62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	'alloca' operation ('loop_index') [67]  (0 ns)
	'load' operation ('loop_index_load') on local variable 'loop_index' [138]  (0 ns)
	'mux' operation ('tmp_4') [155]  (0.721 ns)
	'mux' operation ('tmp_6') [157]  (0.721 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln62', gemm_outer.cc:62) on port 'c_port' (gemm_outer.cc:62) [159]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
