Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3e86c10c9958440eb2ad9ce50a135452 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot dwt_4F_32bit_256x256_tb_func_synth xil_defaultlib.dwt_4F_32bit_256x256_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.minimum_of_3_vector
Compiling module xil_defaultlib.dtw_value_comp
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16_blk_mem_...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16_blk_mem_...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16_blk_mem_...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16_blk_mem_...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16_blk_mem_...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16_blk_mem_...
Compiling module xil_defaultlib.blk_mem_gen_dual_256x16
Compiling module xil_defaultlib.dwt_matrix_memory
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.xbip_dsp48_macro_0_xbip_dsp48_ma...
Compiling module xil_defaultlib.xbip_dsp48_macro_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.cordic_0__cordic_v6_0_15
Compiling module xil_defaultlib.cordic_0
Compiling module xil_defaultlib.euclidean_distance_4F_32bit
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.memory_address_generator
Compiling module xil_defaultlib.memory_controller
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_32x256_blk_mem_gen_p...
Compiling module xil_defaultlib.blk_mem_gen_32x256_blk_mem_gen_p...
Compiling module xil_defaultlib.blk_mem_gen_32x256_blk_mem_gen_g...
Compiling module xil_defaultlib.blk_mem_gen_32x256_blk_mem_gen_t...
Compiling module xil_defaultlib.blk_mem_gen_32x256_blk_mem_gen_v...
Compiling module xil_defaultlib.blk_mem_gen_32x256_blk_mem_gen_v...
Compiling module xil_defaultlib.blk_mem_gen_32x256
Compiling module xil_defaultlib.temp_test_memory
Compiling module xil_defaultlib.dwt_4F_32bit_256x256
Compiling module xil_defaultlib.dwt_4F_32bit_256x256_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwt_4F_32bit_256x256_tb_func_synth
