<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="ConstraintSystem" num="64" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;L_WR_RDY_1_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9164)]</arg> overrides constraint <arg fmt="%s" index="2">&lt;NET &quot;L_WR_RDY_1_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9163)]</arg> on the design object &apos;<arg fmt="%s" index="3">L_WR_RDY_1_IBUF</arg>&apos;.
</msg>

<msg type="warning" file="ConstraintSystem" num="64" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;L_WR_RDY_0_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9166)]</arg> overrides constraint <arg fmt="%s" index="2">&lt;NET &quot;L_WR_RDY_0_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9165)]</arg> on the design object &apos;<arg fmt="%s" index="3">L_WR_RDY_0_IBUF</arg>&apos;.
</msg>

<msg type="warning" file="ConstraintSystem" num="64" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;VC_RDY&lt;1&gt;_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9168)]</arg> overrides constraint <arg fmt="%s" index="2">&lt;NET &quot;VC_RDY&lt;1&gt;_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9167)]</arg> on the design object &apos;<arg fmt="%s" index="3">VC_RDY&lt;1&gt;_IBUF</arg>&apos;.
</msg>

<msg type="warning" file="ConstraintSystem" num="64" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;VC_RDY&lt;0&gt;_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9170)]</arg> overrides constraint <arg fmt="%s" index="2">&lt;NET &quot;VC_RDY&lt;0&gt;_IBUF&quot; MAXDELAY = 2 ns;&gt; [pfc_wrapper.pcf(9169)]</arg> on the design object &apos;<arg fmt="%s" index="3">VC_RDY&lt;0&gt;_IBUF</arg>&apos;.
</msg>

<msg type="info" file="Timing" num="3386" delta="old" >Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</msg>

<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">VC_RDY&lt;0&gt;_IBUF</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">VC_RDY&lt;1&gt;_IBUF</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">TX_ERROR_IBUF</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">P_WR_REQ&lt;0&gt;_IBUF</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">P_WR_REQ&lt;1&gt;_IBUF</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">GPIO&lt;1&gt;_IBUF</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="info" file="Timing" num="2761" delta="old" >N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</msg>

<msg type="info" file="Timing" num="2761" delta="old" >N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</msg>

<msg type="warning" file="Route" num="522" delta="old" >Unusually high hold time violation detected among <arg fmt="%d" index="1">18</arg> connections.The router will continue and try to fix it 
</msg>

<msg type="warning" file="Route" num="452" delta="old" >
 Not all timing constraints have been achieved.  Please consult the `Post-Place &amp; Route Static Timing Report&apos; to determine the actual timing results.  For suggestions on how to work around this problem go to http://support.xilinx.com and `Search Answers Database&apos; using the text of this message.

</msg>

<msg type="warning" file="Par" num="468" delta="old" >Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

Review the timing report using Timing Analyzer (In ISE select &quot;Post-Place &amp;
Route Static Timing Report&quot;). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

Try the Design Goal and Strategies for Timing Performance(In ISE select Project -&gt; Design Goals &amp; Strategies) to ensure the best options are set in the tools for timing closure.

</msg>

<msg type="info" file="Timing" num="2761" delta="old" >N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</msg>

<msg type="warning" file="ParHelpers" num="361" delta="old" >There are <arg fmt="%d" index="1">6</arg> loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

</msg>

<msg type="warning" file="Par" num="283" delta="old" >There are <arg fmt="%d" index="1">6</arg> loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

</msg>

</messages>

