#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Aug  3 23:38:07 2017
# Process ID: 4781
# Current directory: /home/v/Desktop/project/vivado/project_2/project_2.runs/design_1_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log design_1_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_100M_0.tcl
# Log file: /home/v/Desktop/project/vivado/project_2/project_2.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds
# Journal file: /home/v/Desktop/project/vivado/project_2/project_2.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.254 ; gain = 48.000 ; free physical = 112 ; free virtual = 4112
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (7#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1283.754 ; gain = 89.500 ; free physical = 147 ; free virtual = 4131
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1283.754 ; gain = 89.500 ; free physical = 148 ; free virtual = 4132
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:01 . Memory (MB): peak = 1617.746 ; gain = 0.000 ; free physical = 126 ; free virtual = 3353
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 267 ; free virtual = 3591
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 267 ; free virtual = 3590
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 269 ; free virtual = 3593
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 243 ; free virtual = 3593
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:40 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 205 ; free virtual = 3570
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:51 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 938 ; free virtual = 4350
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:51 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 937 ; free virtual = 4350
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 917 ; free virtual = 4330
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 927 ; free virtual = 4344
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 927 ; free virtual = 4344
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 927 ; free virtual = 4344
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 927 ; free virtual = 4344
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 928 ; free virtual = 4344
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 928 ; free virtual = 4344

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:53 . Memory (MB): peak = 1617.746 ; gain = 423.492 ; free physical = 928 ; free virtual = 4344
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:56 . Memory (MB): peak = 1617.754 ; gain = 436.082 ; free physical = 900 ; free virtual = 4335
