<profile>

<section name = "Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_327_4'" level="0">
<item name = "Date">Wed Nov  8 16:03:34 2023
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.907 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 16389, 40.002 ns, 0.109 ms, 6, 16389, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_327_4">4, 16387, 5, 1, 1, 1 ~ 16384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 259, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="x_3_fu_309_p2">+, 0, 0, 13, 10, 3</column>
<column name="icmp_ln327_fu_303_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_2">9, 2, 10, 20</column>
<column name="imgGamma_blk_n">9, 2, 1, 2</column>
<column name="imgRgb_blk_n">9, 2, 1, 2</column>
<column name="x_fu_116">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="b_1_reg_530">10, 0, 10, 0</column>
<column name="b_reg_515">10, 0, 10, 0</column>
<column name="g_1_reg_525">10, 0, 10, 0</column>
<column name="g_reg_510">10, 0, 10, 0</column>
<column name="lut_0_1_load_reg_655">10, 0, 10, 0</column>
<column name="lut_0_2_load_reg_670">10, 0, 10, 0</column>
<column name="lut_0_3_load_reg_685">10, 0, 10, 0</column>
<column name="lut_0_load_reg_640">10, 0, 10, 0</column>
<column name="lut_1_1_load_reg_645">10, 0, 10, 0</column>
<column name="lut_1_2_load_reg_660">10, 0, 10, 0</column>
<column name="lut_1_3_load_reg_675">10, 0, 10, 0</column>
<column name="lut_1_load_reg_630">10, 0, 10, 0</column>
<column name="lut_2_1_load_reg_650">10, 0, 10, 0</column>
<column name="lut_2_2_load_reg_665">10, 0, 10, 0</column>
<column name="lut_2_3_load_reg_680">10, 0, 10, 0</column>
<column name="lut_2_load_reg_635">10, 0, 10, 0</column>
<column name="r_1_reg_535">10, 0, 10, 0</column>
<column name="r_reg_520">10, 0, 10, 0</column>
<column name="tmp_1_reg_545">10, 0, 10, 0</column>
<column name="tmp_2_reg_550">10, 0, 10, 0</column>
<column name="tmp_3_reg_555">10, 0, 10, 0</column>
<column name="tmp_4_reg_560">10, 0, 10, 0</column>
<column name="tmp_5_reg_565">10, 0, 10, 0</column>
<column name="tmp_reg_540">10, 0, 10, 0</column>
<column name="x_fu_116">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_327_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_327_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_327_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_327_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_327_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_327_4, return value</column>
<column name="imgRgb_dout">in, 120, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_num_data_valid">in, 5, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_fifo_cap">in, 5, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_empty_n">in, 1, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_read">out, 1, ap_fifo, imgRgb, pointer</column>
<column name="imgGamma_din">out, 120, ap_fifo, imgGamma, pointer</column>
<column name="imgGamma_num_data_valid">in, 5, ap_fifo, imgGamma, pointer</column>
<column name="imgGamma_fifo_cap">in, 5, ap_fifo, imgGamma, pointer</column>
<column name="imgGamma_full_n">in, 1, ap_fifo, imgGamma, pointer</column>
<column name="imgGamma_write">out, 1, ap_fifo, imgGamma, pointer</column>
<column name="empty">in, 10, ap_stable, empty, scalar</column>
<column name="lut_1_address0">out, 10, ap_memory, lut_1, array</column>
<column name="lut_1_ce0">out, 1, ap_memory, lut_1, array</column>
<column name="lut_1_q0">in, 10, ap_memory, lut_1, array</column>
<column name="lut_2_address0">out, 10, ap_memory, lut_2, array</column>
<column name="lut_2_ce0">out, 1, ap_memory, lut_2, array</column>
<column name="lut_2_q0">in, 10, ap_memory, lut_2, array</column>
<column name="lut_0_address0">out, 10, ap_memory, lut_0, array</column>
<column name="lut_0_ce0">out, 1, ap_memory, lut_0, array</column>
<column name="lut_0_q0">in, 10, ap_memory, lut_0, array</column>
<column name="lut_1_1_address0">out, 10, ap_memory, lut_1_1, array</column>
<column name="lut_1_1_ce0">out, 1, ap_memory, lut_1_1, array</column>
<column name="lut_1_1_q0">in, 10, ap_memory, lut_1_1, array</column>
<column name="lut_2_1_address0">out, 10, ap_memory, lut_2_1, array</column>
<column name="lut_2_1_ce0">out, 1, ap_memory, lut_2_1, array</column>
<column name="lut_2_1_q0">in, 10, ap_memory, lut_2_1, array</column>
<column name="lut_0_1_address0">out, 10, ap_memory, lut_0_1, array</column>
<column name="lut_0_1_ce0">out, 1, ap_memory, lut_0_1, array</column>
<column name="lut_0_1_q0">in, 10, ap_memory, lut_0_1, array</column>
<column name="lut_1_2_address0">out, 10, ap_memory, lut_1_2, array</column>
<column name="lut_1_2_ce0">out, 1, ap_memory, lut_1_2, array</column>
<column name="lut_1_2_q0">in, 10, ap_memory, lut_1_2, array</column>
<column name="lut_2_2_address0">out, 10, ap_memory, lut_2_2, array</column>
<column name="lut_2_2_ce0">out, 1, ap_memory, lut_2_2, array</column>
<column name="lut_2_2_q0">in, 10, ap_memory, lut_2_2, array</column>
<column name="lut_0_2_address0">out, 10, ap_memory, lut_0_2, array</column>
<column name="lut_0_2_ce0">out, 1, ap_memory, lut_0_2, array</column>
<column name="lut_0_2_q0">in, 10, ap_memory, lut_0_2, array</column>
<column name="lut_1_3_address0">out, 10, ap_memory, lut_1_3, array</column>
<column name="lut_1_3_ce0">out, 1, ap_memory, lut_1_3, array</column>
<column name="lut_1_3_q0">in, 10, ap_memory, lut_1_3, array</column>
<column name="lut_2_3_address0">out, 10, ap_memory, lut_2_3, array</column>
<column name="lut_2_3_ce0">out, 1, ap_memory, lut_2_3, array</column>
<column name="lut_2_3_q0">in, 10, ap_memory, lut_2_3, array</column>
<column name="lut_0_3_address0">out, 10, ap_memory, lut_0_3, array</column>
<column name="lut_0_3_ce0">out, 1, ap_memory, lut_0_3, array</column>
<column name="lut_0_3_q0">in, 10, ap_memory, lut_0_3, array</column>
</table>
</item>
</section>
</profile>
