Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 11 12:41:06 2024
| Host         : HI-PC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           20 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                            |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | midi_input_inst/bit_index[3]_i_1_n_0       | reset_IBUF                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | synth_inst/adsr_inst/mult_temp[14]_i_2_n_0 | synth_inst/wav_sel_inst/wav_out_reg[7]_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | midi_input_inst/status_byte_0              | reset_IBUF                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | synth_inst/adsr_inst/envelope_level_1      | reset_IBUF                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | midi_input_inst/bit_counter[15]_i_1_n_0    | reset_IBUF                               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | synth_inst/adsr_inst/time_counter_0        | reset_IBUF                               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG |                                            | reset_IBUF                               |               17 |             60 |         3.53 |
+----------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+


