A generically sized Content Addressable Memory or CAM written in SystemVerilog based on UMich EECS470 lab 6.

The Purpose of a cam is to have the proprerties such that when queried with a value it will search thorugh all of its contents in parallel, returning the idex at which that data exit (assuming it does)

