<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>feedforward</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>109680</Best-caseLatency>
            <Average-caseLatency>109680</Average-caseLatency>
            <Worst-caseLatency>109680</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.097 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.097 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.097 ms</Worst-caseRealTimeLatency>
            <Interval-min>109681</Interval-min>
            <Interval-max>109681</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>bnn.cpp:75</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <FF>2256</FF>
            <LUT>12524</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>feedforward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>feedforward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>feedforward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TDATA</name>
            <Object>input_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TVALID</name>
            <Object>input_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TREADY</name>
            <Object>input_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TDEST</name>
            <Object>input_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TKEEP</name>
            <Object>input_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TSTRB</name>
            <Object>input_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TUSER</name>
            <Object>input_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TLAST</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TID</name>
            <Object>input_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TDATA</name>
            <Object>output_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TVALID</name>
            <Object>output_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TREADY</name>
            <Object>output_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TDEST</name>
            <Object>output_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TKEEP</name>
            <Object>output_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TSTRB</name>
            <Object>output_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TUSER</name>
            <Object>output_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TLAST</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TID</name>
            <Object>output_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>feedforward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_101_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4012</ID>
                    <BindInstances>icmp_ln101_fu_11842_p2 add_ln101_fu_11848_p2 x_fu_11869_p2 icmp_ln41_fu_11875_p2 select_ln105_fu_11881_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_xnor_1_fu_4814</InstName>
                    <ModuleName>matmul_xnor_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4814</ID>
                    <BindInstances>icmp_ln61_fu_7969_p2 add_ln61_fu_7975_p2 icmp_ln63_fu_7989_p2 select_ln61_fu_7995_p3 select_ln61_3_fu_13604_p3 add_ln61_2_fu_8023_p2 select_ln61_4_fu_8029_p3 sparsemux_1569_10_32_1_1_U792 sparsemux_1569_10_9_1_1_U793 icmp_ln21_fu_13596_p2 cnt_2_fu_13622_p2 add_ln63_fu_8003_p2 icmp_ln63_2_fu_8009_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_120_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5604</ID>
                    <BindInstances>add_ln123_fu_124_p2 add_ln123_1_fu_136_p2 add_ln120_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_127_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5610</ID>
                    <BindInstances>icmp_ln127_fu_1994_p2 add_ln127_fu_2000_p2 x_fu_2035_p3 icmp_ln41_fu_2042_p2 select_ln130_fu_2048_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_xnor_2_fu_5744</InstName>
                    <ModuleName>matmul_xnor_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5744</ID>
                    <BindInstances>icmp_ln61_fu_1441_p2 add_ln61_fu_1447_p2 icmp_ln63_fu_1461_p2 select_ln61_fu_1467_p3 select_ln61_1_fu_2421_p3 add_ln61_1_fu_2428_p2 select_ln61_2_fu_2434_p3 sparsemux_257_7_32_1_1_U1714 sparsemux_257_7_9_1_1_U1715 icmp_ln21_fu_2410_p2 cnt_1_fu_2456_p2 add_ln63_fu_1479_p2 icmp_ln63_1_fu_1485_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_146_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5880</ID>
                    <BindInstances>add_ln149_fu_167_p2 add_ln149_1_fu_180_p2 add_ln149_2_fu_193_p2 add_ln149_3_fu_206_p2 add_ln146_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_153_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5888</ID>
                    <BindInstances>icmp_ln153_fu_1078_p2 add_ln153_fu_1084_p2 sparsemux_9_2_32_1_1_U1854 icmp_ln41_fu_1144_p2 select_ln156_fu_1150_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_xnor_fu_5960</InstName>
                    <ModuleName>matmul_xnor</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5960</ID>
                    <BindInstances>icmp_ln61_fu_573_p2 add_ln61_fu_579_p2 icmp_ln21_fu_585_p2 icmp_ln21_1_fu_591_p2 icmp_ln21_2_fu_597_p2 icmp_ln21_3_fu_603_p2 icmp_ln21_4_fu_609_p2 icmp_ln21_5_fu_615_p2 icmp_ln21_6_fu_621_p2 icmp_ln21_7_fu_627_p2 icmp_ln21_8_fu_633_p2 icmp_ln21_9_fu_639_p2 icmp_ln21_10_fu_645_p2 icmp_ln21_11_fu_651_p2 icmp_ln21_12_fu_657_p2 icmp_ln21_13_fu_663_p2 icmp_ln21_14_fu_669_p2 icmp_ln21_15_fu_675_p2 icmp_ln21_16_fu_681_p2 icmp_ln21_17_fu_687_p2 icmp_ln21_18_fu_693_p2 icmp_ln21_19_fu_699_p2 icmp_ln21_20_fu_705_p2 icmp_ln21_21_fu_711_p2 icmp_ln21_22_fu_717_p2 icmp_ln21_23_fu_723_p2 icmp_ln21_24_fu_729_p2 icmp_ln21_25_fu_735_p2 icmp_ln21_26_fu_741_p2 icmp_ln21_27_fu_747_p2 icmp_ln21_28_fu_753_p2 icmp_ln21_29_fu_759_p2 icmp_ln21_30_fu_765_p2 icmp_ln21_31_fu_771_p2 icmp_ln21_32_fu_777_p2 icmp_ln21_33_fu_783_p2 icmp_ln21_34_fu_789_p2 icmp_ln21_35_fu_795_p2 icmp_ln21_36_fu_801_p2 icmp_ln21_37_fu_807_p2 icmp_ln21_38_fu_813_p2 icmp_ln21_39_fu_819_p2 icmp_ln21_40_fu_825_p2 icmp_ln21_41_fu_831_p2 icmp_ln21_42_fu_837_p2 icmp_ln21_43_fu_843_p2 icmp_ln21_44_fu_849_p2 icmp_ln21_45_fu_855_p2 icmp_ln21_46_fu_861_p2 icmp_ln21_47_fu_867_p2 icmp_ln21_48_fu_873_p2 icmp_ln21_49_fu_879_p2 icmp_ln21_50_fu_885_p2 icmp_ln21_51_fu_891_p2 icmp_ln21_52_fu_897_p2 icmp_ln21_53_fu_903_p2 icmp_ln21_54_fu_909_p2 icmp_ln21_55_fu_915_p2 icmp_ln21_56_fu_921_p2 icmp_ln21_57_fu_927_p2 icmp_ln21_58_fu_933_p2 icmp_ln21_59_fu_939_p2 icmp_ln21_60_fu_945_p2 icmp_ln21_61_fu_951_p2 icmp_ln21_62_fu_957_p2 icmp_ln21_63_fu_963_p2 add_ln64_2_fu_1225_p2 add_ln64_3_fu_1235_p2 add_ln64_4_fu_1245_p2 add_ln64_5_fu_1251_p2 add_ln64_6_fu_1261_p2 add_ln64_7_fu_1271_p2 add_ln64_8_fu_1652_p2 add_ln64_9_fu_1277_p2 add_ln64_10_fu_1287_p2 add_ln64_11_fu_1297_p2 add_ln64_12_fu_1303_p2 add_ln64_13_fu_1313_p2 add_ln64_14_fu_1323_p2 add_ln64_15_fu_1668_p2 add_ln64_16_fu_1678_p2 add_ln64_17_fu_1329_p2 add_ln64_18_fu_1339_p2 add_ln64_19_fu_1349_p2 add_ln64_20_fu_1355_p2 add_ln64_21_fu_1365_p2 add_ln64_22_fu_1375_p2 add_ln64_23_fu_1694_p2 add_ln64_24_fu_1381_p2 add_ln64_25_fu_1391_p2 add_ln64_26_fu_1401_p2 add_ln64_27_fu_1407_p2 add_ln64_28_fu_1417_p2 add_ln64_29_fu_1427_p2 add_ln64_30_fu_1710_p2 add_ln64_31_fu_1720_p2 add_ln64_32_fu_1730_p2 add_ln64_33_fu_1433_p2 add_ln64_34_fu_1443_p2 add_ln64_35_fu_1453_p2 add_ln64_36_fu_1459_p2 add_ln64_37_fu_1469_p2 add_ln64_38_fu_1479_p2 add_ln64_39_fu_1746_p2 add_ln64_40_fu_1485_p2 add_ln64_41_fu_1495_p2 add_ln64_42_fu_1505_p2 add_ln64_43_fu_1511_p2 add_ln64_44_fu_1521_p2 add_ln64_45_fu_1531_p2 add_ln64_46_fu_1762_p2 add_ln64_47_fu_1772_p2 add_ln64_48_fu_1537_p2 add_ln64_49_fu_1547_p2 add_ln64_50_fu_1557_p2 add_ln64_51_fu_1563_p2 add_ln64_52_fu_1573_p2 add_ln64_53_fu_1583_p2 add_ln64_54_fu_1788_p2 add_ln64_55_fu_1589_p2 add_ln64_56_fu_1599_p2 add_ln64_57_fu_1609_p2 add_ln64_58_fu_1615_p2 add_ln64_59_fu_1625_p2 add_ln64_60_fu_1635_p2 add_ln64_61_fu_1804_p2 add_ln64_62_fu_1814_p2 add_ln64_63_fu_1824_p2 add_ln64_fu_1834_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_171_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6029</ID>
                    <BindInstances>icmp_ln171_fu_59_p2 add_ln171_fu_65_p2 add_ln174_fu_87_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034</InstName>
                    <ModuleName>feedforward_Pipeline_VITIS_LOOP_180_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6034</ID>
                    <BindInstances>icmp_ln180_fu_131_p2 add_ln180_fu_137_p2 icmp_ln184_fu_179_p2 add_ln184_fu_185_p2 select_ln184_fu_191_p3 temp_data_fu_199_p3 temp_last_fu_148_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer1_activations_U layer1_activations_1_U layer2_activations_U layer2_activations_1_U layer2_activations_2_U layer2_activations_3_U layer3_activations_U control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_101_1</Name>
            <Loops>
                <VITIS_LOOP_101_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.309</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>786</Best-caseLatency>
                    <Average-caseLatency>786</Average-caseLatency>
                    <Worst-caseLatency>786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_101_1>
                        <Name>VITIS_LOOP_101_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>784</Latency>
                        <AbsoluteTimeLatency>7.840 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_101_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_101_1>
                            <Name>VITIS_LOOP_101_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:101</SourceLocation>
                        </VITIS_LOOP_101_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>807</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_11842_p2" SOURCE="bnn.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_11848_p2" SOURCE="bnn.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_11869_p2" SOURCE="bnn.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln41_fu_11875_p2" SOURCE="bnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_11881_p3" SOURCE="bnn.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_xnor_1</Name>
            <Loops>
                <VITIS_LOOP_61_1_VITIS_LOOP_63_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.891</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100357</Best-caseLatency>
                    <Average-caseLatency>100357</Average-caseLatency>
                    <Worst-caseLatency>100357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.004 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.004 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.004 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100353</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                        <Name>VITIS_LOOP_61_1_VITIS_LOOP_63_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100355</Latency>
                        <AbsoluteTimeLatency>1.004 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                            <Name>VITIS_LOOP_61_1_VITIS_LOOP_63_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:61</SourceLocation>
                        </VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>259</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_7969_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_7975_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_7989_p2" SOURCE="bnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_7995_p3" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_3_fu_13604_p3" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_8023_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_4_fu_8029_p3" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_1569_10_32_1_1_U792" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="a" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_1569_10_9_1_1_U793" SOURCE="bnn.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_13596_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_2_fu_13622_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_8003_p2" SOURCE="bnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_2_fu_8009_p2" SOURCE="bnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_120_2</Name>
            <Loops>
                <VITIS_LOOP_120_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_2>
                        <Name>VITIS_LOOP_120_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:120</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_120_2>
                            <Name>VITIS_LOOP_120_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:120</SourceLocation>
                        </VITIS_LOOP_120_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_124_p2" SOURCE="bnn.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_136_p2" SOURCE="bnn.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_108_p2" SOURCE="bnn.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_127_3</Name>
            <Loops>
                <VITIS_LOOP_127_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.191</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_3>
                        <Name>VITIS_LOOP_127_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:127</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_127_3>
                            <Name>VITIS_LOOP_127_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:127</SourceLocation>
                        </VITIS_LOOP_127_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>147</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_127_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln127_fu_1994_p2" SOURCE="bnn.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_2000_p2" SOURCE="bnn.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_127_3" OPTYPE="select" PRAGMA="" RTLNAME="x_fu_2035_p3" SOURCE="bnn.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_127_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln41_fu_2042_p2" SOURCE="bnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_127_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln130_fu_2048_p3" SOURCE="bnn.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_xnor_2</Name>
            <Loops>
                <VITIS_LOOP_61_1_VITIS_LOOP_63_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.993</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8197</Best-caseLatency>
                    <Average-caseLatency>8197</Average-caseLatency>
                    <Worst-caseLatency>8197</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                        <Name>VITIS_LOOP_61_1_VITIS_LOOP_63_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8195</Latency>
                        <AbsoluteTimeLatency>81.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                            <Name>VITIS_LOOP_61_1_VITIS_LOOP_63_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:61</SourceLocation>
                        </VITIS_LOOP_61_1_VITIS_LOOP_63_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>231</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1662</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_1441_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1447_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_1461_p2" SOURCE="bnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_1467_p3" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_2421_p3" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_2428_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_2_fu_2434_p3" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_257_7_32_1_1_U1714" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="a" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_257_7_9_1_1_U1715" SOURCE="bnn.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_2410_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_1_fu_2456_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1479_p2" SOURCE="bnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1_VITIS_LOOP_63_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_1_fu_1485_p2" SOURCE="bnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_146_4</Name>
            <Loops>
                <VITIS_LOOP_146_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_4>
                        <Name>VITIS_LOOP_146_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_4>
                            <Name>VITIS_LOOP_146_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:146</SourceLocation>
                        </VITIS_LOOP_146_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_167_p2" SOURCE="bnn.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_180_p2" SOURCE="bnn.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_193_p2" SOURCE="bnn.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_3_fu_206_p2" SOURCE="bnn.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_150_p2" SOURCE="bnn.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_153_5</Name>
            <Loops>
                <VITIS_LOOP_153_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_5>
                        <Name>VITIS_LOOP_153_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_5>
                            <Name>VITIS_LOOP_153_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:153</SourceLocation>
                        </VITIS_LOOP_153_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_153_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln153_fu_1078_p2" SOURCE="bnn.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_1084_p2" SOURCE="bnn.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_153_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U1854" SOURCE="bnn.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_153_5" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln41_fu_1144_p2" SOURCE="bnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_153_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_fu_1150_p3" SOURCE="bnn.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_xnor</Name>
            <Loops>
                <VITIS_LOOP_61_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.990</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1>
                        <Name>VITIS_LOOP_61_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_61_1>
                            <Name>VITIS_LOOP_61_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:61</SourceLocation>
                        </VITIS_LOOP_61_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3254</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_573_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_579_p2" SOURCE="bnn.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_585_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_1_fu_591_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_2_fu_597_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_3_fu_603_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_4_fu_609_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_5_fu_615_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_6_fu_621_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_7_fu_627_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_8_fu_633_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_9_fu_639_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_10_fu_645_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_11_fu_651_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_12_fu_657_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_13_fu_663_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_14_fu_669_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_15_fu_675_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_16_fu_681_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_17_fu_687_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_18_fu_693_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_19_fu_699_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_20_fu_705_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_21_fu_711_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_22_fu_717_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_23_fu_723_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_24_fu_729_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_25_fu_735_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_26_fu_741_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_27_fu_747_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_28_fu_753_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_29_fu_759_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_30_fu_765_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_31_fu_771_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_32_fu_777_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_33_fu_783_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_34_fu_789_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_35_fu_795_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_36_fu_801_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_37_fu_807_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_38_fu_813_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_39_fu_819_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_40_fu_825_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_41_fu_831_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_42_fu_837_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_43_fu_843_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_44_fu_849_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_45_fu_855_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_46_fu_861_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_47_fu_867_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_48_fu_873_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_49_fu_879_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_50_fu_885_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_51_fu_891_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_52_fu_897_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_53_fu_903_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_54_fu_909_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_55_fu_915_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_56_fu_921_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_57_fu_927_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_58_fu_933_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_59_fu_939_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_60_fu_945_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_61_fu_951_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_62_fu_957_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_63_fu_963_p2" SOURCE="bnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_1225_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_1235_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_4_fu_1245_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_5_fu_1251_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_1261_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_1271_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_1652_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_1277_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_1287_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_1297_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_1303_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_13_fu_1313_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_14_fu_1323_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_1668_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_1678_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_1329_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_1339_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_1349_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_1355_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_21_fu_1365_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_1375_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_23_fu_1694_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_24_fu_1381_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_25_fu_1391_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_26_fu_1401_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_27_fu_1407_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_28_fu_1417_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_29_fu_1427_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_30_fu_1710_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_31_fu_1720_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_32_fu_1730_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_33_fu_1433_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_34_fu_1443_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_35_fu_1453_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_36_fu_1459_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_37_fu_1469_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_38_fu_1479_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_39_fu_1746_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_40_fu_1485_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_41_fu_1495_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_42_fu_1505_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_43_fu_1511_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_44_fu_1521_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_45_fu_1531_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_46_fu_1762_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_47_fu_1772_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_48_fu_1537_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_49_fu_1547_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_50_fu_1557_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_51_fu_1563_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_52_fu_1573_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_53_fu_1583_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_54_fu_1788_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_55_fu_1589_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_56_fu_1599_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_57_fu_1609_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_58_fu_1615_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_59_fu_1625_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_60_fu_1635_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_61_fu_1804_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_62_fu_1814_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_63_fu_1824_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_1834_p2" SOURCE="bnn.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_171_6</Name>
            <Loops>
                <VITIS_LOOP_171_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_6>
                        <Name>VITIS_LOOP_171_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:171</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_171_6>
                            <Name>VITIS_LOOP_171_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:171</SourceLocation>
                        </VITIS_LOOP_171_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_171_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln171_fu_59_p2" SOURCE="bnn.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_65_p2" SOURCE="bnn.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_87_p2" SOURCE="bnn.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_Pipeline_VITIS_LOOP_180_7</Name>
            <Loops>
                <VITIS_LOOP_180_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.620</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_7>
                        <Name>VITIS_LOOP_180_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:180</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_180_7>
                            <Name>VITIS_LOOP_180_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:180</SourceLocation>
                        </VITIS_LOOP_180_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln180_fu_131_p2" SOURCE="bnn.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_137_p2" SOURCE="bnn.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_fu_179_p2" SOURCE="bnn.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_185_p2" SOURCE="bnn.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln184_fu_191_p3" SOURCE="bnn.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="select" PRAGMA="" RTLNAME="temp_data_fu_199_p3" SOURCE="bnn.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_data" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_180_7" OPTYPE="seteq" PRAGMA="" RTLNAME="temp_last_fu_148_p2" SOURCE="bnn.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_last" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>109680</Best-caseLatency>
                    <Average-caseLatency>109680</Average-caseLatency>
                    <Worst-caseLatency>109680</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.097 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.097 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.097 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>109681</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:75</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>2256</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>12524</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_U" SOURCE="bnn.cpp:92" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_1_U" SOURCE="bnn.cpp:92" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_U" SOURCE="bnn.cpp:93" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_1_U" SOURCE="bnn.cpp:93" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_2_U" SOURCE="bnn.cpp:93" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_3_U" SOURCE="bnn.cpp:93" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer3_activations_U" SOURCE="bnn.cpp:94" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer3_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 8, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="input_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 8, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:input_stream:output_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="input_stream_">
            <ports>
                <port>input_stream_TDATA</port>
                <port>input_stream_TDEST</port>
                <port>input_stream_TID</port>
                <port>input_stream_TKEEP</port>
                <port>input_stream_TLAST</port>
                <port>input_stream_TREADY</port>
                <port>input_stream_TSTRB</port>
                <port>input_stream_TUSER</port>
                <port>input_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_stream" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="output_stream_">
            <ports>
                <port>output_stream_TDATA</port>
                <port>output_stream_TDEST</port>
                <port>output_stream_TID</port>
                <port>output_stream_TKEEP</port>
                <port>output_stream_TLAST</port>
                <port>output_stream_TREADY</port>
                <port>output_stream_TSTRB</port>
                <port>output_stream_TUSER</port>
                <port>output_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="input_stream">in, both, 32, 8, 5, 4, 1, 1, 4, 2, 1</column>
                    <column name="output_stream">out, both, 32, 8, 5, 4, 1, 1, 4, 2, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_stream">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 8 '8' false&gt; 0&gt;&amp;</column>
                    <column name="output_stream">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 8 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input_stream">input_stream, interface</column>
                    <column name="output_stream">output_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="bnn.cpp:79" status="valid" parentFunction="feedforward" variable="input_stream" isDirective="0" options="axis port=input_stream"/>
        <Pragma type="interface" location="bnn.cpp:80" status="valid" parentFunction="feedforward" variable="output_stream" isDirective="0" options="axis port=output_stream"/>
        <Pragma type="interface" location="bnn.cpp:81" status="valid" parentFunction="feedforward" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="bnn.cpp:83" status="valid" parentFunction="feedforward" variable="W1" isDirective="0" options="variable=W1 complete dim=2"/>
        <Pragma type="array_partition" location="bnn.cpp:84" status="valid" parentFunction="feedforward" variable="W2" isDirective="0" options="variable=W2 complete dim=2"/>
        <Pragma type="array_partition" location="bnn.cpp:85" status="valid" parentFunction="feedforward" variable="W3" isDirective="0" options="variable=W3 complete dim=2"/>
        <Pragma type="array_partition" location="bnn.cpp:88" status="valid" parentFunction="feedforward" variable="X0_input" isDirective="0" options="variable=X0_input complete dim=1"/>
        <Pragma type="array_partition" location="bnn.cpp:97" status="valid" parentFunction="feedforward" variable="layer1_quant" isDirective="0" options="variable=layer1_quant complete dim=1"/>
        <Pragma type="array_partition" location="bnn.cpp:98" status="valid" parentFunction="feedforward" variable="layer2_quant" isDirective="0" options="variable=layer2_quant complete dim=1"/>
        <Pragma type="pipeline" location="bnn.cpp:103" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="bnn.cpp:122" status="valid" parentFunction="feedforward" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="bnn.cpp:129" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="bnn.cpp:148" status="valid" parentFunction="feedforward" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="bnn.cpp:155" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="bnn.cpp:173" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="bnn.cpp:182" status="valid" parentFunction="feedforward" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

