
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000336    0.358103 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015279    0.132419    0.476455    0.834558 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.132421    0.000297    0.834855 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004831    0.174551    0.134681    0.969536 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.174551    0.000052    0.969588 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003550    0.106713    0.087010    1.056598 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.106713    0.000036    1.056634 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.056634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000336    0.358103 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458103   clock uncertainty
                                  0.000000    0.458103   clock reconvergence pessimism
                                  0.086148    0.544251   library hold time
                                              0.544251   data required time
---------------------------------------------------------------------------------------------
                                              0.544251   data required time
                                             -1.056634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512383   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060670    0.000426    0.356980 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019359    0.155708    0.494088    0.851068 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.155708    0.000521    0.851589 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007134    0.190698    0.151968    1.003557 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.190698    0.000155    1.003712 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003808    0.147221    0.117818    1.121531 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.147221    0.000040    1.121570 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.121570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060670    0.000426    0.356980 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456980   clock uncertainty
                                  0.000000    0.456980   clock reconvergence pessimism
                                  0.078560    0.535540   library hold time
                                              0.535540   data required time
---------------------------------------------------------------------------------------------
                                              0.535540   data required time
                                             -1.121570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586030   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062155    0.000157    0.357923 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025168    0.190318    0.518231    0.876155 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.190318    0.000164    0.876319 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007181    0.200936    0.200163    1.076482 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.200936    0.000158    1.076640 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005181    0.126003    0.102083    1.178723 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.126003    0.000108    1.178831 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.178831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062155    0.000157    0.357923 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457924   clock uncertainty
                                  0.000000    0.457924   clock reconvergence pessimism
                                  0.082653    0.540576   library hold time
                                              0.540576   data required time
---------------------------------------------------------------------------------------------
                                              0.540576   data required time
                                             -1.178831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638255   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000345    0.358112 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.035325    0.412611    0.728833    1.086945 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.412612    0.000466    1.087411 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007759    0.174067    0.114285    1.201696 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.174067    0.000193    1.201889 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.201889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000345    0.358112 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458111   clock uncertainty
                                  0.000000    0.458111   clock reconvergence pessimism
                                  0.073944    0.532055   library hold time
                                              0.532055   data required time
---------------------------------------------------------------------------------------------
                                              0.532055   data required time
                                             -1.201889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669833   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060669    0.000386    0.356940 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019859    0.158620    0.496041    0.852981 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.158620    0.000375    0.853356 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003210    0.091832    0.242203    1.095559 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.091832    0.000031    1.095590 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003410    0.074647    0.215837    1.311427 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.074647    0.000033    1.311460 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.311460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060669    0.000386    0.356940 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456940   clock uncertainty
                                  0.000000    0.456940   clock reconvergence pessimism
                                  0.092376    0.549316   library hold time
                                              0.549316   data required time
---------------------------------------------------------------------------------------------
                                              0.549316   data required time
                                             -1.311460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762144   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000419    0.358186 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004590    0.106702    0.532083    0.890269 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.106702    0.000045    0.890314 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.009187    0.134089    0.115189    1.005503 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.134089    0.000250    1.005753 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015200    0.274434    0.202903    1.208656 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.274434    0.000136    1.208792 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004023    0.112869    0.074061    1.282853 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.112869    0.000045    1.282898 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004235    0.071885    0.176103    1.459000 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.071885    0.000048    1.459049 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.459049   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060669    0.000171    0.356725 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456725   clock uncertainty
                                  0.000000    0.456725   clock reconvergence pessimism
                                  0.092959    0.549684   library hold time
                                              0.549684   data required time
---------------------------------------------------------------------------------------------
                                              0.549684   data required time
                                             -1.459049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909365   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373923    0.005118    4.482421 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.081717    0.242206    0.337369    4.819790 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.242280    0.002281    4.822072 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.822072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000445    0.358212 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458212   clock uncertainty
                                  0.000000    0.458212   clock reconvergence pessimism
                                  0.224652    0.682864   library removal time
                                              0.682864   data required time
---------------------------------------------------------------------------------------------
                                              0.682864   data required time
                                             -4.822072   data arrival time
---------------------------------------------------------------------------------------------
                                              4.139208   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373840    0.004033    4.481336 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094003    0.272368    0.352472    4.833808 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.272594    0.004331    4.838139 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.838139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000345    0.358112 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458111   clock uncertainty
                                  0.000000    0.458111   clock reconvergence pessimism
                                  0.226236    0.684348   library removal time
                                              0.684348   data required time
---------------------------------------------------------------------------------------------
                                              0.684348   data required time
                                             -4.838139   data arrival time
---------------------------------------------------------------------------------------------
                                              4.153790   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373840    0.004033    4.481336 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094003    0.272368    0.352472    4.833808 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.272638    0.004809    4.838616 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.838616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062155    0.000157    0.357923 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457924   clock uncertainty
                                  0.000000    0.457924   clock reconvergence pessimism
                                  0.226239    0.684162   library removal time
                                              0.684162   data required time
---------------------------------------------------------------------------------------------
                                              0.684162   data required time
                                             -4.838616   data arrival time
---------------------------------------------------------------------------------------------
                                              4.154454   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373840    0.004033    4.481336 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094003    0.272368    0.352472    4.833808 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.272681    0.005244    4.839052 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.839052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000419    0.358186 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458186   clock uncertainty
                                  0.000000    0.458186   clock reconvergence pessimism
                                  0.226241    0.684427   library removal time
                                              0.684427   data required time
---------------------------------------------------------------------------------------------
                                              0.684427   data required time
                                             -4.839052   data arrival time
---------------------------------------------------------------------------------------------
                                              4.154625   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373840    0.004033    4.481336 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094003    0.272368    0.352472    4.833808 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.272684    0.005274    4.839082 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.839082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000443    0.358210 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458210   clock uncertainty
                                  0.000000    0.458210   clock reconvergence pessimism
                                  0.226241    0.684451   library removal time
                                              0.684451   data required time
---------------------------------------------------------------------------------------------
                                              0.684451   data required time
                                             -4.839082   data arrival time
---------------------------------------------------------------------------------------------
                                              4.154631   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373840    0.004033    4.481336 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094003    0.272368    0.352472    4.833808 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.272674    0.005171    4.838979 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.838979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072346    0.000762    0.208098 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029425    0.062155    0.149669    0.357767 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.062156    0.000336    0.358103 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.458103   clock uncertainty
                                  0.000000    0.458103   clock reconvergence pessimism
                                  0.226241    0.684343   library removal time
                                              0.684343   data required time
---------------------------------------------------------------------------------------------
                                              0.684343   data required time
                                             -4.838979   data arrival time
---------------------------------------------------------------------------------------------
                                              4.154636   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373701    0.000318    4.477621 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041361    0.472067    0.392170    4.869791 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.472083    0.001553    4.871344 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088333    0.259335    0.360664    5.232008 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.259480    0.003474    5.235482 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.235482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060669    0.000386    0.356940 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456940   clock uncertainty
                                  0.000000    0.456940   clock reconvergence pessimism
                                  0.225386    0.682326   library removal time
                                              0.682326   data required time
---------------------------------------------------------------------------------------------
                                              0.682326   data required time
                                             -5.235482   data arrival time
---------------------------------------------------------------------------------------------
                                              4.553156   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373701    0.000318    4.477621 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041361    0.472067    0.392170    4.869791 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.472083    0.001553    4.871344 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088333    0.259335    0.360664    5.232008 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.259487    0.003577    5.235584 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.235584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060670    0.000426    0.356980 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456980   clock uncertainty
                                  0.000000    0.456980   clock reconvergence pessimism
                                  0.225386    0.682366   library removal time
                                              0.682366   data required time
---------------------------------------------------------------------------------------------
                                              0.682366   data required time
                                             -5.235584   data arrival time
---------------------------------------------------------------------------------------------
                                              4.553218   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004274    0.076473    0.028773    4.028773 ^ rst_n (in)
                                                         rst_n (net)
                      0.076473    0.000000    4.028773 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006258    0.099266    0.142471    4.171244 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.099266    0.000130    4.171374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066133    0.373701    0.305929    4.477303 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.373701    0.000318    4.477621 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041361    0.472067    0.392170    4.869791 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.472083    0.001553    4.871344 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088333    0.259335    0.360664    5.232008 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.259485    0.003550    5.235558 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.235558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026811    0.093235    0.045853    0.045853 ^ clk (in)
                                                         clk (net)
                      0.093237    0.000000    0.045853 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047623    0.072343    0.161483    0.207336 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072345    0.000698    0.208035 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026816    0.060669    0.148519    0.356554 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.060669    0.000171    0.356725 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456725   clock uncertainty
                                  0.000000    0.456725   clock reconvergence pessimism
                                  0.225386    0.682111   library removal time
                                              0.682111   data required time
---------------------------------------------------------------------------------------------
                                              0.682111   data required time
                                             -5.235558   data arrival time
---------------------------------------------------------------------------------------------
                                              4.553446   slack (MET)



