
01_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d510  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0800d6e0  0800d6e0  0001d6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db78  0800db78  00020378  2**0
                  CONTENTS
  4 .ARM          00000008  0800db78  0800db78  0001db78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db80  0800db80  00020378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db80  0800db80  0001db80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db84  0800db84  0001db84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800db88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000238  0800ddc0  00020238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002d8  0800de60  000202d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000009b4  20000378  0800df00  00020378  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000d2c  0800df00  00020d2c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020378  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000203a8  2**0
                  CONTENTS, READONLY
 15 .debug_info   00021087  00000000  00000000  000203eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004967  00000000  00000000  00041472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001a68  00000000  00000000  00045de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000145c  00000000  00000000  00047848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002cccb  00000000  00000000  00048ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000282af  00000000  00000000  0007596f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010081e  00000000  00000000  0009dc1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  0000835c  00000000  00000000  0019e43c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000063  00000000  00000000  001a6798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000378 	.word	0x20000378
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d6c8 	.word	0x0800d6c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000037c 	.word	0x2000037c
 800020c:	0800d6c8 	.word	0x0800d6c8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9a6 	b.w	800104c <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9e08      	ldr	r6, [sp, #32]
 8000d8a:	460d      	mov	r5, r1
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	460f      	mov	r7, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d14a      	bne.n	8000e2a <__udivmoddi4+0xa6>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4694      	mov	ip, r2
 8000d98:	d965      	bls.n	8000e66 <__udivmoddi4+0xe2>
 8000d9a:	fab2 f382 	clz	r3, r2
 8000d9e:	b143      	cbz	r3, 8000db2 <__udivmoddi4+0x2e>
 8000da0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000da4:	f1c3 0220 	rsb	r2, r3, #32
 8000da8:	409f      	lsls	r7, r3
 8000daa:	fa20 f202 	lsr.w	r2, r0, r2
 8000dae:	4317      	orrs	r7, r2
 8000db0:	409c      	lsls	r4, r3
 8000db2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000db6:	fa1f f58c 	uxth.w	r5, ip
 8000dba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dbe:	0c22      	lsrs	r2, r4, #16
 8000dc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000dc8:	fb01 f005 	mul.w	r0, r1, r5
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x62>
 8000dd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dd8:	f080 811c 	bcs.w	8001014 <__udivmoddi4+0x290>
 8000ddc:	4290      	cmp	r0, r2
 8000dde:	f240 8119 	bls.w	8001014 <__udivmoddi4+0x290>
 8000de2:	3902      	subs	r1, #2
 8000de4:	4462      	add	r2, ip
 8000de6:	1a12      	subs	r2, r2, r0
 8000de8:	b2a4      	uxth	r4, r4
 8000dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000df6:	fb00 f505 	mul.w	r5, r0, r5
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	d90a      	bls.n	8000e14 <__udivmoddi4+0x90>
 8000dfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000e02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e06:	f080 8107 	bcs.w	8001018 <__udivmoddi4+0x294>
 8000e0a:	42a5      	cmp	r5, r4
 8000e0c:	f240 8104 	bls.w	8001018 <__udivmoddi4+0x294>
 8000e10:	4464      	add	r4, ip
 8000e12:	3802      	subs	r0, #2
 8000e14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e18:	1b64      	subs	r4, r4, r5
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	b11e      	cbz	r6, 8000e26 <__udivmoddi4+0xa2>
 8000e1e:	40dc      	lsrs	r4, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	e9c6 4300 	strd	r4, r3, [r6]
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0xbc>
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	f000 80ed 	beq.w	800100e <__udivmoddi4+0x28a>
 8000e34:	2100      	movs	r1, #0
 8000e36:	e9c6 0500 	strd	r0, r5, [r6]
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e40:	fab3 f183 	clz	r1, r3
 8000e44:	2900      	cmp	r1, #0
 8000e46:	d149      	bne.n	8000edc <__udivmoddi4+0x158>
 8000e48:	42ab      	cmp	r3, r5
 8000e4a:	d302      	bcc.n	8000e52 <__udivmoddi4+0xce>
 8000e4c:	4282      	cmp	r2, r0
 8000e4e:	f200 80f8 	bhi.w	8001042 <__udivmoddi4+0x2be>
 8000e52:	1a84      	subs	r4, r0, r2
 8000e54:	eb65 0203 	sbc.w	r2, r5, r3
 8000e58:	2001      	movs	r0, #1
 8000e5a:	4617      	mov	r7, r2
 8000e5c:	2e00      	cmp	r6, #0
 8000e5e:	d0e2      	beq.n	8000e26 <__udivmoddi4+0xa2>
 8000e60:	e9c6 4700 	strd	r4, r7, [r6]
 8000e64:	e7df      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e66:	b902      	cbnz	r2, 8000e6a <__udivmoddi4+0xe6>
 8000e68:	deff      	udf	#255	; 0xff
 8000e6a:	fab2 f382 	clz	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f040 8090 	bne.w	8000f94 <__udivmoddi4+0x210>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e7a:	fa1f fe8c 	uxth.w	lr, ip
 8000e7e:	2101      	movs	r1, #1
 8000e80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e84:	fb07 2015 	mls	r0, r7, r5, r2
 8000e88:	0c22      	lsrs	r2, r4, #16
 8000e8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e8e:	fb0e f005 	mul.w	r0, lr, r5
 8000e92:	4290      	cmp	r0, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x124>
 8000e96:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x122>
 8000ea0:	4290      	cmp	r0, r2
 8000ea2:	f200 80cb 	bhi.w	800103c <__udivmoddi4+0x2b8>
 8000ea6:	4645      	mov	r5, r8
 8000ea8:	1a12      	subs	r2, r2, r0
 8000eaa:	b2a4      	uxth	r4, r4
 8000eac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000eb0:	fb07 2210 	mls	r2, r7, r0, r2
 8000eb4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000eb8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x14e>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ec8:	d202      	bcs.n	8000ed0 <__udivmoddi4+0x14c>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f200 80bb 	bhi.w	8001046 <__udivmoddi4+0x2c2>
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	eba4 040e 	sub.w	r4, r4, lr
 8000ed6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eda:	e79f      	b.n	8000e1c <__udivmoddi4+0x98>
 8000edc:	f1c1 0720 	rsb	r7, r1, #32
 8000ee0:	408b      	lsls	r3, r1
 8000ee2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ee6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eea:	fa05 f401 	lsl.w	r4, r5, r1
 8000eee:	fa20 f307 	lsr.w	r3, r0, r7
 8000ef2:	40fd      	lsrs	r5, r7
 8000ef4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef8:	4323      	orrs	r3, r4
 8000efa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000efe:	fa1f fe8c 	uxth.w	lr, ip
 8000f02:	fb09 5518 	mls	r5, r9, r8, r5
 8000f06:	0c1c      	lsrs	r4, r3, #16
 8000f08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f10:	42a5      	cmp	r5, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	fa00 f001 	lsl.w	r0, r0, r1
 8000f1a:	d90b      	bls.n	8000f34 <__udivmoddi4+0x1b0>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f24:	f080 8088 	bcs.w	8001038 <__udivmoddi4+0x2b4>
 8000f28:	42a5      	cmp	r5, r4
 8000f2a:	f240 8085 	bls.w	8001038 <__udivmoddi4+0x2b4>
 8000f2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f32:	4464      	add	r4, ip
 8000f34:	1b64      	subs	r4, r4, r5
 8000f36:	b29d      	uxth	r5, r3
 8000f38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f48:	45a6      	cmp	lr, r4
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x1da>
 8000f4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f54:	d26c      	bcs.n	8001030 <__udivmoddi4+0x2ac>
 8000f56:	45a6      	cmp	lr, r4
 8000f58:	d96a      	bls.n	8001030 <__udivmoddi4+0x2ac>
 8000f5a:	3b02      	subs	r3, #2
 8000f5c:	4464      	add	r4, ip
 8000f5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f62:	fba3 9502 	umull	r9, r5, r3, r2
 8000f66:	eba4 040e 	sub.w	r4, r4, lr
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	46c8      	mov	r8, r9
 8000f6e:	46ae      	mov	lr, r5
 8000f70:	d356      	bcc.n	8001020 <__udivmoddi4+0x29c>
 8000f72:	d053      	beq.n	800101c <__udivmoddi4+0x298>
 8000f74:	b156      	cbz	r6, 8000f8c <__udivmoddi4+0x208>
 8000f76:	ebb0 0208 	subs.w	r2, r0, r8
 8000f7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f82:	40ca      	lsrs	r2, r1
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	4317      	orrs	r7, r2
 8000f88:	e9c6 7400 	strd	r7, r4, [r6]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	2100      	movs	r1, #0
 8000f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f94:	f1c3 0120 	rsb	r1, r3, #32
 8000f98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000fa0:	fa25 f101 	lsr.w	r1, r5, r1
 8000fa4:	409d      	lsls	r5, r3
 8000fa6:	432a      	orrs	r2, r5
 8000fa8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fac:	fa1f fe8c 	uxth.w	lr, ip
 8000fb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fbe:	fb00 f50e 	mul.w	r5, r0, lr
 8000fc2:	428d      	cmp	r5, r1
 8000fc4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fc8:	d908      	bls.n	8000fdc <__udivmoddi4+0x258>
 8000fca:	eb1c 0101 	adds.w	r1, ip, r1
 8000fce:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fd2:	d22f      	bcs.n	8001034 <__udivmoddi4+0x2b0>
 8000fd4:	428d      	cmp	r5, r1
 8000fd6:	d92d      	bls.n	8001034 <__udivmoddi4+0x2b0>
 8000fd8:	3802      	subs	r0, #2
 8000fda:	4461      	add	r1, ip
 8000fdc:	1b49      	subs	r1, r1, r5
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fe4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fe8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ff0:	4291      	cmp	r1, r2
 8000ff2:	d908      	bls.n	8001006 <__udivmoddi4+0x282>
 8000ff4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ff8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ffc:	d216      	bcs.n	800102c <__udivmoddi4+0x2a8>
 8000ffe:	4291      	cmp	r1, r2
 8001000:	d914      	bls.n	800102c <__udivmoddi4+0x2a8>
 8001002:	3d02      	subs	r5, #2
 8001004:	4462      	add	r2, ip
 8001006:	1a52      	subs	r2, r2, r1
 8001008:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800100c:	e738      	b.n	8000e80 <__udivmoddi4+0xfc>
 800100e:	4631      	mov	r1, r6
 8001010:	4630      	mov	r0, r6
 8001012:	e708      	b.n	8000e26 <__udivmoddi4+0xa2>
 8001014:	4639      	mov	r1, r7
 8001016:	e6e6      	b.n	8000de6 <__udivmoddi4+0x62>
 8001018:	4610      	mov	r0, r2
 800101a:	e6fb      	b.n	8000e14 <__udivmoddi4+0x90>
 800101c:	4548      	cmp	r0, r9
 800101e:	d2a9      	bcs.n	8000f74 <__udivmoddi4+0x1f0>
 8001020:	ebb9 0802 	subs.w	r8, r9, r2
 8001024:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001028:	3b01      	subs	r3, #1
 800102a:	e7a3      	b.n	8000f74 <__udivmoddi4+0x1f0>
 800102c:	4645      	mov	r5, r8
 800102e:	e7ea      	b.n	8001006 <__udivmoddi4+0x282>
 8001030:	462b      	mov	r3, r5
 8001032:	e794      	b.n	8000f5e <__udivmoddi4+0x1da>
 8001034:	4640      	mov	r0, r8
 8001036:	e7d1      	b.n	8000fdc <__udivmoddi4+0x258>
 8001038:	46d0      	mov	r8, sl
 800103a:	e77b      	b.n	8000f34 <__udivmoddi4+0x1b0>
 800103c:	3d02      	subs	r5, #2
 800103e:	4462      	add	r2, ip
 8001040:	e732      	b.n	8000ea8 <__udivmoddi4+0x124>
 8001042:	4608      	mov	r0, r1
 8001044:	e70a      	b.n	8000e5c <__udivmoddi4+0xd8>
 8001046:	4464      	add	r4, ip
 8001048:	3802      	subs	r0, #2
 800104a:	e742      	b.n	8000ed2 <__udivmoddi4+0x14e>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <AS5600_Init>:
 *      Author: Kurus
 */

#include "AS5600.h"

void AS5600_Init(struct AS5600* device){
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    device->ADDRESS = _AS5600_ADDRESS;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2236      	movs	r2, #54	; 0x36
 800105c:	701a      	strb	r2, [r3, #0]
    device->ZMCO = 0;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	705a      	strb	r2, [r3, #1]
    device->ZPOS1 = 0;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	709a      	strb	r2, [r3, #2]
    device->ZPOS2 = 0;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	70da      	strb	r2, [r3, #3]
    device->MPOS1 = 0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	711a      	strb	r2, [r3, #4]
    device->MPOS2 = 0;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	715a      	strb	r2, [r3, #5]
    device->MANG1 = 0;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	719a      	strb	r2, [r3, #6]
    device->MANG2 = 0;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	71da      	strb	r2, [r3, #7]
    device->CONF1 = 0;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	721a      	strb	r2, [r3, #8]
    device->CONF2 = 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	725a      	strb	r2, [r3, #9]
    device->RAW_ANGLE1 = 0;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	729a      	strb	r2, [r3, #10]
    device->RAW_ANGLE2 = 0;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	72da      	strb	r2, [r3, #11]
    device->ANGLE1 = _ANGLE;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	220e      	movs	r2, #14
 80010a4:	731a      	strb	r2, [r3, #12]
    device->ANGLE2 = 0;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	735a      	strb	r2, [r3, #13]
    device->STATUS = _STATUS;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	220b      	movs	r2, #11
 80010b0:	739a      	strb	r2, [r3, #14]
    device->AGC = 0;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2200      	movs	r2, #0
 80010b6:	73da      	strb	r2, [r3, #15]
    device->MAGNITUDE1 = 0;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	741a      	strb	r2, [r3, #16]
    device->MAGNITUDE2 = 0;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	745a      	strb	r2, [r3, #17]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <AS5600_Angle>:
float AS5600_Angle(struct AS5600* device)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af04      	add	r7, sp, #16
 80010d6:	6078      	str	r0, [r7, #4]
    uint16_t angle;
    HAL_I2C_Mem_Read(&hi2c1, device->ADDRESS << 1, device->ANGLE1, 1, (uint8_t*)&angle, 2, HAL_MAX_DELAY);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	b29b      	uxth	r3, r3
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	b299      	uxth	r1, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7b1b      	ldrb	r3, [r3, #12]
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	9302      	str	r3, [sp, #8]
 80010ee:	2302      	movs	r3, #2
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	f107 030a 	add.w	r3, r7, #10
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	4815      	ldr	r0, [pc, #84]	; (8001150 <AS5600_Angle+0x80>)
 80010fc:	f002 f962 	bl	80033c4 <HAL_I2C_Mem_Read>
    angle = (angle >> 8) | (angle << 8); // zamiana bitow LH
 8001100:	897b      	ldrh	r3, [r7, #10]
 8001102:	0a1b      	lsrs	r3, r3, #8
 8001104:	b29b      	uxth	r3, r3
 8001106:	b21a      	sxth	r2, r3
 8001108:	897b      	ldrh	r3, [r7, #10]
 800110a:	021b      	lsls	r3, r3, #8
 800110c:	b21b      	sxth	r3, r3
 800110e:	4313      	orrs	r3, r2
 8001110:	b21b      	sxth	r3, r3
 8001112:	b29b      	uxth	r3, r3
 8001114:	817b      	strh	r3, [r7, #10]
    float angle_float = angle / 11.38;
 8001116:	897b      	ldrh	r3, [r7, #10]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa33 	bl	8000584 <__aeabi_i2d>
 800111e:	a30a      	add	r3, pc, #40	; (adr r3, 8001148 <AS5600_Angle+0x78>)
 8001120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001124:	f7ff fbc2 	bl	80008ac <__aeabi_ddiv>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	4610      	mov	r0, r2
 800112e:	4619      	mov	r1, r3
 8001130:	f7ff fd8a 	bl	8000c48 <__aeabi_d2f>
 8001134:	4603      	mov	r3, r0
 8001136:	60fb      	str	r3, [r7, #12]
    return angle_float;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	ee07 3a90 	vmov	s15, r3
}
 800113e:	eeb0 0a67 	vmov.f32	s0, s15
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	5c28f5c3 	.word	0x5c28f5c3
 800114c:	4026c28f 	.word	0x4026c28f
 8001150:	20000484 	.word	0x20000484

08001154 <HAL_TIM_PeriodElapsedCallback>:

extern struct AS5600 device;
extern _BUFFER_UARThandle hbfr;

// Initialize constant strings
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	; 0x30
 8001158:	af02      	add	r7, sp, #8
 800115a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a1b      	ldr	r2, [pc, #108]	; (80011d0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d12f      	bne.n	80011c6 <HAL_TIM_PeriodElapsedCallback+0x72>
	  float zmienna = AS5600_Angle(&device);
 8001166:	481b      	ldr	r0, [pc, #108]	; (80011d4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001168:	f7ff ffb2 	bl	80010d0 <AS5600_Angle>
 800116c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	  if(hbfr.state == _DEBUG){
 8001170:	4b19      	ldr	r3, [pc, #100]	; (80011d8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001172:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8001176:	2b00      	cmp	r3, #0
 8001178:	d125      	bne.n	80011c6 <HAL_TIM_PeriodElapsedCallback+0x72>
		  char buffer[20];  // Adjust the size as needed
		  int len = snprintf(buffer, sizeof(buffer), "%f", zmienna);
 800117a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800117c:	f7ff fa14 	bl	80005a8 <__aeabi_f2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	f107 000c 	add.w	r0, r7, #12
 8001188:	e9cd 2300 	strd	r2, r3, [sp]
 800118c:	4a13      	ldr	r2, [pc, #76]	; (80011dc <HAL_TIM_PeriodElapsedCallback+0x88>)
 800118e:	2114      	movs	r1, #20
 8001190:	f008 fdc6 	bl	8009d20 <sniprintf>
 8001194:	6238      	str	r0, [r7, #32]
		  buffer[len++] = '\r';
 8001196:	6a3b      	ldr	r3, [r7, #32]
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	623a      	str	r2, [r7, #32]
 800119c:	3328      	adds	r3, #40	; 0x28
 800119e:	443b      	add	r3, r7
 80011a0:	220d      	movs	r2, #13
 80011a2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		  buffer[len++] = '\n';
 80011a6:	6a3b      	ldr	r3, [r7, #32]
 80011a8:	1c5a      	adds	r2, r3, #1
 80011aa:	623a      	str	r2, [r7, #32]
 80011ac:	3328      	adds	r3, #40	; 0x28
 80011ae:	443b      	add	r3, r7
 80011b0:	220a      	movs	r2, #10
 80011b2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		  HAL_UART_Transmit(&huart3, (uint8_t *)buffer, len, 100);
 80011b6:	6a3b      	ldr	r3, [r7, #32]
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	f107 010c 	add.w	r1, r7, #12
 80011be:	2364      	movs	r3, #100	; 0x64
 80011c0:	4807      	ldr	r0, [pc, #28]	; (80011e0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80011c2:	f006 f82d 	bl	8007220 <HAL_UART_Transmit>
	  }
	}
}
 80011c6:	bf00      	nop
 80011c8:	3728      	adds	r7, #40	; 0x28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40000400 	.word	0x40000400
 80011d4:	200004d8 	.word	0x200004d8
 80011d8:	20000000 	.word	0x20000000
 80011dc:	0800d6f8 	.word	0x0800d6f8
 80011e0:	20000638 	.word	0x20000638

080011e4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	if (huart == &huart3)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a2d      	ldr	r2, [pc, #180]	; (80012a4 <HAL_UART_RxCpltCallback+0xc0>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d153      	bne.n	800129c <HAL_UART_RxCpltCallback+0xb8>
	  {
	    if (hbfr.rxBuffer[hbfr.rxIndex] == '\n' || hbfr.rxBuffer[hbfr.rxIndex] == '\r')
 80011f4:	4b2c      	ldr	r3, [pc, #176]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 80011f6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80011fa:	461a      	mov	r2, r3
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 80011fe:	4413      	add	r3, r2
 8001200:	7b1b      	ldrb	r3, [r3, #12]
 8001202:	2b0a      	cmp	r3, #10
 8001204:	d008      	beq.n	8001218 <HAL_UART_RxCpltCallback+0x34>
 8001206:	4b28      	ldr	r3, [pc, #160]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001208:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800120c:	461a      	mov	r2, r3
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001210:	4413      	add	r3, r2
 8001212:	7b1b      	ldrb	r3, [r3, #12]
 8001214:	2b0d      	cmp	r3, #13
 8001216:	d119      	bne.n	800124c <HAL_UART_RxCpltCallback+0x68>
	    {
	      // End of command received
	      hbfr.rxBuffer[hbfr.rxIndex] = '\0'; // Null-terminate the string
 8001218:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 800121a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800121e:	461a      	mov	r2, r3
 8001220:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001222:	4413      	add	r3, r2
 8001224:	2200      	movs	r2, #0
 8001226:	731a      	strb	r2, [r3, #12]
	      hbfr.state = processCommand(hbfr.rxBuffer);
 8001228:	4820      	ldr	r0, [pc, #128]	; (80012ac <HAL_UART_RxCpltCallback+0xc8>)
 800122a:	f000 f865 	bl	80012f8 <processCommand>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	4b1d      	ldr	r3, [pc, #116]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001234:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e

	      // Reset buffer index for the next command
	      hbfr.rxIndex = 0;
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	      // Restart UART reception
	      HAL_UART_Receive_IT(&huart3, (uint8_t *)hbfr.rxBuffer, 1);
 8001240:	2201      	movs	r2, #1
 8001242:	491a      	ldr	r1, [pc, #104]	; (80012ac <HAL_UART_RxCpltCallback+0xc8>)
 8001244:	4817      	ldr	r0, [pc, #92]	; (80012a4 <HAL_UART_RxCpltCallback+0xc0>)
 8001246:	f006 f86e 	bl	8007326 <HAL_UART_Receive_IT>
	        hbfr.rxIndex = 0;
	        HAL_UART_Receive_IT(&huart3, (uint8_t *)hbfr.rxBuffer, 1);
	      }
	    }
	  }
}
 800124a:	e027      	b.n	800129c <HAL_UART_RxCpltCallback+0xb8>
	    	hbfr.rxIndex++;
 800124c:	4b16      	ldr	r3, [pc, #88]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 800124e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001252:	3301      	adds	r3, #1
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001258:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	      if (hbfr.rxIndex < hbfr._MAX_BUFFER_SIZE_ - 1)
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 800125e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001262:	461a      	mov	r2, r3
 8001264:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001266:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800126a:	3b01      	subs	r3, #1
 800126c:	429a      	cmp	r2, r3
 800126e:	da0c      	bge.n	800128a <HAL_UART_RxCpltCallback+0xa6>
	        HAL_UART_Receive_IT(&huart3, (uint8_t *)&hbfr.rxBuffer[hbfr.rxIndex], 1);
 8001270:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 8001272:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001276:	3308      	adds	r3, #8
 8001278:	4a0b      	ldr	r2, [pc, #44]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 800127a:	4413      	add	r3, r2
 800127c:	3304      	adds	r3, #4
 800127e:	2201      	movs	r2, #1
 8001280:	4619      	mov	r1, r3
 8001282:	4808      	ldr	r0, [pc, #32]	; (80012a4 <HAL_UART_RxCpltCallback+0xc0>)
 8001284:	f006 f84f 	bl	8007326 <HAL_UART_Receive_IT>
}
 8001288:	e008      	b.n	800129c <HAL_UART_RxCpltCallback+0xb8>
	        hbfr.rxIndex = 0;
 800128a:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <HAL_UART_RxCpltCallback+0xc4>)
 800128c:	2200      	movs	r2, #0
 800128e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	        HAL_UART_Receive_IT(&huart3, (uint8_t *)hbfr.rxBuffer, 1);
 8001292:	2201      	movs	r2, #1
 8001294:	4905      	ldr	r1, [pc, #20]	; (80012ac <HAL_UART_RxCpltCallback+0xc8>)
 8001296:	4803      	ldr	r0, [pc, #12]	; (80012a4 <HAL_UART_RxCpltCallback+0xc0>)
 8001298:	f006 f845 	bl	8007326 <HAL_UART_Receive_IT>
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000638 	.word	0x20000638
 80012a8:	20000000 	.word	0x20000000
 80012ac:	2000000c 	.word	0x2000000c

080012b0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == USER_Btn_Pin){
	}
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <send_uart>:
#include "miscellaneous.h"

extern const MenuStrings menuStrings;

void send_uart (const char* string)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7fe fffd 	bl	80002d0 <strlen>
 80012d6:	4603      	mov	r3, r0
 80012d8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart3, (uint8_t *)string, len, 2000);
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	b29a      	uxth	r2, r3
 80012de:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	4803      	ldr	r0, [pc, #12]	; (80012f4 <send_uart+0x2c>)
 80012e6:	f005 ff9b 	bl	8007220 <HAL_UART_Transmit>
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000638 	.word	0x20000638

080012f8 <processCommand>:

Menu_States processCommand(char *command)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	  Menu_States val;
	  if (strcmp(command, "DEBUG") == 0)
 8001300:	491b      	ldr	r1, [pc, #108]	; (8001370 <processCommand+0x78>)
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7fe ff84 	bl	8000210 <strcmp>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d107      	bne.n	800131e <processCommand+0x26>
	  {
		// Handle Option 1
		send_uart(menuStrings._DEBUG);
 800130e:	4b19      	ldr	r3, [pc, #100]	; (8001374 <processCommand+0x7c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ffd8 	bl	80012c8 <send_uart>
		val = _DEBUG;
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
 800131c:	e022      	b.n	8001364 <processCommand+0x6c>
	  }
	  else if (strcmp(command, "REMOTE") == 0)
 800131e:	4916      	ldr	r1, [pc, #88]	; (8001378 <processCommand+0x80>)
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7fe ff75 	bl	8000210 <strcmp>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d107      	bne.n	800133c <processCommand+0x44>
	  {
		// Handle Option 2
		send_uart(menuStrings._REMOTE);
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <processCommand+0x7c>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ffc9 	bl	80012c8 <send_uart>
		val = _REMOTE;
 8001336:	2301      	movs	r3, #1
 8001338:	73fb      	strb	r3, [r7, #15]
 800133a:	e013      	b.n	8001364 <processCommand+0x6c>
	  }
	  else if (strcmp(command, "MANUAL") == 0)
 800133c:	490f      	ldr	r1, [pc, #60]	; (800137c <processCommand+0x84>)
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7fe ff66 	bl	8000210 <strcmp>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d107      	bne.n	800135a <processCommand+0x62>
	  {
		// Handle Option 3
		send_uart(menuStrings._MANUAL);
 800134a:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <processCommand+0x7c>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff ffba 	bl	80012c8 <send_uart>
		val = _MANUAL;
 8001354:	2302      	movs	r3, #2
 8001356:	73fb      	strb	r3, [r7, #15]
 8001358:	e004      	b.n	8001364 <processCommand+0x6c>
	  }
	  else
	  {
		// Invalid command
		send_uart("Invalid command\r\n");
 800135a:	4809      	ldr	r0, [pc, #36]	; (8001380 <processCommand+0x88>)
 800135c:	f7ff ffb4 	bl	80012c8 <send_uart>
		val = _IDLE;
 8001360:	2304      	movs	r3, #4
 8001362:	73fb      	strb	r3, [r7, #15]
	  }
  return val;
 8001364:	7bfb      	ldrb	r3, [r7, #15]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	0800d6fc 	.word	0x0800d6fc
 8001374:	0800d728 	.word	0x0800d728
 8001378:	0800d704 	.word	0x0800d704
 800137c:	0800d70c 	.word	0x0800d70c
 8001380:	0800d714 	.word	0x0800d714

08001384 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001388:	4b1f      	ldr	r3, [pc, #124]	; (8001408 <MX_ETH_Init+0x84>)
 800138a:	4a20      	ldr	r2, [pc, #128]	; (800140c <MX_ETH_Init+0x88>)
 800138c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800138e:	4b20      	ldr	r3, [pc, #128]	; (8001410 <MX_ETH_Init+0x8c>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001394:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <MX_ETH_Init+0x8c>)
 8001396:	2280      	movs	r2, #128	; 0x80
 8001398:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800139a:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <MX_ETH_Init+0x8c>)
 800139c:	22e1      	movs	r2, #225	; 0xe1
 800139e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <MX_ETH_Init+0x8c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80013a6:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_ETH_Init+0x8c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <MX_ETH_Init+0x8c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80013b2:	4b15      	ldr	r3, [pc, #84]	; (8001408 <MX_ETH_Init+0x84>)
 80013b4:	4a16      	ldr	r2, [pc, #88]	; (8001410 <MX_ETH_Init+0x8c>)
 80013b6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80013b8:	4b13      	ldr	r3, [pc, #76]	; (8001408 <MX_ETH_Init+0x84>)
 80013ba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80013be:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80013c0:	4b11      	ldr	r3, [pc, #68]	; (8001408 <MX_ETH_Init+0x84>)
 80013c2:	4a14      	ldr	r2, [pc, #80]	; (8001414 <MX_ETH_Init+0x90>)
 80013c4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80013c6:	4b10      	ldr	r3, [pc, #64]	; (8001408 <MX_ETH_Init+0x84>)
 80013c8:	4a13      	ldr	r2, [pc, #76]	; (8001418 <MX_ETH_Init+0x94>)
 80013ca:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80013cc:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <MX_ETH_Init+0x84>)
 80013ce:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80013d2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80013d4:	480c      	ldr	r0, [pc, #48]	; (8001408 <MX_ETH_Init+0x84>)
 80013d6:	f001 fa61 	bl	800289c <HAL_ETH_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80013e0:	f000 fb06 	bl	80019f0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80013e4:	2238      	movs	r2, #56	; 0x38
 80013e6:	2100      	movs	r1, #0
 80013e8:	480c      	ldr	r0, [pc, #48]	; (800141c <MX_ETH_Init+0x98>)
 80013ea:	f008 fd30 	bl	8009e4e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80013ee:	4b0b      	ldr	r3, [pc, #44]	; (800141c <MX_ETH_Init+0x98>)
 80013f0:	2221      	movs	r2, #33	; 0x21
 80013f2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <MX_ETH_Init+0x98>)
 80013f6:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80013fa:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80013fc:	4b07      	ldr	r3, [pc, #28]	; (800141c <MX_ETH_Init+0x98>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200003cc 	.word	0x200003cc
 800140c:	40028000 	.word	0x40028000
 8001410:	2000047c 	.word	0x2000047c
 8001414:	200002d8 	.word	0x200002d8
 8001418:	20000238 	.word	0x20000238
 800141c:	20000394 	.word	0x20000394

08001420 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08e      	sub	sp, #56	; 0x38
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a4e      	ldr	r2, [pc, #312]	; (8001578 <HAL_ETH_MspInit+0x158>)
 800143e:	4293      	cmp	r3, r2
 8001440:	f040 8096 	bne.w	8001570 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001444:	4b4d      	ldr	r3, [pc, #308]	; (800157c <HAL_ETH_MspInit+0x15c>)
 8001446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001448:	4a4c      	ldr	r2, [pc, #304]	; (800157c <HAL_ETH_MspInit+0x15c>)
 800144a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800144e:	6313      	str	r3, [r2, #48]	; 0x30
 8001450:	4b4a      	ldr	r3, [pc, #296]	; (800157c <HAL_ETH_MspInit+0x15c>)
 8001452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001458:	623b      	str	r3, [r7, #32]
 800145a:	6a3b      	ldr	r3, [r7, #32]
 800145c:	4b47      	ldr	r3, [pc, #284]	; (800157c <HAL_ETH_MspInit+0x15c>)
 800145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001460:	4a46      	ldr	r2, [pc, #280]	; (800157c <HAL_ETH_MspInit+0x15c>)
 8001462:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001466:	6313      	str	r3, [r2, #48]	; 0x30
 8001468:	4b44      	ldr	r3, [pc, #272]	; (800157c <HAL_ETH_MspInit+0x15c>)
 800146a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	4b41      	ldr	r3, [pc, #260]	; (800157c <HAL_ETH_MspInit+0x15c>)
 8001476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001478:	4a40      	ldr	r2, [pc, #256]	; (800157c <HAL_ETH_MspInit+0x15c>)
 800147a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800147e:	6313      	str	r3, [r2, #48]	; 0x30
 8001480:	4b3e      	ldr	r3, [pc, #248]	; (800157c <HAL_ETH_MspInit+0x15c>)
 8001482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001484:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001488:	61bb      	str	r3, [r7, #24]
 800148a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148c:	4b3b      	ldr	r3, [pc, #236]	; (800157c <HAL_ETH_MspInit+0x15c>)
 800148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001490:	4a3a      	ldr	r2, [pc, #232]	; (800157c <HAL_ETH_MspInit+0x15c>)
 8001492:	f043 0304 	orr.w	r3, r3, #4
 8001496:	6313      	str	r3, [r2, #48]	; 0x30
 8001498:	4b38      	ldr	r3, [pc, #224]	; (800157c <HAL_ETH_MspInit+0x15c>)
 800149a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	617b      	str	r3, [r7, #20]
 80014a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a4:	4b35      	ldr	r3, [pc, #212]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a8:	4a34      	ldr	r2, [pc, #208]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	6313      	str	r3, [r2, #48]	; 0x30
 80014b0:	4b32      	ldr	r3, [pc, #200]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014bc:	4b2f      	ldr	r3, [pc, #188]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c0:	4a2e      	ldr	r2, [pc, #184]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014c2:	f043 0302 	orr.w	r3, r3, #2
 80014c6:	6313      	str	r3, [r2, #48]	; 0x30
 80014c8:	4b2c      	ldr	r3, [pc, #176]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014d4:	4b29      	ldr	r3, [pc, #164]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d8:	4a28      	ldr	r2, [pc, #160]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014de:	6313      	str	r3, [r2, #48]	; 0x30
 80014e0:	4b26      	ldr	r3, [pc, #152]	; (800157c <HAL_ETH_MspInit+0x15c>)
 80014e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80014ec:	2332      	movs	r3, #50	; 0x32
 80014ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014fc:	230b      	movs	r3, #11
 80014fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001500:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001504:	4619      	mov	r1, r3
 8001506:	481e      	ldr	r0, [pc, #120]	; (8001580 <HAL_ETH_MspInit+0x160>)
 8001508:	f001 fcee 	bl	8002ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800150c:	2386      	movs	r3, #134	; 0x86
 800150e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001518:	2303      	movs	r3, #3
 800151a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800151c:	230b      	movs	r3, #11
 800151e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001524:	4619      	mov	r1, r3
 8001526:	4817      	ldr	r0, [pc, #92]	; (8001584 <HAL_ETH_MspInit+0x164>)
 8001528:	f001 fcde 	bl	8002ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800152c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001532:	2302      	movs	r3, #2
 8001534:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153a:	2303      	movs	r3, #3
 800153c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800153e:	230b      	movs	r3, #11
 8001540:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	4619      	mov	r1, r3
 8001548:	480f      	ldr	r0, [pc, #60]	; (8001588 <HAL_ETH_MspInit+0x168>)
 800154a:	f001 fccd 	bl	8002ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800154e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001552:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155c:	2303      	movs	r3, #3
 800155e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001560:	230b      	movs	r3, #11
 8001562:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001564:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001568:	4619      	mov	r1, r3
 800156a:	4808      	ldr	r0, [pc, #32]	; (800158c <HAL_ETH_MspInit+0x16c>)
 800156c:	f001 fcbc 	bl	8002ee8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001570:	bf00      	nop
 8001572:	3738      	adds	r7, #56	; 0x38
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40028000 	.word	0x40028000
 800157c:	40023800 	.word	0x40023800
 8001580:	40020800 	.word	0x40020800
 8001584:	40020000 	.word	0x40020000
 8001588:	40020400 	.word	0x40020400
 800158c:	40021800 	.word	0x40021800

08001590 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08c      	sub	sp, #48	; 0x30
 8001594:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 031c 	add.w	r3, r7, #28
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	4b5f      	ldr	r3, [pc, #380]	; (8001724 <MX_GPIO_Init+0x194>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a5e      	ldr	r2, [pc, #376]	; (8001724 <MX_GPIO_Init+0x194>)
 80015ac:	f043 0304 	orr.w	r3, r3, #4
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b5c      	ldr	r3, [pc, #368]	; (8001724 <MX_GPIO_Init+0x194>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015be:	4b59      	ldr	r3, [pc, #356]	; (8001724 <MX_GPIO_Init+0x194>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a58      	ldr	r2, [pc, #352]	; (8001724 <MX_GPIO_Init+0x194>)
 80015c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b56      	ldr	r3, [pc, #344]	; (8001724 <MX_GPIO_Init+0x194>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	4b53      	ldr	r3, [pc, #332]	; (8001724 <MX_GPIO_Init+0x194>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	4a52      	ldr	r2, [pc, #328]	; (8001724 <MX_GPIO_Init+0x194>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6313      	str	r3, [r2, #48]	; 0x30
 80015e2:	4b50      	ldr	r3, [pc, #320]	; (8001724 <MX_GPIO_Init+0x194>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	4b4d      	ldr	r3, [pc, #308]	; (8001724 <MX_GPIO_Init+0x194>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a4c      	ldr	r2, [pc, #304]	; (8001724 <MX_GPIO_Init+0x194>)
 80015f4:	f043 0302 	orr.w	r3, r3, #2
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b4a      	ldr	r3, [pc, #296]	; (8001724 <MX_GPIO_Init+0x194>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001606:	4b47      	ldr	r3, [pc, #284]	; (8001724 <MX_GPIO_Init+0x194>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a46      	ldr	r2, [pc, #280]	; (8001724 <MX_GPIO_Init+0x194>)
 800160c:	f043 0308 	orr.w	r3, r3, #8
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b44      	ldr	r3, [pc, #272]	; (8001724 <MX_GPIO_Init+0x194>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0308 	and.w	r3, r3, #8
 800161a:	60bb      	str	r3, [r7, #8]
 800161c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800161e:	4b41      	ldr	r3, [pc, #260]	; (8001724 <MX_GPIO_Init+0x194>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a40      	ldr	r2, [pc, #256]	; (8001724 <MX_GPIO_Init+0x194>)
 8001624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b3e      	ldr	r3, [pc, #248]	; (8001724 <MX_GPIO_Init+0x194>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	f244 0181 	movw	r1, #16513	; 0x4081
 800163c:	483a      	ldr	r0, [pc, #232]	; (8001728 <MX_GPIO_Init+0x198>)
 800163e:	f001 fdff 	bl	8003240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, GPIO_PIN_RESET);
 8001642:	2200      	movs	r2, #0
 8001644:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001648:	4838      	ldr	r0, [pc, #224]	; (800172c <MX_GPIO_Init+0x19c>)
 800164a:	f001 fdf9 	bl	8003240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	2140      	movs	r1, #64	; 0x40
 8001652:	4837      	ldr	r0, [pc, #220]	; (8001730 <MX_GPIO_Init+0x1a0>)
 8001654:	f001 fdf4 	bl	8003240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Debug_GPIO_Port, Debug_Pin, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	2180      	movs	r1, #128	; 0x80
 800165c:	4835      	ldr	r0, [pc, #212]	; (8001734 <MX_GPIO_Init+0x1a4>)
 800165e:	f001 fdef 	bl	8003240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001662:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001666:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001668:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800166c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	4619      	mov	r1, r3
 8001678:	482e      	ldr	r0, [pc, #184]	; (8001734 <MX_GPIO_Init+0x1a4>)
 800167a:	f001 fc35 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800167e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	4619      	mov	r1, r3
 8001696:	4824      	ldr	r0, [pc, #144]	; (8001728 <MX_GPIO_Init+0x198>)
 8001698:	f001 fc26 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Dir_Pin;
 800169c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Dir_GPIO_Port, &GPIO_InitStruct);
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	4619      	mov	r1, r3
 80016b4:	481d      	ldr	r0, [pc, #116]	; (800172c <MX_GPIO_Init+0x19c>)
 80016b6:	f001 fc17 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80016ba:	2340      	movs	r3, #64	; 0x40
 80016bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016be:	2301      	movs	r3, #1
 80016c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	2300      	movs	r3, #0
 80016c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	4619      	mov	r1, r3
 80016d0:	4817      	ldr	r0, [pc, #92]	; (8001730 <MX_GPIO_Init+0x1a0>)
 80016d2:	f001 fc09 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80016d6:	2380      	movs	r3, #128	; 0x80
 80016d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	4811      	ldr	r0, [pc, #68]	; (8001730 <MX_GPIO_Init+0x1a0>)
 80016ea:	f001 fbfd 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Debug_Pin;
 80016ee:	2380      	movs	r3, #128	; 0x80
 80016f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f2:	2301      	movs	r3, #1
 80016f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Debug_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	4619      	mov	r1, r3
 8001704:	480b      	ldr	r0, [pc, #44]	; (8001734 <MX_GPIO_Init+0x1a4>)
 8001706:	f001 fbef 	bl	8002ee8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	2028      	movs	r0, #40	; 0x28
 8001710:	f000 ffed 	bl	80026ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001714:	2028      	movs	r0, #40	; 0x28
 8001716:	f001 f806 	bl	8002726 <HAL_NVIC_EnableIRQ>

}
 800171a:	bf00      	nop
 800171c:	3730      	adds	r7, #48	; 0x30
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023800 	.word	0x40023800
 8001728:	40020400 	.word	0x40020400
 800172c:	40020c00 	.word	0x40020c00
 8001730:	40021800 	.word	0x40021800
 8001734:	40020800 	.word	0x40020800

08001738 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_I2C1_Init+0x74>)
 800173e:	4a1c      	ldr	r2, [pc, #112]	; (80017b0 <MX_I2C1_Init+0x78>)
 8001740:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8001742:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <MX_I2C1_Init+0x74>)
 8001744:	4a1b      	ldr	r2, [pc, #108]	; (80017b4 <MX_I2C1_Init+0x7c>)
 8001746:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001748:	4b18      	ldr	r3, [pc, #96]	; (80017ac <MX_I2C1_Init+0x74>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800174e:	4b17      	ldr	r3, [pc, #92]	; (80017ac <MX_I2C1_Init+0x74>)
 8001750:	2201      	movs	r2, #1
 8001752:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001754:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_I2C1_Init+0x74>)
 8001756:	2200      	movs	r2, #0
 8001758:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800175a:	4b14      	ldr	r3, [pc, #80]	; (80017ac <MX_I2C1_Init+0x74>)
 800175c:	2200      	movs	r2, #0
 800175e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <MX_I2C1_Init+0x74>)
 8001762:	2200      	movs	r2, #0
 8001764:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_I2C1_Init+0x74>)
 8001768:	2200      	movs	r2, #0
 800176a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_I2C1_Init+0x74>)
 800176e:	2200      	movs	r2, #0
 8001770:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001772:	480e      	ldr	r0, [pc, #56]	; (80017ac <MX_I2C1_Init+0x74>)
 8001774:	f001 fd96 	bl	80032a4 <HAL_I2C_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800177e:	f000 f937 	bl	80019f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001782:	2100      	movs	r1, #0
 8001784:	4809      	ldr	r0, [pc, #36]	; (80017ac <MX_I2C1_Init+0x74>)
 8001786:	f002 fed9 	bl	800453c <HAL_I2CEx_ConfigAnalogFilter>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001790:	f000 f92e 	bl	80019f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001794:	2100      	movs	r1, #0
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_I2C1_Init+0x74>)
 8001798:	f002 ff1b 	bl	80045d2 <HAL_I2CEx_ConfigDigitalFilter>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017a2:	f000 f925 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000484 	.word	0x20000484
 80017b0:	40005400 	.word	0x40005400
 80017b4:	00808cd2 	.word	0x00808cd2

080017b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b0aa      	sub	sp, #168	; 0xa8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017d0:	f107 0310 	add.w	r3, r7, #16
 80017d4:	2284      	movs	r2, #132	; 0x84
 80017d6:	2100      	movs	r1, #0
 80017d8:	4618      	mov	r0, r3
 80017da:	f008 fb38 	bl	8009e4e <memset>
  if(i2cHandle->Instance==I2C1)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a2a      	ldr	r2, [pc, #168]	; (800188c <HAL_I2C_MspInit+0xd4>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d14c      	bne.n	8001882 <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80017e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017ec:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017f2:	f107 0310 	add.w	r3, r7, #16
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fd5a 	bl	80052b0 <HAL_RCCEx_PeriphCLKConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001802:	f000 f8f5 	bl	80019f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	4b22      	ldr	r3, [pc, #136]	; (8001890 <HAL_I2C_MspInit+0xd8>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a21      	ldr	r2, [pc, #132]	; (8001890 <HAL_I2C_MspInit+0xd8>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <HAL_I2C_MspInit+0xd8>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800181e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001822:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001826:	2312      	movs	r3, #18
 8001828:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001832:	2303      	movs	r3, #3
 8001834:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001838:	2304      	movs	r3, #4
 800183a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001842:	4619      	mov	r1, r3
 8001844:	4813      	ldr	r0, [pc, #76]	; (8001894 <HAL_I2C_MspInit+0xdc>)
 8001846:	f001 fb4f 	bl	8002ee8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_I2C_MspInit+0xd8>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a10      	ldr	r2, [pc, #64]	; (8001890 <HAL_I2C_MspInit+0xd8>)
 8001850:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <HAL_I2C_MspInit+0xd8>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	201f      	movs	r0, #31
 8001868:	f000 ff41 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800186c:	201f      	movs	r0, #31
 800186e:	f000 ff5a 	bl	8002726 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2100      	movs	r1, #0
 8001876:	2020      	movs	r0, #32
 8001878:	f000 ff39 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800187c:	2020      	movs	r0, #32
 800187e:	f000 ff52 	bl	8002726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001882:	bf00      	nop
 8001884:	37a8      	adds	r7, #168	; 0xa8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40005400 	.word	0x40005400
 8001890:	40023800 	.word	0x40023800
 8001894:	40020400 	.word	0x40020400

08001898 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800189c:	f000 fdcb 	bl	8002436 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018a0:	f000 f83e 	bl	8001920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a4:	f7ff fe74 	bl	8001590 <MX_GPIO_Init>
  MX_ETH_Init();
 80018a8:	f7ff fd6c 	bl	8001384 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80018ac:	f000 fc5a 	bl	8002164 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80018b0:	f000 fcf0 	bl	8002294 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80018b4:	f7ff ff40 	bl	8001738 <MX_I2C1_Init>
  MX_TIM3_Init();
 80018b8:	f000 fabc 	bl	8001e34 <MX_TIM3_Init>
  MX_TIM9_Init();
 80018bc:	f000 fb82 	bl	8001fc4 <MX_TIM9_Init>
  MX_SPI1_Init();
 80018c0:	f000 f89c 	bl	80019fc <MX_SPI1_Init>
  MX_FATFS_Init();
 80018c4:	f007 fa2e 	bl	8008d24 <MX_FATFS_Init>
  MX_TIM4_Init();
 80018c8:	f000 fb04 	bl	8001ed4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, (uint8_t *)&hbfr.rxBuffer[hbfr.rxIndex], 1);
 80018cc:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <main+0x70>)
 80018ce:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80018d2:	3308      	adds	r3, #8
 80018d4:	4a0c      	ldr	r2, [pc, #48]	; (8001908 <main+0x70>)
 80018d6:	4413      	add	r3, r2
 80018d8:	3304      	adds	r3, #4
 80018da:	2201      	movs	r2, #1
 80018dc:	4619      	mov	r1, r3
 80018de:	480b      	ldr	r0, [pc, #44]	; (800190c <main+0x74>)
 80018e0:	f005 fd21 	bl	8007326 <HAL_UART_Receive_IT>
  AS5600_Init(&device);
 80018e4:	480a      	ldr	r0, [pc, #40]	; (8001910 <main+0x78>)
 80018e6:	f7ff fbb3 	bl	8001050 <AS5600_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 80018ea:	480a      	ldr	r0, [pc, #40]	; (8001914 <main+0x7c>)
 80018ec:	f004 fae6 	bl	8005ebc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80018f0:	2100      	movs	r1, #0
 80018f2:	4809      	ldr	r0, [pc, #36]	; (8001918 <main+0x80>)
 80018f4:	f004 fbbc 	bl	8006070 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, GPIO_PIN_SET);
 80018f8:	2201      	movs	r2, #1
 80018fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018fe:	4807      	ldr	r0, [pc, #28]	; (800191c <main+0x84>)
 8001900:	f001 fc9e 	bl	8003240 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001904:	e7fe      	b.n	8001904 <main+0x6c>
 8001906:	bf00      	nop
 8001908:	20000000 	.word	0x20000000
 800190c:	20000638 	.word	0x20000638
 8001910:	200004d8 	.word	0x200004d8
 8001914:	20000554 	.word	0x20000554
 8001918:	200005a0 	.word	0x200005a0
 800191c:	40020c00 	.word	0x40020c00

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b094      	sub	sp, #80	; 0x50
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	f107 0320 	add.w	r3, r7, #32
 800192a:	2230      	movs	r2, #48	; 0x30
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f008 fa8d 	bl	8009e4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001934:	f107 030c 	add.w	r3, r7, #12
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001944:	f002 ffda 	bl	80048fc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001948:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <SystemClock_Config+0xc8>)
 800194a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194c:	4a26      	ldr	r2, [pc, #152]	; (80019e8 <SystemClock_Config+0xc8>)
 800194e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001952:	6413      	str	r3, [r2, #64]	; 0x40
 8001954:	4b24      	ldr	r3, [pc, #144]	; (80019e8 <SystemClock_Config+0xc8>)
 8001956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001960:	4b22      	ldr	r3, [pc, #136]	; (80019ec <SystemClock_Config+0xcc>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001968:	4a20      	ldr	r2, [pc, #128]	; (80019ec <SystemClock_Config+0xcc>)
 800196a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800196e:	6013      	str	r3, [r2, #0]
 8001970:	4b1e      	ldr	r3, [pc, #120]	; (80019ec <SystemClock_Config+0xcc>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800197c:	2301      	movs	r3, #1
 800197e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001980:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001986:	2302      	movs	r3, #2
 8001988:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800198a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800198e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001990:	2304      	movs	r3, #4
 8001992:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001994:	2348      	movs	r3, #72	; 0x48
 8001996:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001998:	2302      	movs	r3, #2
 800199a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800199c:	2303      	movs	r3, #3
 800199e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a0:	f107 0320 	add.w	r3, r7, #32
 80019a4:	4618      	mov	r0, r3
 80019a6:	f002 ffb9 	bl	800491c <HAL_RCC_OscConfig>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019b0:	f000 f81e 	bl	80019f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019b4:	230f      	movs	r3, #15
 80019b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019b8:	2302      	movs	r3, #2
 80019ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	2102      	movs	r1, #2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 fa47 	bl	8004e64 <HAL_RCC_ClockConfig>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80019dc:	f000 f808 	bl	80019f0 <Error_Handler>
  }
}
 80019e0:	bf00      	nop
 80019e2:	3750      	adds	r7, #80	; 0x50
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40007000 	.word	0x40007000

080019f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
}
 80019f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <Error_Handler+0x8>
	...

080019fc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a02:	4a1c      	ldr	r2, [pc, #112]	; (8001a74 <MX_SPI1_Init+0x78>)
 8001a04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a06:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a0e:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a14:	4b16      	ldr	r3, [pc, #88]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a16:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a1a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a1c:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a22:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a28:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a2e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a32:	2230      	movs	r2, #48	; 0x30
 8001a34:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a42:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001a48:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a4a:	2207      	movs	r2, #7
 8001a4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a4e:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a56:	2208      	movs	r2, #8
 8001a58:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <MX_SPI1_Init+0x74>)
 8001a5c:	f004 f818 	bl	8005a90 <HAL_SPI_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001a66:	f7ff ffc3 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200004ec 	.word	0x200004ec
 8001a74:	40013000 	.word	0x40013000

08001a78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	; 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a29      	ldr	r2, [pc, #164]	; (8001b3c <HAL_SPI_MspInit+0xc4>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d14b      	bne.n	8001b32 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a9a:	4b29      	ldr	r3, [pc, #164]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9e:	4a28      	ldr	r2, [pc, #160]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001aa0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa6:	4b26      	ldr	r3, [pc, #152]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	4b23      	ldr	r3, [pc, #140]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a22      	ldr	r2, [pc, #136]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aca:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a1c      	ldr	r2, [pc, #112]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <HAL_SPI_MspInit+0xc8>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001ae2:	2360      	movs	r3, #96	; 0x60
 8001ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	2303      	movs	r3, #3
 8001af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001af2:	2305      	movs	r3, #5
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af6:	f107 0314 	add.w	r3, r7, #20
 8001afa:	4619      	mov	r1, r3
 8001afc:	4811      	ldr	r0, [pc, #68]	; (8001b44 <HAL_SPI_MspInit+0xcc>)
 8001afe:	f001 f9f3 	bl	8002ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b02:	2320      	movs	r3, #32
 8001b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b12:	2305      	movs	r3, #5
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	480a      	ldr	r0, [pc, #40]	; (8001b48 <HAL_SPI_MspInit+0xd0>)
 8001b1e:	f001 f9e3 	bl	8002ee8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2100      	movs	r1, #0
 8001b26:	2023      	movs	r0, #35	; 0x23
 8001b28:	f000 fde1 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001b2c:	2023      	movs	r0, #35	; 0x23
 8001b2e:	f000 fdfa 	bl	8002726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b32:	bf00      	nop
 8001b34:	3728      	adds	r7, #40	; 0x28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40013000 	.word	0x40013000
 8001b40:	40023800 	.word	0x40023800
 8001b44:	40020000 	.word	0x40020000
 8001b48:	40020400 	.word	0x40020400

08001b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b52:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <HAL_MspInit+0x44>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	4a0e      	ldr	r2, [pc, #56]	; (8001b90 <HAL_MspInit+0x44>)
 8001b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <HAL_MspInit+0x44>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6a:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <HAL_MspInit+0x44>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	4a08      	ldr	r2, [pc, #32]	; (8001b90 <HAL_MspInit+0x44>)
 8001b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b74:	6453      	str	r3, [r2, #68]	; 0x44
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_MspInit+0x44>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b7e:	603b      	str	r3, [r7, #0]
 8001b80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800

08001b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b98:	e7fe      	b.n	8001b98 <NMI_Handler+0x4>

08001b9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <HardFault_Handler+0x4>

08001ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba4:	e7fe      	b.n	8001ba4 <MemManage_Handler+0x4>

08001ba6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001baa:	e7fe      	b.n	8001baa <BusFault_Handler+0x4>

08001bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb0:	e7fe      	b.n	8001bb0 <UsageFault_Handler+0x4>

08001bb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001be0:	f000 fc66 	bl	80024b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001bec:	4802      	ldr	r0, [pc, #8]	; (8001bf8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001bee:	f004 fb39 	bl	8006264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	200005ec 	.word	0x200005ec

08001bfc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c00:	4802      	ldr	r0, [pc, #8]	; (8001c0c <TIM3_IRQHandler+0x10>)
 8001c02:	f004 fb2f 	bl	8006264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000554 	.word	0x20000554

08001c10 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <TIM4_IRQHandler+0x10>)
 8001c16:	f004 fb25 	bl	8006264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200005a0 	.word	0x200005a0

08001c24 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <I2C1_EV_IRQHandler+0x10>)
 8001c2a:	f001 fce5 	bl	80035f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000484 	.word	0x20000484

08001c38 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <I2C1_ER_IRQHandler+0x10>)
 8001c3e:	f001 fcf5 	bl	800362c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000484 	.word	0x20000484

08001c4c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <SPI1_IRQHandler+0x10>)
 8001c52:	f003 ffc9 	bl	8005be8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	200004ec 	.word	0x200004ec

08001c60 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c64:	4802      	ldr	r0, [pc, #8]	; (8001c70 <USART3_IRQHandler+0x10>)
 8001c66:	f005 fba3 	bl	80073b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000638 	.word	0x20000638

08001c74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001c78:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c7c:	f001 fafa 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return 1;
 8001c88:	2301      	movs	r3, #1
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <_kill>:

int _kill(int pid, int sig)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c9e:	f008 f929 	bl	8009ef4 <__errno>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2216      	movs	r2, #22
 8001ca6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ca8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <_exit>:

void _exit (int status)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f7ff ffe7 	bl	8001c94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cc6:	e7fe      	b.n	8001cc6 <_exit+0x12>

08001cc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	e00a      	b.n	8001cf0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cda:	f3af 8000 	nop.w
 8001cde:	4601      	mov	r1, r0
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	1c5a      	adds	r2, r3, #1
 8001ce4:	60ba      	str	r2, [r7, #8]
 8001ce6:	b2ca      	uxtb	r2, r1
 8001ce8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	3301      	adds	r3, #1
 8001cee:	617b      	str	r3, [r7, #20]
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	dbf0      	blt.n	8001cda <_read+0x12>
  }

  return len;
 8001cf8:	687b      	ldr	r3, [r7, #4]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b086      	sub	sp, #24
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	e009      	b.n	8001d28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	1c5a      	adds	r2, r3, #1
 8001d18:	60ba      	str	r2, [r7, #8]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	3301      	adds	r3, #1
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	697a      	ldr	r2, [r7, #20]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	dbf1      	blt.n	8001d14 <_write+0x12>
  }
  return len;
 8001d30:	687b      	ldr	r3, [r7, #4]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <_close>:

int _close(int file)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
 8001d5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d62:	605a      	str	r2, [r3, #4]
  return 0;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <_isatty>:

int _isatty(int file)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d7a:	2301      	movs	r3, #1
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dac:	4a14      	ldr	r2, [pc, #80]	; (8001e00 <_sbrk+0x5c>)
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <_sbrk+0x60>)
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db8:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d102      	bne.n	8001dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc0:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <_sbrk+0x64>)
 8001dc2:	4a12      	ldr	r2, [pc, #72]	; (8001e0c <_sbrk+0x68>)
 8001dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc6:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <_sbrk+0x64>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d207      	bcs.n	8001de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd4:	f008 f88e 	bl	8009ef4 <__errno>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	220c      	movs	r2, #12
 8001ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295
 8001de2:	e009      	b.n	8001df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de4:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <_sbrk+0x64>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dea:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <_sbrk+0x64>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	4a05      	ldr	r2, [pc, #20]	; (8001e08 <_sbrk+0x64>)
 8001df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df6:	68fb      	ldr	r3, [r7, #12]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20050000 	.word	0x20050000
 8001e04:	00000400 	.word	0x00000400
 8001e08:	20000550 	.word	0x20000550
 8001e0c:	20000d30 	.word	0x20000d30

08001e10 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <SystemInit+0x20>)
 8001e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e1a:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <SystemInit+0x20>)
 8001e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim9;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e3a:	f107 0310 	add.w	r3, r7, #16
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	605a      	str	r2, [r3, #4]
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e52:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e54:	4a1e      	ldr	r2, [pc, #120]	; (8001ed0 <MX_TIM3_Init+0x9c>)
 8001e56:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8001e58:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e5a:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001e5e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e68:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e74:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e7a:	4814      	ldr	r0, [pc, #80]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e7c:	f003 ffc7 	bl	8005e0e <HAL_TIM_Base_Init>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001e86:	f7ff fdb3 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4619      	mov	r1, r3
 8001e96:	480d      	ldr	r0, [pc, #52]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001e98:	f004 fc18 	bl	80066cc <HAL_TIM_ConfigClockSource>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001ea2:	f7ff fda5 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4806      	ldr	r0, [pc, #24]	; (8001ecc <MX_TIM3_Init+0x98>)
 8001eb4:	f005 f8ba 	bl	800702c <HAL_TIMEx_MasterConfigSynchronization>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001ebe:	f7ff fd97 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ec2:	bf00      	nop
 8001ec4:	3720      	adds	r7, #32
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000554 	.word	0x20000554
 8001ed0:	40000400 	.word	0x40000400

08001ed4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08e      	sub	sp, #56	; 0x38
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef4:	463b      	mov	r3, r7
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	60da      	str	r2, [r3, #12]
 8001f00:	611a      	str	r2, [r3, #16]
 8001f02:	615a      	str	r2, [r3, #20]
 8001f04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f08:	4a2d      	ldr	r2, [pc, #180]	; (8001fc0 <MX_TIM4_Init+0xec>)
 8001f0a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 719;
 8001f0c:	4b2b      	ldr	r3, [pc, #172]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f0e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001f12:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f14:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001f1a:	4b28      	ldr	r3, [pc, #160]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f1c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f20:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f22:	4b26      	ldr	r3, [pc, #152]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f28:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f2e:	4823      	ldr	r0, [pc, #140]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f30:	f003 ff6d 	bl	8005e0e <HAL_TIM_Base_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 8001f3a:	f7ff fd59 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f42:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f48:	4619      	mov	r1, r3
 8001f4a:	481c      	ldr	r0, [pc, #112]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f4c:	f004 fbbe 	bl	80066cc <HAL_TIM_ConfigClockSource>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8001f56:	f7ff fd4b 	bl	80019f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f5a:	4818      	ldr	r0, [pc, #96]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f5c:	f004 f826 	bl	8005fac <HAL_TIM_PWM_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001f66:	f7ff fd43 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f72:	f107 031c 	add.w	r3, r7, #28
 8001f76:	4619      	mov	r1, r3
 8001f78:	4810      	ldr	r0, [pc, #64]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f7a:	f005 f857 	bl	800702c <HAL_TIMEx_MasterConfigSynchronization>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001f84:	f7ff fd34 	bl	80019f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f88:	2360      	movs	r3, #96	; 0x60
 8001f8a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001f8c:	230a      	movs	r3, #10
 8001f8e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f98:	463b      	mov	r3, r7
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4807      	ldr	r0, [pc, #28]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001fa0:	f004 fa80 	bl	80064a4 <HAL_TIM_PWM_ConfigChannel>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001faa:	f7ff fd21 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001fae:	4803      	ldr	r0, [pc, #12]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001fb0:	f000 f8a0 	bl	80020f4 <HAL_TIM_MspPostInit>

}
 8001fb4:	bf00      	nop
 8001fb6:	3738      	adds	r7, #56	; 0x38
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	200005a0 	.word	0x200005a0
 8001fc0:	40000800 	.word	0x40000800

08001fc4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	463b      	mov	r3, r7
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001fd6:	4b16      	ldr	r3, [pc, #88]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001fd8:	4a16      	ldr	r2, [pc, #88]	; (8002034 <MX_TIM9_Init+0x70>)
 8001fda:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 719;
 8001fdc:	4b14      	ldr	r3, [pc, #80]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001fde:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001fe2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe4:	4b12      	ldr	r3, [pc, #72]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 8001fea:	4b11      	ldr	r3, [pc, #68]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001fec:	2263      	movs	r2, #99	; 0x63
 8001fee:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff0:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001ffc:	480c      	ldr	r0, [pc, #48]	; (8002030 <MX_TIM9_Init+0x6c>)
 8001ffe:	f003 ff06 	bl	8005e0e <HAL_TIM_Base_Init>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8002008:	f7ff fcf2 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800200c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002010:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002012:	463b      	mov	r3, r7
 8002014:	4619      	mov	r1, r3
 8002016:	4806      	ldr	r0, [pc, #24]	; (8002030 <MX_TIM9_Init+0x6c>)
 8002018:	f004 fb58 	bl	80066cc <HAL_TIM_ConfigClockSource>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8002022:	f7ff fce5 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200005ec 	.word	0x200005ec
 8002034:	40014000 	.word	0x40014000

08002038 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a27      	ldr	r2, [pc, #156]	; (80020e4 <HAL_TIM_Base_MspInit+0xac>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d114      	bne.n	8002074 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800204a:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	4a26      	ldr	r2, [pc, #152]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 8002050:	f043 0302 	orr.w	r3, r3, #2
 8002054:	6413      	str	r3, [r2, #64]	; 0x40
 8002056:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	201d      	movs	r0, #29
 8002068:	f000 fb41 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800206c:	201d      	movs	r0, #29
 800206e:	f000 fb5a 	bl	8002726 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002072:	e032      	b.n	80020da <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM4)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a1c      	ldr	r2, [pc, #112]	; (80020ec <HAL_TIM_Base_MspInit+0xb4>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d114      	bne.n	80020a8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800207e:	4b1a      	ldr	r3, [pc, #104]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	4a19      	ldr	r2, [pc, #100]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6413      	str	r3, [r2, #64]	; 0x40
 800208a:	4b17      	ldr	r3, [pc, #92]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002096:	2200      	movs	r2, #0
 8002098:	2100      	movs	r1, #0
 800209a:	201e      	movs	r0, #30
 800209c:	f000 fb27 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80020a0:	201e      	movs	r0, #30
 80020a2:	f000 fb40 	bl	8002726 <HAL_NVIC_EnableIRQ>
}
 80020a6:	e018      	b.n	80020da <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM9)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a10      	ldr	r2, [pc, #64]	; (80020f0 <HAL_TIM_Base_MspInit+0xb8>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d113      	bne.n	80020da <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80020b2:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b6:	4a0c      	ldr	r2, [pc, #48]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 80020b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020bc:	6453      	str	r3, [r2, #68]	; 0x44
 80020be:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <HAL_TIM_Base_MspInit+0xb0>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	2018      	movs	r0, #24
 80020d0:	f000 fb0d 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80020d4:	2018      	movs	r0, #24
 80020d6:	f000 fb26 	bl	8002726 <HAL_NVIC_EnableIRQ>
}
 80020da:	bf00      	nop
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40000400 	.word	0x40000400
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40000800 	.word	0x40000800
 80020f0:	40014000 	.word	0x40014000

080020f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a11      	ldr	r2, [pc, #68]	; (8002158 <HAL_TIM_MspPostInit+0x64>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d11c      	bne.n	8002150 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <HAL_TIM_MspPostInit+0x68>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	4a10      	ldr	r2, [pc, #64]	; (800215c <HAL_TIM_MspPostInit+0x68>)
 800211c:	f043 0308 	orr.w	r3, r3, #8
 8002120:	6313      	str	r3, [r2, #48]	; 0x30
 8002122:	4b0e      	ldr	r3, [pc, #56]	; (800215c <HAL_TIM_MspPostInit+0x68>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800212e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002132:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213c:	2300      	movs	r3, #0
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002140:	2302      	movs	r3, #2
 8002142:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002144:	f107 030c 	add.w	r3, r7, #12
 8002148:	4619      	mov	r1, r3
 800214a:	4805      	ldr	r0, [pc, #20]	; (8002160 <HAL_TIM_MspPostInit+0x6c>)
 800214c:	f000 fecc 	bl	8002ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002150:	bf00      	nop
 8002152:	3720      	adds	r7, #32
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40000800 	.word	0x40000800
 800215c:	40023800 	.word	0x40023800
 8002160:	40020c00 	.word	0x40020c00

08002164 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002168:	4b14      	ldr	r3, [pc, #80]	; (80021bc <MX_USART3_UART_Init+0x58>)
 800216a:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <MX_USART3_UART_Init+0x5c>)
 800216c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800216e:	4b13      	ldr	r3, [pc, #76]	; (80021bc <MX_USART3_UART_Init+0x58>)
 8002170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002174:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002176:	4b11      	ldr	r3, [pc, #68]	; (80021bc <MX_USART3_UART_Init+0x58>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800217c:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <MX_USART3_UART_Init+0x58>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <MX_USART3_UART_Init+0x58>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <MX_USART3_UART_Init+0x58>)
 800218a:	220c      	movs	r2, #12
 800218c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <MX_USART3_UART_Init+0x58>)
 8002190:	2200      	movs	r2, #0
 8002192:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <MX_USART3_UART_Init+0x58>)
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <MX_USART3_UART_Init+0x58>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a0:	4b06      	ldr	r3, [pc, #24]	; (80021bc <MX_USART3_UART_Init+0x58>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021a6:	4805      	ldr	r0, [pc, #20]	; (80021bc <MX_USART3_UART_Init+0x58>)
 80021a8:	f004 ffec 	bl	8007184 <HAL_UART_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80021b2:	f7ff fc1d 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000638 	.word	0x20000638
 80021c0:	40004800 	.word	0x40004800

080021c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b0aa      	sub	sp, #168	; 0xa8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021dc:	f107 0310 	add.w	r3, r7, #16
 80021e0:	2284      	movs	r2, #132	; 0x84
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f007 fe32 	bl	8009e4e <memset>
  if(uartHandle->Instance==USART3)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a26      	ldr	r2, [pc, #152]	; (8002288 <HAL_UART_MspInit+0xc4>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d144      	bne.n	800227e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021f8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021fa:	2300      	movs	r3, #0
 80021fc:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021fe:	f107 0310 	add.w	r3, r7, #16
 8002202:	4618      	mov	r0, r3
 8002204:	f003 f854 	bl	80052b0 <HAL_RCCEx_PeriphCLKConfig>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800220e:	f7ff fbef 	bl	80019f0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002212:	4b1e      	ldr	r3, [pc, #120]	; (800228c <HAL_UART_MspInit+0xc8>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	4a1d      	ldr	r2, [pc, #116]	; (800228c <HAL_UART_MspInit+0xc8>)
 8002218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800221c:	6413      	str	r3, [r2, #64]	; 0x40
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <HAL_UART_MspInit+0xc8>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800222a:	4b18      	ldr	r3, [pc, #96]	; (800228c <HAL_UART_MspInit+0xc8>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a17      	ldr	r2, [pc, #92]	; (800228c <HAL_UART_MspInit+0xc8>)
 8002230:	f043 0308 	orr.w	r3, r3, #8
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <HAL_UART_MspInit+0xc8>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002242:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002246:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224a:	2302      	movs	r3, #2
 800224c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002250:	2301      	movs	r3, #1
 8002252:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800225c:	2307      	movs	r3, #7
 800225e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002262:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002266:	4619      	mov	r1, r3
 8002268:	4809      	ldr	r0, [pc, #36]	; (8002290 <HAL_UART_MspInit+0xcc>)
 800226a:	f000 fe3d 	bl	8002ee8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800226e:	2200      	movs	r2, #0
 8002270:	2100      	movs	r1, #0
 8002272:	2027      	movs	r0, #39	; 0x27
 8002274:	f000 fa3b 	bl	80026ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002278:	2027      	movs	r0, #39	; 0x27
 800227a:	f000 fa54 	bl	8002726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800227e:	bf00      	nop
 8002280:	37a8      	adds	r7, #168	; 0xa8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40004800 	.word	0x40004800
 800228c:	40023800 	.word	0x40023800
 8002290:	40020c00 	.word	0x40020c00

08002294 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002298:	4b14      	ldr	r3, [pc, #80]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 800229a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800229e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80022a0:	4b12      	ldr	r3, [pc, #72]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022a2:	2206      	movs	r2, #6
 80022a4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80022a6:	4b11      	ldr	r3, [pc, #68]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022a8:	2202      	movs	r2, #2
 80022aa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80022ac:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80022b2:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022b4:	2202      	movs	r2, #2
 80022b6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80022be:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80022c4:	4b09      	ldr	r3, [pc, #36]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80022ca:	4b08      	ldr	r3, [pc, #32]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022cc:	2201      	movs	r2, #1
 80022ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80022d0:	4b06      	ldr	r3, [pc, #24]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80022d6:	4805      	ldr	r0, [pc, #20]	; (80022ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022d8:	f002 f9c7 	bl	800466a <HAL_PCD_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80022e2:	f7ff fb85 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	200006c0 	.word	0x200006c0

080022f0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0ac      	sub	sp, #176	; 0xb0
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002308:	f107 0318 	add.w	r3, r7, #24
 800230c:	2284      	movs	r2, #132	; 0x84
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f007 fd9c 	bl	8009e4e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800231e:	d159      	bne.n	80023d4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002320:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002324:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002326:	2300      	movs	r3, #0
 8002328:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800232c:	f107 0318 	add.w	r3, r7, #24
 8002330:	4618      	mov	r0, r3
 8002332:	f002 ffbd 	bl	80052b0 <HAL_RCCEx_PeriphCLKConfig>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800233c:	f7ff fb58 	bl	80019f0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002340:	4b26      	ldr	r3, [pc, #152]	; (80023dc <HAL_PCD_MspInit+0xec>)
 8002342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002344:	4a25      	ldr	r2, [pc, #148]	; (80023dc <HAL_PCD_MspInit+0xec>)
 8002346:	f043 0301 	orr.w	r3, r3, #1
 800234a:	6313      	str	r3, [r2, #48]	; 0x30
 800234c:	4b23      	ldr	r3, [pc, #140]	; (80023dc <HAL_PCD_MspInit+0xec>)
 800234e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	617b      	str	r3, [r7, #20]
 8002356:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002358:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800235c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002360:	2302      	movs	r3, #2
 8002362:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236c:	2303      	movs	r3, #3
 800236e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002372:	230a      	movs	r3, #10
 8002374:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800237c:	4619      	mov	r1, r3
 800237e:	4818      	ldr	r0, [pc, #96]	; (80023e0 <HAL_PCD_MspInit+0xf0>)
 8002380:	f000 fdb2 	bl	8002ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002384:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002388:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238c:	2300      	movs	r3, #0
 800238e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002398:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800239c:	4619      	mov	r1, r3
 800239e:	4810      	ldr	r0, [pc, #64]	; (80023e0 <HAL_PCD_MspInit+0xf0>)
 80023a0:	f000 fda2 	bl	8002ee8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80023a4:	4b0d      	ldr	r3, [pc, #52]	; (80023dc <HAL_PCD_MspInit+0xec>)
 80023a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a8:	4a0c      	ldr	r2, [pc, #48]	; (80023dc <HAL_PCD_MspInit+0xec>)
 80023aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ae:	6353      	str	r3, [r2, #52]	; 0x34
 80023b0:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <HAL_PCD_MspInit+0xec>)
 80023b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4b07      	ldr	r3, [pc, #28]	; (80023dc <HAL_PCD_MspInit+0xec>)
 80023be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c0:	4a06      	ldr	r2, [pc, #24]	; (80023dc <HAL_PCD_MspInit+0xec>)
 80023c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023c6:	6453      	str	r3, [r2, #68]	; 0x44
 80023c8:	4b04      	ldr	r3, [pc, #16]	; (80023dc <HAL_PCD_MspInit+0xec>)
 80023ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80023d4:	bf00      	nop
 80023d6:	37b0      	adds	r7, #176	; 0xb0
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40020000 	.word	0x40020000

080023e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800241c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023e8:	480d      	ldr	r0, [pc, #52]	; (8002420 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023ea:	490e      	ldr	r1, [pc, #56]	; (8002424 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023ec:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a0b      	ldr	r2, [pc, #44]	; (800242c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002400:	4c0b      	ldr	r4, [pc, #44]	; (8002430 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800240e:	f7ff fcff 	bl	8001e10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002412:	f007 fd75 	bl	8009f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002416:	f7ff fa3f 	bl	8001898 <main>
  bx  lr    
 800241a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800241c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002424:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8002428:	0800db88 	.word	0x0800db88
  ldr r2, =_sbss
 800242c:	20000378 	.word	0x20000378
  ldr r4, =_ebss
 8002430:	20000d2c 	.word	0x20000d2c

08002434 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002434:	e7fe      	b.n	8002434 <ADC_IRQHandler>

08002436 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800243a:	2003      	movs	r0, #3
 800243c:	f000 f94c 	bl	80026d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002440:	2000      	movs	r0, #0
 8002442:	f000 f805 	bl	8002450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002446:	f7ff fb81 	bl	8001b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	bd80      	pop	{r7, pc}

08002450 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <HAL_InitTick+0x54>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b12      	ldr	r3, [pc, #72]	; (80024a8 <HAL_InitTick+0x58>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	4619      	mov	r1, r3
 8002462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002466:	fbb3 f3f1 	udiv	r3, r3, r1
 800246a:	fbb2 f3f3 	udiv	r3, r2, r3
 800246e:	4618      	mov	r0, r3
 8002470:	f000 f967 	bl	8002742 <HAL_SYSTICK_Config>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e00e      	b.n	800249c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b0f      	cmp	r3, #15
 8002482:	d80a      	bhi.n	800249a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002484:	2200      	movs	r2, #0
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	f04f 30ff 	mov.w	r0, #4294967295
 800248c:	f000 f92f 	bl	80026ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002490:	4a06      	ldr	r2, [pc, #24]	; (80024ac <HAL_InitTick+0x5c>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e000      	b.n	800249c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
}
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000050 	.word	0x20000050
 80024a8:	20000058 	.word	0x20000058
 80024ac:	20000054 	.word	0x20000054

080024b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <HAL_IncTick+0x20>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	461a      	mov	r2, r3
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <HAL_IncTick+0x24>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4413      	add	r3, r2
 80024c0:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <HAL_IncTick+0x24>)
 80024c2:	6013      	str	r3, [r2, #0]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	20000058 	.word	0x20000058
 80024d4:	20000bc8 	.word	0x20000bc8

080024d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return uwTick;
 80024dc:	4b03      	ldr	r3, [pc, #12]	; (80024ec <HAL_GetTick+0x14>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	20000bc8 	.word	0x20000bc8

080024f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f8:	f7ff ffee 	bl	80024d8 <HAL_GetTick>
 80024fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002508:	d005      	beq.n	8002516 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800250a:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <HAL_Delay+0x44>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4413      	add	r3, r2
 8002514:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002516:	bf00      	nop
 8002518:	f7ff ffde 	bl	80024d8 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	429a      	cmp	r2, r3
 8002526:	d8f7      	bhi.n	8002518 <HAL_Delay+0x28>
  {
  }
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000058 	.word	0x20000058

08002538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <__NVIC_SetPriorityGrouping+0x40>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002554:	4013      	ands	r3, r2
 8002556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <__NVIC_SetPriorityGrouping+0x44>)
 8002562:	4313      	orrs	r3, r2
 8002564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002566:	4a04      	ldr	r2, [pc, #16]	; (8002578 <__NVIC_SetPriorityGrouping+0x40>)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	60d3      	str	r3, [r2, #12]
}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000ed00 	.word	0xe000ed00
 800257c:	05fa0000 	.word	0x05fa0000

08002580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002584:	4b04      	ldr	r3, [pc, #16]	; (8002598 <__NVIC_GetPriorityGrouping+0x18>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	0a1b      	lsrs	r3, r3, #8
 800258a:	f003 0307 	and.w	r3, r3, #7
}
 800258e:	4618      	mov	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	db0b      	blt.n	80025c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	f003 021f 	and.w	r2, r3, #31
 80025b4:	4907      	ldr	r1, [pc, #28]	; (80025d4 <__NVIC_EnableIRQ+0x38>)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	2001      	movs	r0, #1
 80025be:	fa00 f202 	lsl.w	r2, r0, r2
 80025c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	e000e100 	.word	0xe000e100

080025d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	6039      	str	r1, [r7, #0]
 80025e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	db0a      	blt.n	8002602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	490c      	ldr	r1, [pc, #48]	; (8002624 <__NVIC_SetPriority+0x4c>)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	0112      	lsls	r2, r2, #4
 80025f8:	b2d2      	uxtb	r2, r2
 80025fa:	440b      	add	r3, r1
 80025fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002600:	e00a      	b.n	8002618 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	b2da      	uxtb	r2, r3
 8002606:	4908      	ldr	r1, [pc, #32]	; (8002628 <__NVIC_SetPriority+0x50>)
 8002608:	79fb      	ldrb	r3, [r7, #7]
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	3b04      	subs	r3, #4
 8002610:	0112      	lsls	r2, r2, #4
 8002612:	b2d2      	uxtb	r2, r2
 8002614:	440b      	add	r3, r1
 8002616:	761a      	strb	r2, [r3, #24]
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	e000e100 	.word	0xe000e100
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800262c:	b480      	push	{r7}
 800262e:	b089      	sub	sp, #36	; 0x24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	f1c3 0307 	rsb	r3, r3, #7
 8002646:	2b04      	cmp	r3, #4
 8002648:	bf28      	it	cs
 800264a:	2304      	movcs	r3, #4
 800264c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	3304      	adds	r3, #4
 8002652:	2b06      	cmp	r3, #6
 8002654:	d902      	bls.n	800265c <NVIC_EncodePriority+0x30>
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	3b03      	subs	r3, #3
 800265a:	e000      	b.n	800265e <NVIC_EncodePriority+0x32>
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002660:	f04f 32ff 	mov.w	r2, #4294967295
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	401a      	ands	r2, r3
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002674:	f04f 31ff 	mov.w	r1, #4294967295
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	fa01 f303 	lsl.w	r3, r1, r3
 800267e:	43d9      	mvns	r1, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002684:	4313      	orrs	r3, r2
         );
}
 8002686:	4618      	mov	r0, r3
 8002688:	3724      	adds	r7, #36	; 0x24
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
	...

08002694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3b01      	subs	r3, #1
 80026a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026a4:	d301      	bcc.n	80026aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026a6:	2301      	movs	r3, #1
 80026a8:	e00f      	b.n	80026ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026aa:	4a0a      	ldr	r2, [pc, #40]	; (80026d4 <SysTick_Config+0x40>)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026b2:	210f      	movs	r1, #15
 80026b4:	f04f 30ff 	mov.w	r0, #4294967295
 80026b8:	f7ff ff8e 	bl	80025d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026bc:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <SysTick_Config+0x40>)
 80026be:	2200      	movs	r2, #0
 80026c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026c2:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <SysTick_Config+0x40>)
 80026c4:	2207      	movs	r2, #7
 80026c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	e000e010 	.word	0xe000e010

080026d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff ff29 	bl	8002538 <__NVIC_SetPriorityGrouping>
}
 80026e6:	bf00      	nop
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b086      	sub	sp, #24
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	4603      	mov	r3, r0
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	607a      	str	r2, [r7, #4]
 80026fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002700:	f7ff ff3e 	bl	8002580 <__NVIC_GetPriorityGrouping>
 8002704:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	68b9      	ldr	r1, [r7, #8]
 800270a:	6978      	ldr	r0, [r7, #20]
 800270c:	f7ff ff8e 	bl	800262c <NVIC_EncodePriority>
 8002710:	4602      	mov	r2, r0
 8002712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002716:	4611      	mov	r1, r2
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff ff5d 	bl	80025d8 <__NVIC_SetPriority>
}
 800271e:	bf00      	nop
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	4603      	mov	r3, r0
 800272e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ff31 	bl	800259c <__NVIC_EnableIRQ>
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff ffa2 	bl	8002694 <SysTick_Config>
 8002750:	4603      	mov	r3, r0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002766:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002768:	f7ff feb6 	bl	80024d8 <HAL_GetTick>
 800276c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d008      	beq.n	800278c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2280      	movs	r2, #128	; 0x80
 800277e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e052      	b.n	8002832 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 0216 	bic.w	r2, r2, #22
 800279a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	695a      	ldr	r2, [r3, #20]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027aa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d103      	bne.n	80027bc <HAL_DMA_Abort+0x62>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d007      	beq.n	80027cc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0208 	bic.w	r2, r2, #8
 80027ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0201 	bic.w	r2, r2, #1
 80027da:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027dc:	e013      	b.n	8002806 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027de:	f7ff fe7b 	bl	80024d8 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b05      	cmp	r3, #5
 80027ea:	d90c      	bls.n	8002806 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2203      	movs	r2, #3
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e015      	b.n	8002832 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1e4      	bne.n	80027de <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002818:	223f      	movs	r2, #63	; 0x3f
 800281a:	409a      	lsls	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d004      	beq.n	8002858 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2280      	movs	r2, #128	; 0x80
 8002852:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e00c      	b.n	8002872 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2205      	movs	r2, #5
 800285c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0201 	bic.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800288c:	b2db      	uxtb	r3, r3
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
	...

0800289c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e06a      	b.n	8002984 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d106      	bne.n	80028c6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2223      	movs	r2, #35	; 0x23
 80028bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7fe fdad 	bl	8001420 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c6:	4b31      	ldr	r3, [pc, #196]	; (800298c <HAL_ETH_Init+0xf0>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	4a30      	ldr	r2, [pc, #192]	; (800298c <HAL_ETH_Init+0xf0>)
 80028cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028d0:	6453      	str	r3, [r2, #68]	; 0x44
 80028d2:	4b2e      	ldr	r3, [pc, #184]	; (800298c <HAL_ETH_Init+0xf0>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80028de:	4b2c      	ldr	r3, [pc, #176]	; (8002990 <HAL_ETH_Init+0xf4>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	4a2b      	ldr	r2, [pc, #172]	; (8002990 <HAL_ETH_Init+0xf4>)
 80028e4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80028e8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80028ea:	4b29      	ldr	r3, [pc, #164]	; (8002990 <HAL_ETH_Init+0xf4>)
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	4927      	ldr	r1, [pc, #156]	; (8002990 <HAL_ETH_Init+0xf4>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80028f8:	4b25      	ldr	r3, [pc, #148]	; (8002990 <HAL_ETH_Init+0xf4>)
 80028fa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	6812      	ldr	r2, [r2, #0]
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002912:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002914:	f7ff fde0 	bl	80024d8 <HAL_GetTick>
 8002918:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800291a:	e011      	b.n	8002940 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800291c:	f7ff fddc 	bl	80024d8 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800292a:	d909      	bls.n	8002940 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2204      	movs	r2, #4
 8002930:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	22e0      	movs	r2, #224	; 0xe0
 8002938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e021      	b.n	8002984 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1e4      	bne.n	800291c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f958 	bl	8002c08 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f9ff 	bl	8002d5c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 fa55 	bl	8002e0e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	461a      	mov	r2, r3
 800296a:	2100      	movs	r1, #0
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 f9bd 	bl	8002cec <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2210      	movs	r2, #16
 800297e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40023800 	.word	0x40023800
 8002990:	40013800 	.word	0x40013800

08002994 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	4b51      	ldr	r3, [pc, #324]	; (8002af0 <ETH_SetMACConfig+0x15c>)
 80029aa:	4013      	ands	r3, r2
 80029ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	7c1b      	ldrb	r3, [r3, #16]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <ETH_SetMACConfig+0x28>
 80029b6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80029ba:	e000      	b.n	80029be <ETH_SetMACConfig+0x2a>
 80029bc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	7c5b      	ldrb	r3, [r3, #17]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d102      	bne.n	80029cc <ETH_SetMACConfig+0x38>
 80029c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029ca:	e000      	b.n	80029ce <ETH_SetMACConfig+0x3a>
 80029cc:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80029ce:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80029d4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	7fdb      	ldrb	r3, [r3, #31]
 80029da:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80029dc:	431a      	orrs	r2, r3
                        macconf->Speed |
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80029e2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	7f92      	ldrb	r2, [r2, #30]
 80029e8:	2a00      	cmp	r2, #0
 80029ea:	d102      	bne.n	80029f2 <ETH_SetMACConfig+0x5e>
 80029ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029f0:	e000      	b.n	80029f4 <ETH_SetMACConfig+0x60>
 80029f2:	2200      	movs	r2, #0
                        macconf->Speed |
 80029f4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	7f1b      	ldrb	r3, [r3, #28]
 80029fa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80029fc:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002a02:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	791b      	ldrb	r3, [r3, #4]
 8002a08:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002a0a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002a12:	2a00      	cmp	r2, #0
 8002a14:	d102      	bne.n	8002a1c <ETH_SetMACConfig+0x88>
 8002a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a1a:	e000      	b.n	8002a1e <ETH_SetMACConfig+0x8a>
 8002a1c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002a1e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	7bdb      	ldrb	r3, [r3, #15]
 8002a24:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002a26:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002a2c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a34:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a36:	4313      	orrs	r3, r2
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a4e:	2001      	movs	r0, #1
 8002a50:	f7ff fd4e 	bl	80024f0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a72:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002a7a:	2a00      	cmp	r2, #0
 8002a7c:	d101      	bne.n	8002a82 <ETH_SetMACConfig+0xee>
 8002a7e:	2280      	movs	r2, #128	; 0x80
 8002a80:	e000      	b.n	8002a84 <ETH_SetMACConfig+0xf0>
 8002a82:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002a84:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002a8a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002a92:	2a01      	cmp	r2, #1
 8002a94:	d101      	bne.n	8002a9a <ETH_SetMACConfig+0x106>
 8002a96:	2208      	movs	r2, #8
 8002a98:	e000      	b.n	8002a9c <ETH_SetMACConfig+0x108>
 8002a9a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002a9c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002aa4:	2a01      	cmp	r2, #1
 8002aa6:	d101      	bne.n	8002aac <ETH_SetMACConfig+0x118>
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	e000      	b.n	8002aae <ETH_SetMACConfig+0x11a>
 8002aac:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002aae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002ab6:	2a01      	cmp	r2, #1
 8002ab8:	d101      	bne.n	8002abe <ETH_SetMACConfig+0x12a>
 8002aba:	2202      	movs	r2, #2
 8002abc:	e000      	b.n	8002ac0 <ETH_SetMACConfig+0x12c>
 8002abe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ad8:	2001      	movs	r0, #1
 8002ada:	f7ff fd09 	bl	80024f0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	619a      	str	r2, [r3, #24]
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	ff20810f 	.word	0xff20810f

08002af4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	4b3d      	ldr	r3, [pc, #244]	; (8002c04 <ETH_SetDMAConfig+0x110>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	7b1b      	ldrb	r3, [r3, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d102      	bne.n	8002b20 <ETH_SetDMAConfig+0x2c>
 8002b1a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002b1e:	e000      	b.n	8002b22 <ETH_SetDMAConfig+0x2e>
 8002b20:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	7b5b      	ldrb	r3, [r3, #13]
 8002b26:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002b28:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	7f52      	ldrb	r2, [r2, #29]
 8002b2e:	2a00      	cmp	r2, #0
 8002b30:	d102      	bne.n	8002b38 <ETH_SetDMAConfig+0x44>
 8002b32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002b36:	e000      	b.n	8002b3a <ETH_SetDMAConfig+0x46>
 8002b38:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002b3a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	7b9b      	ldrb	r3, [r3, #14]
 8002b40:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002b42:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002b48:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	7f1b      	ldrb	r3, [r3, #28]
 8002b4e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002b50:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	7f9b      	ldrb	r3, [r3, #30]
 8002b56:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002b58:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002b5e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b66:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b78:	461a      	mov	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	f7ff fcb0 	bl	80024f0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b98:	461a      	mov	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	791b      	ldrb	r3, [r3, #4]
 8002ba2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ba8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002bae:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002bb4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002bbc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002bbe:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002bc6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002bcc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bd6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002bda:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002be8:	2001      	movs	r0, #1
 8002bea:	f7ff fc81 	bl	80024f0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	bf00      	nop
 8002bfe:	3710      	adds	r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	f8de3f23 	.word	0xf8de3f23

08002c08 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b0a6      	sub	sp, #152	; 0x98
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002c10:	2301      	movs	r3, #1
 8002c12:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002c16:	2301      	movs	r3, #1
 8002c18:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002c20:	2300      	movs	r3, #0
 8002c22:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002c26:	2301      	movs	r3, #1
 8002c28:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002c32:	2301      	movs	r3, #1
 8002c34:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002c44:	2300      	movs	r3, #0
 8002c46:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002c52:	2300      	movs	r3, #0
 8002c54:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002c64:	2300      	movs	r3, #0
 8002c66:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002c6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c6e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002c70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c74:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002c76:	2300      	movs	r3, #0
 8002c78:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002c7c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c80:	4619      	mov	r1, r3
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff fe86 	bl	8002994 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002c90:	2301      	movs	r3, #1
 8002c92:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002c96:	2301      	movs	r3, #1
 8002c98:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002caa:	2300      	movs	r3, #0
 8002cac:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002cb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cbc:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002cbe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cc2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002cc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cc8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002cd8:	f107 0308 	add.w	r3, r7, #8
 8002cdc:	4619      	mov	r1, r3
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff ff08 	bl	8002af4 <ETH_SetDMAConfig>
}
 8002ce4:	bf00      	nop
 8002ce6:	3798      	adds	r7, #152	; 0x98
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b087      	sub	sp, #28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3305      	adds	r3, #5
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	3204      	adds	r2, #4
 8002d04:	7812      	ldrb	r2, [r2, #0]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <ETH_MACAddressConfig+0x68>)
 8002d0e:	4413      	add	r3, r2
 8002d10:	461a      	mov	r2, r3
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	3303      	adds	r3, #3
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	061a      	lsls	r2, r3, #24
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	3302      	adds	r3, #2
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	041b      	lsls	r3, r3, #16
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	021b      	lsls	r3, r3, #8
 8002d30:	4313      	orrs	r3, r2
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	7812      	ldrb	r2, [r2, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <ETH_MACAddressConfig+0x6c>)
 8002d3e:	4413      	add	r3, r2
 8002d40:	461a      	mov	r2, r3
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	6013      	str	r3, [r2, #0]
}
 8002d46:	bf00      	nop
 8002d48:	371c      	adds	r7, #28
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40028040 	.word	0x40028040
 8002d58:	40028044 	.word	0x40028044

08002d5c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002d64:	2300      	movs	r3, #0
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	e03e      	b.n	8002de8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68d9      	ldr	r1, [r3, #12]
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	440b      	add	r3, r1
 8002d7a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	2200      	movs	r2, #0
 8002d86:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2200      	movs	r2, #0
 8002d92:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002d94:	68b9      	ldr	r1, [r7, #8]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	3206      	adds	r2, #6
 8002d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d80c      	bhi.n	8002dcc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68d9      	ldr	r1, [r3, #12]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	4613      	mov	r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	440b      	add	r3, r1
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	e004      	b.n	8002dd6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	3301      	adds	r3, #1
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d9bd      	bls.n	8002d6a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e00:	611a      	str	r2, [r3, #16]
}
 8002e02:	bf00      	nop
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b085      	sub	sp, #20
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002e16:	2300      	movs	r3, #0
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	e046      	b.n	8002eaa <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6919      	ldr	r1, [r3, #16]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	4613      	mov	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	440b      	add	r3, r1
 8002e2c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2200      	movs	r2, #0
 8002e38:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2200      	movs	r2, #0
 8002e44:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002e58:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002e60:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	3212      	adds	r2, #18
 8002e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d80c      	bhi.n	8002e9a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6919      	ldr	r1, [r3, #16]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	440b      	add	r3, r1
 8002e92:	461a      	mov	r2, r3
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	60da      	str	r2, [r3, #12]
 8002e98:	e004      	b.n	8002ea4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d9b5      	bls.n	8002e1c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002eda:	60da      	str	r2, [r3, #12]
}
 8002edc:	bf00      	nop
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b089      	sub	sp, #36	; 0x24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002efe:	2300      	movs	r3, #0
 8002f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
 8002f06:	e175      	b.n	80031f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002f08:	2201      	movs	r2, #1
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	f040 8164 	bne.w	80031ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d005      	beq.n	8002f3e <HAL_GPIO_Init+0x56>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d130      	bne.n	8002fa0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	2203      	movs	r2, #3
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68da      	ldr	r2, [r3, #12]
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f74:	2201      	movs	r2, #1
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	f003 0201 	and.w	r2, r3, #1
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f003 0303 	and.w	r3, r3, #3
 8002fa8:	2b03      	cmp	r3, #3
 8002faa:	d017      	beq.n	8002fdc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d123      	bne.n	8003030 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	08da      	lsrs	r2, r3, #3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3208      	adds	r2, #8
 8002ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	220f      	movs	r2, #15
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43db      	mvns	r3, r3
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	4013      	ands	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4313      	orrs	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	08da      	lsrs	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	3208      	adds	r2, #8
 800302a:	69b9      	ldr	r1, [r7, #24]
 800302c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	2203      	movs	r2, #3
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f003 0203 	and.w	r2, r3, #3
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4313      	orrs	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80be 	beq.w	80031ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003072:	4b66      	ldr	r3, [pc, #408]	; (800320c <HAL_GPIO_Init+0x324>)
 8003074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003076:	4a65      	ldr	r2, [pc, #404]	; (800320c <HAL_GPIO_Init+0x324>)
 8003078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800307c:	6453      	str	r3, [r2, #68]	; 0x44
 800307e:	4b63      	ldr	r3, [pc, #396]	; (800320c <HAL_GPIO_Init+0x324>)
 8003080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800308a:	4a61      	ldr	r2, [pc, #388]	; (8003210 <HAL_GPIO_Init+0x328>)
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	089b      	lsrs	r3, r3, #2
 8003090:	3302      	adds	r3, #2
 8003092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	220f      	movs	r2, #15
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	43db      	mvns	r3, r3
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	4013      	ands	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a58      	ldr	r2, [pc, #352]	; (8003214 <HAL_GPIO_Init+0x32c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d037      	beq.n	8003126 <HAL_GPIO_Init+0x23e>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a57      	ldr	r2, [pc, #348]	; (8003218 <HAL_GPIO_Init+0x330>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d031      	beq.n	8003122 <HAL_GPIO_Init+0x23a>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a56      	ldr	r2, [pc, #344]	; (800321c <HAL_GPIO_Init+0x334>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d02b      	beq.n	800311e <HAL_GPIO_Init+0x236>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a55      	ldr	r2, [pc, #340]	; (8003220 <HAL_GPIO_Init+0x338>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d025      	beq.n	800311a <HAL_GPIO_Init+0x232>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a54      	ldr	r2, [pc, #336]	; (8003224 <HAL_GPIO_Init+0x33c>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d01f      	beq.n	8003116 <HAL_GPIO_Init+0x22e>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a53      	ldr	r2, [pc, #332]	; (8003228 <HAL_GPIO_Init+0x340>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d019      	beq.n	8003112 <HAL_GPIO_Init+0x22a>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a52      	ldr	r2, [pc, #328]	; (800322c <HAL_GPIO_Init+0x344>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d013      	beq.n	800310e <HAL_GPIO_Init+0x226>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a51      	ldr	r2, [pc, #324]	; (8003230 <HAL_GPIO_Init+0x348>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d00d      	beq.n	800310a <HAL_GPIO_Init+0x222>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a50      	ldr	r2, [pc, #320]	; (8003234 <HAL_GPIO_Init+0x34c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d007      	beq.n	8003106 <HAL_GPIO_Init+0x21e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a4f      	ldr	r2, [pc, #316]	; (8003238 <HAL_GPIO_Init+0x350>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d101      	bne.n	8003102 <HAL_GPIO_Init+0x21a>
 80030fe:	2309      	movs	r3, #9
 8003100:	e012      	b.n	8003128 <HAL_GPIO_Init+0x240>
 8003102:	230a      	movs	r3, #10
 8003104:	e010      	b.n	8003128 <HAL_GPIO_Init+0x240>
 8003106:	2308      	movs	r3, #8
 8003108:	e00e      	b.n	8003128 <HAL_GPIO_Init+0x240>
 800310a:	2307      	movs	r3, #7
 800310c:	e00c      	b.n	8003128 <HAL_GPIO_Init+0x240>
 800310e:	2306      	movs	r3, #6
 8003110:	e00a      	b.n	8003128 <HAL_GPIO_Init+0x240>
 8003112:	2305      	movs	r3, #5
 8003114:	e008      	b.n	8003128 <HAL_GPIO_Init+0x240>
 8003116:	2304      	movs	r3, #4
 8003118:	e006      	b.n	8003128 <HAL_GPIO_Init+0x240>
 800311a:	2303      	movs	r3, #3
 800311c:	e004      	b.n	8003128 <HAL_GPIO_Init+0x240>
 800311e:	2302      	movs	r3, #2
 8003120:	e002      	b.n	8003128 <HAL_GPIO_Init+0x240>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <HAL_GPIO_Init+0x240>
 8003126:	2300      	movs	r3, #0
 8003128:	69fa      	ldr	r2, [r7, #28]
 800312a:	f002 0203 	and.w	r2, r2, #3
 800312e:	0092      	lsls	r2, r2, #2
 8003130:	4093      	lsls	r3, r2
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4313      	orrs	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003138:	4935      	ldr	r1, [pc, #212]	; (8003210 <HAL_GPIO_Init+0x328>)
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	089b      	lsrs	r3, r3, #2
 800313e:	3302      	adds	r3, #2
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003146:	4b3d      	ldr	r3, [pc, #244]	; (800323c <HAL_GPIO_Init+0x354>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	43db      	mvns	r3, r3
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	4013      	ands	r3, r2
 8003154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	4313      	orrs	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800316a:	4a34      	ldr	r2, [pc, #208]	; (800323c <HAL_GPIO_Init+0x354>)
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003170:	4b32      	ldr	r3, [pc, #200]	; (800323c <HAL_GPIO_Init+0x354>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	43db      	mvns	r3, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	4313      	orrs	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003194:	4a29      	ldr	r2, [pc, #164]	; (800323c <HAL_GPIO_Init+0x354>)
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800319a:	4b28      	ldr	r3, [pc, #160]	; (800323c <HAL_GPIO_Init+0x354>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	43db      	mvns	r3, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4013      	ands	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031be:	4a1f      	ldr	r2, [pc, #124]	; (800323c <HAL_GPIO_Init+0x354>)
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031c4:	4b1d      	ldr	r3, [pc, #116]	; (800323c <HAL_GPIO_Init+0x354>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	43db      	mvns	r3, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4013      	ands	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031e8:	4a14      	ldr	r2, [pc, #80]	; (800323c <HAL_GPIO_Init+0x354>)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	3301      	adds	r3, #1
 80031f2:	61fb      	str	r3, [r7, #28]
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	2b0f      	cmp	r3, #15
 80031f8:	f67f ae86 	bls.w	8002f08 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80031fc:	bf00      	nop
 80031fe:	bf00      	nop
 8003200:	3724      	adds	r7, #36	; 0x24
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	40023800 	.word	0x40023800
 8003210:	40013800 	.word	0x40013800
 8003214:	40020000 	.word	0x40020000
 8003218:	40020400 	.word	0x40020400
 800321c:	40020800 	.word	0x40020800
 8003220:	40020c00 	.word	0x40020c00
 8003224:	40021000 	.word	0x40021000
 8003228:	40021400 	.word	0x40021400
 800322c:	40021800 	.word	0x40021800
 8003230:	40021c00 	.word	0x40021c00
 8003234:	40022000 	.word	0x40022000
 8003238:	40022400 	.word	0x40022400
 800323c:	40013c00 	.word	0x40013c00

08003240 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	807b      	strh	r3, [r7, #2]
 800324c:	4613      	mov	r3, r2
 800324e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003250:	787b      	ldrb	r3, [r7, #1]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003256:	887a      	ldrh	r2, [r7, #2]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800325c:	e003      	b.n	8003266 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800325e:	887b      	ldrh	r3, [r7, #2]
 8003260:	041a      	lsls	r2, r3, #16
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	619a      	str	r2, [r3, #24]
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
	...

08003274 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800327e:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003280:	695a      	ldr	r2, [r3, #20]
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	4013      	ands	r3, r2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d006      	beq.n	8003298 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800328a:	4a05      	ldr	r2, [pc, #20]	; (80032a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fe f80c 	bl	80012b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40013c00 	.word	0x40013c00

080032a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e07f      	b.n	80033b6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fe fa74 	bl	80017b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2224      	movs	r2, #36	; 0x24
 80032d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003304:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d107      	bne.n	800331e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	e006      	b.n	800332c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800332a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	2b02      	cmp	r3, #2
 8003332:	d104      	bne.n	800333e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800333c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b1d      	ldr	r3, [pc, #116]	; (80033c0 <HAL_I2C_Init+0x11c>)
 800334a:	430b      	orrs	r3, r1
 800334c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800335c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691a      	ldr	r2, [r3, #16]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	69d9      	ldr	r1, [r3, #28]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1a      	ldr	r2, [r3, #32]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	02008000 	.word	0x02008000

080033c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b088      	sub	sp, #32
 80033c8:	af02      	add	r7, sp, #8
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	4608      	mov	r0, r1
 80033ce:	4611      	mov	r1, r2
 80033d0:	461a      	mov	r2, r3
 80033d2:	4603      	mov	r3, r0
 80033d4:	817b      	strh	r3, [r7, #10]
 80033d6:	460b      	mov	r3, r1
 80033d8:	813b      	strh	r3, [r7, #8]
 80033da:	4613      	mov	r3, r2
 80033dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b20      	cmp	r3, #32
 80033e8:	f040 80fd 	bne.w	80035e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ec:	6a3b      	ldr	r3, [r7, #32]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <HAL_I2C_Mem_Read+0x34>
 80033f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d105      	bne.n	8003404 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0f1      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800340a:	2b01      	cmp	r3, #1
 800340c:	d101      	bne.n	8003412 <HAL_I2C_Mem_Read+0x4e>
 800340e:	2302      	movs	r3, #2
 8003410:	e0ea      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800341a:	f7ff f85d 	bl	80024d8 <HAL_GetTick>
 800341e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	2319      	movs	r3, #25
 8003426:	2201      	movs	r2, #1
 8003428:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f000 fe58 	bl	80040e2 <I2C_WaitOnFlagUntilTimeout>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e0d5      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2222      	movs	r2, #34	; 0x22
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2240      	movs	r2, #64	; 0x40
 8003448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6a3a      	ldr	r2, [r7, #32]
 8003456:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800345c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003464:	88f8      	ldrh	r0, [r7, #6]
 8003466:	893a      	ldrh	r2, [r7, #8]
 8003468:	8979      	ldrh	r1, [r7, #10]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	4603      	mov	r3, r0
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 fa6d 	bl	8003954 <I2C_RequestMemoryRead>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0ad      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003490:	b29b      	uxth	r3, r3
 8003492:	2bff      	cmp	r3, #255	; 0xff
 8003494:	d90e      	bls.n	80034b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	22ff      	movs	r2, #255	; 0xff
 800349a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	8979      	ldrh	r1, [r7, #10]
 80034a4:	4b52      	ldr	r3, [pc, #328]	; (80035f0 <HAL_I2C_Mem_Read+0x22c>)
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 ffb5 	bl	800441c <I2C_TransferConfig>
 80034b2:	e00f      	b.n	80034d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	8979      	ldrh	r1, [r7, #10]
 80034c6:	4b4a      	ldr	r3, [pc, #296]	; (80035f0 <HAL_I2C_Mem_Read+0x22c>)
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 ffa4 	bl	800441c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034da:	2200      	movs	r2, #0
 80034dc:	2104      	movs	r1, #4
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 fdff 	bl	80040e2 <I2C_WaitOnFlagUntilTimeout>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e07c      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f8:	b2d2      	uxtb	r2, r2
 80034fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350a:	3b01      	subs	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003524:	b29b      	uxth	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d034      	beq.n	8003594 <HAL_I2C_Mem_Read+0x1d0>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800352e:	2b00      	cmp	r3, #0
 8003530:	d130      	bne.n	8003594 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003538:	2200      	movs	r2, #0
 800353a:	2180      	movs	r1, #128	; 0x80
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 fdd0 	bl	80040e2 <I2C_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e04d      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003550:	b29b      	uxth	r3, r3
 8003552:	2bff      	cmp	r3, #255	; 0xff
 8003554:	d90e      	bls.n	8003574 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	22ff      	movs	r2, #255	; 0xff
 800355a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003560:	b2da      	uxtb	r2, r3
 8003562:	8979      	ldrh	r1, [r7, #10]
 8003564:	2300      	movs	r3, #0
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 ff55 	bl	800441c <I2C_TransferConfig>
 8003572:	e00f      	b.n	8003594 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003582:	b2da      	uxtb	r2, r3
 8003584:	8979      	ldrh	r1, [r7, #10]
 8003586:	2300      	movs	r3, #0
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 ff44 	bl	800441c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003598:	b29b      	uxth	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d19a      	bne.n	80034d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	f000 fe1d 	bl	80041e2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e01a      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2220      	movs	r2, #32
 80035b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <HAL_I2C_Mem_Read+0x230>)
 80035c6:	400b      	ands	r3, r1
 80035c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035e2:	2300      	movs	r3, #0
 80035e4:	e000      	b.n	80035e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80035e6:	2302      	movs	r3, #2
  }
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	80002400 	.word	0x80002400
 80035f4:	fe00e800 	.word	0xfe00e800

080035f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	68f9      	ldr	r1, [r7, #12]
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	4798      	blx	r3
  }
}
 8003624:	bf00      	nop
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00f      	beq.n	800366e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00a      	beq.n	800366e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365c:	f043 0201 	orr.w	r2, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f44f 7280 	mov.w	r2, #256	; 0x100
 800366c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00f      	beq.n	8003698 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003686:	f043 0208 	orr.w	r2, r3, #8
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003696:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00f      	beq.n	80036c2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b0:	f043 0202 	orr.w	r2, r3, #2
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f003 030b 	and.w	r3, r3, #11
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80036d2:	68f9      	ldr	r1, [r7, #12]
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 fbcb 	bl	8003e70 <I2C_ITError>
  }
}
 80036da:	bf00      	nop
 80036dc:	3718      	adds	r7, #24
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	460b      	mov	r3, r1
 8003714:	70fb      	strb	r3, [r7, #3]
 8003716:	4613      	mov	r3, r2
 8003718:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800373a:	b480      	push	{r7}
 800373c:	b083      	sub	sp, #12
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003756:	bf00      	nop
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b086      	sub	sp, #24
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003772:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800377e:	2b01      	cmp	r3, #1
 8003780:	d101      	bne.n	8003786 <I2C_Slave_ISR_IT+0x24>
 8003782:	2302      	movs	r3, #2
 8003784:	e0e1      	b.n	800394a <I2C_Slave_ISR_IT+0x1e8>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f003 0320 	and.w	r3, r3, #32
 8003794:	2b00      	cmp	r3, #0
 8003796:	d008      	beq.n	80037aa <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80037a2:	6939      	ldr	r1, [r7, #16]
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 fa09 	bl	8003bbc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	f003 0310 	and.w	r3, r3, #16
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d04b      	beq.n	800384c <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d046      	beq.n	800384c <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d128      	bne.n	800381a <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b28      	cmp	r3, #40	; 0x28
 80037d2:	d108      	bne.n	80037e6 <I2C_Slave_ISR_IT+0x84>
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037da:	d104      	bne.n	80037e6 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80037dc:	6939      	ldr	r1, [r7, #16]
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 faf2 	bl	8003dc8 <I2C_ITListenCplt>
 80037e4:	e031      	b.n	800384a <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b29      	cmp	r3, #41	; 0x29
 80037f0:	d10e      	bne.n	8003810 <I2C_Slave_ISR_IT+0xae>
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037f8:	d00a      	beq.n	8003810 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2210      	movs	r2, #16
 8003800:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 fc2b 	bl	800405e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f97b 	bl	8003b04 <I2C_ITSlaveSeqCplt>
 800380e:	e01c      	b.n	800384a <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2210      	movs	r2, #16
 8003816:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003818:	e08f      	b.n	800393a <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2210      	movs	r2, #16
 8003820:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003826:	f043 0204 	orr.w	r2, r3, #4
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <I2C_Slave_ISR_IT+0xda>
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800383a:	d17e      	bne.n	800393a <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003840:	4619      	mov	r1, r3
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 fb14 	bl	8003e70 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003848:	e077      	b.n	800393a <I2C_Slave_ISR_IT+0x1d8>
 800384a:	e076      	b.n	800393a <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b00      	cmp	r3, #0
 8003854:	d02f      	beq.n	80038b6 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800385c:	2b00      	cmp	r3, #0
 800385e:	d02a      	beq.n	80038b6 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003864:	b29b      	uxth	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d018      	beq.n	800389c <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003886:	3b01      	subs	r3, #1
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d14b      	bne.n	800393e <I2C_Slave_ISR_IT+0x1dc>
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038ac:	d047      	beq.n	800393e <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 f928 	bl	8003b04 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80038b4:	e043      	b.n	800393e <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	f003 0308 	and.w	r3, r3, #8
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d009      	beq.n	80038d4 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d004      	beq.n	80038d4 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80038ca:	6939      	ldr	r1, [r7, #16]
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f895 	bl	80039fc <I2C_ITAddrCplt>
 80038d2:	e035      	b.n	8003940 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d030      	beq.n	8003940 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d02b      	beq.n	8003940 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d018      	beq.n	8003924 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f6:	781a      	ldrb	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	851a      	strh	r2, [r3, #40]	; 0x28
 8003922:	e00d      	b.n	8003940 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800392a:	d002      	beq.n	8003932 <I2C_Slave_ISR_IT+0x1d0>
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d106      	bne.n	8003940 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f8e6 	bl	8003b04 <I2C_ITSlaveSeqCplt>
 8003938:	e002      	b.n	8003940 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 800393a:	bf00      	nop
 800393c:	e000      	b.n	8003940 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 800393e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
	...

08003954 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af02      	add	r7, sp, #8
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	4608      	mov	r0, r1
 800395e:	4611      	mov	r1, r2
 8003960:	461a      	mov	r2, r3
 8003962:	4603      	mov	r3, r0
 8003964:	817b      	strh	r3, [r7, #10]
 8003966:	460b      	mov	r3, r1
 8003968:	813b      	strh	r3, [r7, #8]
 800396a:	4613      	mov	r3, r2
 800396c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800396e:	88fb      	ldrh	r3, [r7, #6]
 8003970:	b2da      	uxtb	r2, r3
 8003972:	8979      	ldrh	r1, [r7, #10]
 8003974:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <I2C_RequestMemoryRead+0xa4>)
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	2300      	movs	r3, #0
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 fd4e 	bl	800441c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	69b9      	ldr	r1, [r7, #24]
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 fbec 	bl	8004162 <I2C_WaitOnTXISFlagUntilTimeout>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e02c      	b.n	80039ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003994:	88fb      	ldrh	r3, [r7, #6]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d105      	bne.n	80039a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800399a:	893b      	ldrh	r3, [r7, #8]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	629a      	str	r2, [r3, #40]	; 0x28
 80039a4:	e015      	b.n	80039d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80039a6:	893b      	ldrh	r3, [r7, #8]
 80039a8:	0a1b      	lsrs	r3, r3, #8
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	b2da      	uxtb	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039b4:	69fa      	ldr	r2, [r7, #28]
 80039b6:	69b9      	ldr	r1, [r7, #24]
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 fbd2 	bl	8004162 <I2C_WaitOnTXISFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e012      	b.n	80039ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039c8:	893b      	ldrh	r3, [r7, #8]
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2200      	movs	r2, #0
 80039da:	2140      	movs	r1, #64	; 0x40
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f000 fb80 	bl	80040e2 <I2C_WaitOnFlagUntilTimeout>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e000      	b.n	80039ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	80002000 	.word	0x80002000

080039fc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003a12:	2b28      	cmp	r3, #40	; 0x28
 8003a14:	d16a      	bne.n	8003aec <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	0c1b      	lsrs	r3, r3, #16
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	0c1b      	lsrs	r3, r3, #16
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003a34:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a42:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003a50:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d138      	bne.n	8003acc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003a5a:	897b      	ldrh	r3, [r7, #10]
 8003a5c:	09db      	lsrs	r3, r3, #7
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	89bb      	ldrh	r3, [r7, #12]
 8003a62:	4053      	eors	r3, r2
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	f003 0306 	and.w	r3, r3, #6
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d11c      	bne.n	8003aa8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003a6e:	897b      	ldrh	r3, [r7, #10]
 8003a70:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d13b      	bne.n	8003afc <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2208      	movs	r2, #8
 8003a90:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003a9a:	89ba      	ldrh	r2, [r7, #12]
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7ff fe32 	bl	800370a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003aa6:	e029      	b.n	8003afc <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003aa8:	893b      	ldrh	r3, [r7, #8]
 8003aaa:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003aac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 fce5 	bl	8004480 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003abe:	89ba      	ldrh	r2, [r7, #12]
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7ff fe20 	bl	800370a <HAL_I2C_AddrCallback>
}
 8003aca:	e017      	b.n	8003afc <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003acc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 fcd5 	bl	8004480 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ade:	89ba      	ldrh	r2, [r7, #12]
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7ff fe10 	bl	800370a <HAL_I2C_AddrCallback>
}
 8003aea:	e007      	b.n	8003afc <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2208      	movs	r2, #8
 8003af2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003afc:	bf00      	nop
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d008      	beq.n	8003b38 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	e00c      	b.n	8003b52 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b50:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b29      	cmp	r3, #41	; 0x29
 8003b5c:	d112      	bne.n	8003b84 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2228      	movs	r2, #40	; 0x28
 8003b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2221      	movs	r2, #33	; 0x21
 8003b6a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fc86 	bl	8004480 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7ff fdb0 	bl	80036e2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003b82:	e017      	b.n	8003bb4 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b8e:	d111      	bne.n	8003bb4 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2228      	movs	r2, #40	; 0x28
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2222      	movs	r2, #34	; 0x22
 8003b9c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003b9e:	2102      	movs	r1, #2
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 fc6d 	bl	8004480 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7ff fda1 	bl	80036f6 <HAL_I2C_SlaveRxCpltCallback>
}
 8003bb4:	bf00      	nop
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bd8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2220      	movs	r2, #32
 8003be0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003be2:	7bfb      	ldrb	r3, [r7, #15]
 8003be4:	2b21      	cmp	r3, #33	; 0x21
 8003be6:	d002      	beq.n	8003bee <I2C_ITSlaveCplt+0x32>
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	2b29      	cmp	r3, #41	; 0x29
 8003bec:	d108      	bne.n	8003c00 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003bee:	f248 0101 	movw	r1, #32769	; 0x8001
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 fc44 	bl	8004480 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2221      	movs	r2, #33	; 0x21
 8003bfc:	631a      	str	r2, [r3, #48]	; 0x30
 8003bfe:	e00d      	b.n	8003c1c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	2b22      	cmp	r3, #34	; 0x22
 8003c04:	d002      	beq.n	8003c0c <I2C_ITSlaveCplt+0x50>
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
 8003c08:	2b2a      	cmp	r3, #42	; 0x2a
 8003c0a:	d107      	bne.n	8003c1c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003c0c:	f248 0102 	movw	r1, #32770	; 0x8002
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fc35 	bl	8004480 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2222      	movs	r2, #34	; 0x22
 8003c1a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c2a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6859      	ldr	r1, [r3, #4]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	4b62      	ldr	r3, [pc, #392]	; (8003dc0 <I2C_ITSlaveCplt+0x204>)
 8003c38:	400b      	ands	r3, r1
 8003c3a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fa0e 	bl	800405e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d013      	beq.n	8003c74 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c5a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d01f      	beq.n	8003ca4 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c72:	e017      	b.n	8003ca4 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d012      	beq.n	8003ca4 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c8c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d006      	beq.n	8003ca4 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f003 0304 	and.w	r3, r3, #4
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d020      	beq.n	8003cf0 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f023 0304 	bic.w	r3, r3, #4
 8003cb4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc0:	b2d2      	uxtb	r2, r2
 8003cc2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00c      	beq.n	8003cf0 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d005      	beq.n	8003d06 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfe:	f043 0204 	orr.w	r2, r3, #4
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d010      	beq.n	8003d3e <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	4619      	mov	r1, r3
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 f8a4 	bl	8003e70 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b28      	cmp	r3, #40	; 0x28
 8003d32:	d141      	bne.n	8003db8 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003d34:	6979      	ldr	r1, [r7, #20]
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f846 	bl	8003dc8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003d3c:	e03c      	b.n	8003db8 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d42:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d46:	d014      	beq.n	8003d72 <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7ff fedb 	bl	8003b04 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a1c      	ldr	r2, [pc, #112]	; (8003dc4 <I2C_ITSlaveCplt+0x208>)
 8003d52:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7ff fcdb 	bl	8003726 <HAL_I2C_ListenCpltCallback>
}
 8003d70:	e022      	b.n	8003db8 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b22      	cmp	r3, #34	; 0x22
 8003d7c:	d10e      	bne.n	8003d9c <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7ff fcae 	bl	80036f6 <HAL_I2C_SlaveRxCpltCallback>
}
 8003d9a:	e00d      	b.n	8003db8 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff fc95 	bl	80036e2 <HAL_I2C_SlaveTxCpltCallback>
}
 8003db8:	bf00      	nop
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	fe00e800 	.word	0xfe00e800
 8003dc4:	ffff0000 	.word	0xffff0000

08003dc8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a25      	ldr	r2, [pc, #148]	; (8003e6c <I2C_ITListenCplt+0xa4>)
 8003dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2220      	movs	r2, #32
 8003de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d022      	beq.n	8003e44 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	1c5a      	adds	r2, r3, #1
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d012      	beq.n	8003e44 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3c:	f043 0204 	orr.w	r2, r3, #4
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003e44:	f248 0103 	movw	r1, #32771	; 0x8003
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 fb19 	bl	8004480 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2210      	movs	r2, #16
 8003e54:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7ff fc61 	bl	8003726 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003e64:	bf00      	nop
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	ffff0000 	.word	0xffff0000

08003e70 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a5d      	ldr	r2, [pc, #372]	; (8004004 <I2C_ITError+0x194>)
 8003e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	2b28      	cmp	r3, #40	; 0x28
 8003ea6:	d005      	beq.n	8003eb4 <I2C_ITError+0x44>
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	2b29      	cmp	r3, #41	; 0x29
 8003eac:	d002      	beq.n	8003eb4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003eae:	7bfb      	ldrb	r3, [r7, #15]
 8003eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8003eb2:	d10b      	bne.n	8003ecc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003eb4:	2103      	movs	r1, #3
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fae2 	bl	8004480 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2228      	movs	r2, #40	; 0x28
 8003ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a50      	ldr	r2, [pc, #320]	; (8004008 <I2C_ITError+0x198>)
 8003ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8003eca:	e011      	b.n	8003ef0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003ecc:	f248 0103 	movw	r1, #32771	; 0x8003
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 fad5 	bl	8004480 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b60      	cmp	r3, #96	; 0x60
 8003ee0:	d003      	beq.n	8003eea <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d039      	beq.n	8003f72 <I2C_ITError+0x102>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b11      	cmp	r3, #17
 8003f02:	d002      	beq.n	8003f0a <I2C_ITError+0x9a>
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2b21      	cmp	r3, #33	; 0x21
 8003f08:	d133      	bne.n	8003f72 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f18:	d107      	bne.n	8003f2a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003f28:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fe fca5 	bl	800287e <HAL_DMA_GetState>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d017      	beq.n	8003f6a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3e:	4a33      	ldr	r2, [pc, #204]	; (800400c <I2C_ITError+0x19c>)
 8003f40:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fe fc73 	bl	800283a <HAL_DMA_Abort_IT>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d04d      	beq.n	8003ff6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f64:	4610      	mov	r0, r2
 8003f66:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f68:	e045      	b.n	8003ff6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f850 	bl	8004010 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f70:	e041      	b.n	8003ff6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d039      	beq.n	8003fee <I2C_ITError+0x17e>
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	2b12      	cmp	r3, #18
 8003f7e:	d002      	beq.n	8003f86 <I2C_ITError+0x116>
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	2b22      	cmp	r3, #34	; 0x22
 8003f84:	d133      	bne.n	8003fee <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f94:	d107      	bne.n	8003fa6 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fa4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fe fc67 	bl	800287e <HAL_DMA_GetState>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d017      	beq.n	8003fe6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fba:	4a14      	ldr	r2, [pc, #80]	; (800400c <I2C_ITError+0x19c>)
 8003fbc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fe fc35 	bl	800283a <HAL_DMA_Abort_IT>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d011      	beq.n	8003ffa <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003fe0:	4610      	mov	r0, r2
 8003fe2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003fe4:	e009      	b.n	8003ffa <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f812 	bl	8004010 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003fec:	e005      	b.n	8003ffa <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f80e 	bl	8004010 <I2C_TreatErrorCallback>
  }
}
 8003ff4:	e002      	b.n	8003ffc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003ff6:	bf00      	nop
 8003ff8:	e000      	b.n	8003ffc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ffa:	bf00      	nop
}
 8003ffc:	bf00      	nop
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	ffff0000 	.word	0xffff0000
 8004008:	08003763 	.word	0x08003763
 800400c:	080040a7 	.word	0x080040a7

08004010 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b60      	cmp	r3, #96	; 0x60
 8004022:	d10e      	bne.n	8004042 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7ff fb87 	bl	800374e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004040:	e009      	b.n	8004056 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f7ff fb72 	bl	800373a <HAL_I2C_ErrorCallback>
}
 8004056:	bf00      	nop
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b02      	cmp	r3, #2
 8004072:	d103      	bne.n	800407c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2200      	movs	r2, #0
 800407a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b01      	cmp	r3, #1
 8004088:	d007      	beq.n	800409a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	699a      	ldr	r2, [r3, #24]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0201 	orr.w	r2, r2, #1
 8004098:	619a      	str	r2, [r3, #24]
  }
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d003      	beq.n	80040c4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	2200      	movs	r2, #0
 80040c2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d003      	beq.n	80040d4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d0:	2200      	movs	r2, #0
 80040d2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f7ff ff9b 	bl	8004010 <I2C_TreatErrorCallback>
}
 80040da:	bf00      	nop
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	60f8      	str	r0, [r7, #12]
 80040ea:	60b9      	str	r1, [r7, #8]
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	4613      	mov	r3, r2
 80040f0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040f2:	e022      	b.n	800413a <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fa:	d01e      	beq.n	800413a <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040fc:	f7fe f9ec 	bl	80024d8 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	683a      	ldr	r2, [r7, #0]
 8004108:	429a      	cmp	r2, r3
 800410a:	d302      	bcc.n	8004112 <I2C_WaitOnFlagUntilTimeout+0x30>
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d113      	bne.n	800413a <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004116:	f043 0220 	orr.w	r2, r3, #32
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e00f      	b.n	800415a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699a      	ldr	r2, [r3, #24]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	4013      	ands	r3, r2
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	429a      	cmp	r2, r3
 8004148:	bf0c      	ite	eq
 800414a:	2301      	moveq	r3, #1
 800414c:	2300      	movne	r3, #0
 800414e:	b2db      	uxtb	r3, r3
 8004150:	461a      	mov	r2, r3
 8004152:	79fb      	ldrb	r3, [r7, #7]
 8004154:	429a      	cmp	r2, r3
 8004156:	d0cd      	beq.n	80040f4 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b084      	sub	sp, #16
 8004166:	af00      	add	r7, sp, #0
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800416e:	e02c      	b.n	80041ca <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	68b9      	ldr	r1, [r7, #8]
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 f871 	bl	800425c <I2C_IsErrorOccurred>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e02a      	b.n	80041da <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418a:	d01e      	beq.n	80041ca <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800418c:	f7fe f9a4 	bl	80024d8 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	429a      	cmp	r2, r3
 800419a:	d302      	bcc.n	80041a2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d113      	bne.n	80041ca <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a6:	f043 0220 	orr.w	r2, r3, #32
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2220      	movs	r2, #32
 80041b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e007      	b.n	80041da <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d1cb      	bne.n	8004170 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b084      	sub	sp, #16
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	60f8      	str	r0, [r7, #12]
 80041ea:	60b9      	str	r1, [r7, #8]
 80041ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041ee:	e028      	b.n	8004242 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f831 	bl	800425c <I2C_IsErrorOccurred>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e026      	b.n	8004252 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004204:	f7fe f968 	bl	80024d8 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	429a      	cmp	r2, r3
 8004212:	d302      	bcc.n	800421a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d113      	bne.n	8004242 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800421e:	f043 0220 	orr.w	r2, r3, #32
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2220      	movs	r2, #32
 800422a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e007      	b.n	8004252 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	f003 0320 	and.w	r3, r3, #32
 800424c:	2b20      	cmp	r3, #32
 800424e:	d1cf      	bne.n	80041f0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	; 0x28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004268:	2300      	movs	r3, #0
 800426a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	2b00      	cmp	r3, #0
 8004286:	d068      	beq.n	800435a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2210      	movs	r2, #16
 800428e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004290:	e049      	b.n	8004326 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004298:	d045      	beq.n	8004326 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800429a:	f7fe f91d 	bl	80024d8 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d302      	bcc.n	80042b0 <I2C_IsErrorOccurred+0x54>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d13a      	bne.n	8004326 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042d2:	d121      	bne.n	8004318 <I2C_IsErrorOccurred+0xbc>
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042da:	d01d      	beq.n	8004318 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80042dc:	7cfb      	ldrb	r3, [r7, #19]
 80042de:	2b20      	cmp	r3, #32
 80042e0:	d01a      	beq.n	8004318 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80042f2:	f7fe f8f1 	bl	80024d8 <HAL_GetTick>
 80042f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042f8:	e00e      	b.n	8004318 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80042fa:	f7fe f8ed 	bl	80024d8 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b19      	cmp	r3, #25
 8004306:	d907      	bls.n	8004318 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	f043 0320 	orr.w	r3, r3, #32
 800430e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004316:	e006      	b.n	8004326 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	f003 0320 	and.w	r3, r3, #32
 8004322:	2b20      	cmp	r3, #32
 8004324:	d1e9      	bne.n	80042fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	f003 0320 	and.w	r3, r3, #32
 8004330:	2b20      	cmp	r3, #32
 8004332:	d003      	beq.n	800433c <I2C_IsErrorOccurred+0xe0>
 8004334:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0aa      	beq.n	8004292 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800433c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004340:	2b00      	cmp	r3, #0
 8004342:	d103      	bne.n	800434c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2220      	movs	r2, #32
 800434a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800434c:	6a3b      	ldr	r3, [r7, #32]
 800434e:	f043 0304 	orr.w	r3, r3, #4
 8004352:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00b      	beq.n	8004384 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	f043 0301 	orr.w	r3, r3, #1
 8004372:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f44f 7280 	mov.w	r2, #256	; 0x100
 800437c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00b      	beq.n	80043a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	f043 0308 	orr.w	r3, r3, #8
 8004394:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800439e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00b      	beq.n	80043c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	f043 0302 	orr.w	r3, r3, #2
 80043b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80043c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d01c      	beq.n	800440a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f7ff fe44 	bl	800405e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6859      	ldr	r1, [r3, #4]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	4b0d      	ldr	r3, [pc, #52]	; (8004418 <I2C_IsErrorOccurred+0x1bc>)
 80043e2:	400b      	ands	r3, r1
 80043e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2220      	movs	r2, #32
 80043f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800440a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800440e:	4618      	mov	r0, r3
 8004410:	3728      	adds	r7, #40	; 0x28
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	fe00e800 	.word	0xfe00e800

0800441c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	607b      	str	r3, [r7, #4]
 8004426:	460b      	mov	r3, r1
 8004428:	817b      	strh	r3, [r7, #10]
 800442a:	4613      	mov	r3, r2
 800442c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800442e:	897b      	ldrh	r3, [r7, #10]
 8004430:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004434:	7a7b      	ldrb	r3, [r7, #9]
 8004436:	041b      	lsls	r3, r3, #16
 8004438:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800443c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004442:	6a3b      	ldr	r3, [r7, #32]
 8004444:	4313      	orrs	r3, r2
 8004446:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800444a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	0d5b      	lsrs	r3, r3, #21
 8004456:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800445a:	4b08      	ldr	r3, [pc, #32]	; (800447c <I2C_TransferConfig+0x60>)
 800445c:	430b      	orrs	r3, r1
 800445e:	43db      	mvns	r3, r3
 8004460:	ea02 0103 	and.w	r1, r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	430a      	orrs	r2, r1
 800446c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	03ff63ff 	.word	0x03ff63ff

08004480 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	460b      	mov	r3, r1
 800448a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004490:	887b      	ldrh	r3, [r7, #2]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00f      	beq.n	80044ba <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80044a0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80044ae:	2b28      	cmp	r3, #40	; 0x28
 80044b0:	d003      	beq.n	80044ba <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80044b8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80044ba:	887b      	ldrh	r3, [r7, #2]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00f      	beq.n	80044e4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80044ca:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80044d8:	2b28      	cmp	r3, #40	; 0x28
 80044da:	d003      	beq.n	80044e4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80044e2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80044e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	da03      	bge.n	80044f4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80044f2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80044f4:	887b      	ldrh	r3, [r7, #2]
 80044f6:	2b10      	cmp	r3, #16
 80044f8:	d103      	bne.n	8004502 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004500:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004502:	887b      	ldrh	r3, [r7, #2]
 8004504:	2b20      	cmp	r3, #32
 8004506:	d103      	bne.n	8004510 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f043 0320 	orr.w	r3, r3, #32
 800450e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004510:	887b      	ldrh	r3, [r7, #2]
 8004512:	2b40      	cmp	r3, #64	; 0x40
 8004514:	d103      	bne.n	800451e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800451c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6819      	ldr	r1, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	43da      	mvns	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	400a      	ands	r2, r1
 800452e:	601a      	str	r2, [r3, #0]
}
 8004530:	bf00      	nop
 8004532:	3714      	adds	r7, #20
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b20      	cmp	r3, #32
 8004550:	d138      	bne.n	80045c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004558:	2b01      	cmp	r3, #1
 800455a:	d101      	bne.n	8004560 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800455c:	2302      	movs	r3, #2
 800455e:	e032      	b.n	80045c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2224      	movs	r2, #36	; 0x24
 800456c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0201 	bic.w	r2, r2, #1
 800457e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800458e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6819      	ldr	r1, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2220      	movs	r2, #32
 80045b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	e000      	b.n	80045c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80045c4:	2302      	movs	r3, #2
  }
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b085      	sub	sp, #20
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d139      	bne.n	800465c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e033      	b.n	800465e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2224      	movs	r2, #36	; 0x24
 8004602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0201 	bic.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004624:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	021b      	lsls	r3, r3, #8
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	4313      	orrs	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004658:	2300      	movs	r3, #0
 800465a:	e000      	b.n	800465e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
  }
}
 800465e:	4618      	mov	r0, r3
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800466a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800466c:	b08f      	sub	sp, #60	; 0x3c
 800466e:	af0a      	add	r7, sp, #40	; 0x28
 8004670:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e116      	b.n	80048aa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fd fe2a 	bl	80022f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2203      	movs	r2, #3
 80046a0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d102      	bne.n	80046b6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f004 f896 	bl	80087ec <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	603b      	str	r3, [r7, #0]
 80046c6:	687e      	ldr	r6, [r7, #4]
 80046c8:	466d      	mov	r5, sp
 80046ca:	f106 0410 	add.w	r4, r6, #16
 80046ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80046da:	e885 0003 	stmia.w	r5, {r0, r1}
 80046de:	1d33      	adds	r3, r6, #4
 80046e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046e2:	6838      	ldr	r0, [r7, #0]
 80046e4:	f004 f82a 	bl	800873c <USB_CoreInit>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2202      	movs	r2, #2
 80046f2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e0d7      	b.n	80048aa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2100      	movs	r1, #0
 8004700:	4618      	mov	r0, r3
 8004702:	f004 f884 	bl	800880e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004706:	2300      	movs	r3, #0
 8004708:	73fb      	strb	r3, [r7, #15]
 800470a:	e04a      	b.n	80047a2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800470c:	7bfa      	ldrb	r2, [r7, #15]
 800470e:	6879      	ldr	r1, [r7, #4]
 8004710:	4613      	mov	r3, r2
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	4413      	add	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	440b      	add	r3, r1
 800471a:	333d      	adds	r3, #61	; 0x3d
 800471c:	2201      	movs	r2, #1
 800471e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004720:	7bfa      	ldrb	r2, [r7, #15]
 8004722:	6879      	ldr	r1, [r7, #4]
 8004724:	4613      	mov	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	4413      	add	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	440b      	add	r3, r1
 800472e:	333c      	adds	r3, #60	; 0x3c
 8004730:	7bfa      	ldrb	r2, [r7, #15]
 8004732:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004734:	7bfa      	ldrb	r2, [r7, #15]
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	b298      	uxth	r0, r3
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4613      	mov	r3, r2
 800473e:	00db      	lsls	r3, r3, #3
 8004740:	4413      	add	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	3344      	adds	r3, #68	; 0x44
 8004748:	4602      	mov	r2, r0
 800474a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800474c:	7bfa      	ldrb	r2, [r7, #15]
 800474e:	6879      	ldr	r1, [r7, #4]
 8004750:	4613      	mov	r3, r2
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	4413      	add	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	3340      	adds	r3, #64	; 0x40
 800475c:	2200      	movs	r2, #0
 800475e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004760:	7bfa      	ldrb	r2, [r7, #15]
 8004762:	6879      	ldr	r1, [r7, #4]
 8004764:	4613      	mov	r3, r2
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4413      	add	r3, r2
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	440b      	add	r3, r1
 800476e:	3348      	adds	r3, #72	; 0x48
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004774:	7bfa      	ldrb	r2, [r7, #15]
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	4613      	mov	r3, r2
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	4413      	add	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	440b      	add	r3, r1
 8004782:	334c      	adds	r3, #76	; 0x4c
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004788:	7bfa      	ldrb	r2, [r7, #15]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	3354      	adds	r3, #84	; 0x54
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800479c:	7bfb      	ldrb	r3, [r7, #15]
 800479e:	3301      	adds	r3, #1
 80047a0:	73fb      	strb	r3, [r7, #15]
 80047a2:	7bfa      	ldrb	r2, [r7, #15]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d3af      	bcc.n	800470c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047ac:	2300      	movs	r3, #0
 80047ae:	73fb      	strb	r3, [r7, #15]
 80047b0:	e044      	b.n	800483c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80047b2:	7bfa      	ldrb	r2, [r7, #15]
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	4613      	mov	r3, r2
 80047b8:	00db      	lsls	r3, r3, #3
 80047ba:	4413      	add	r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	440b      	add	r3, r1
 80047c0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80047c4:	2200      	movs	r2, #0
 80047c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80047c8:	7bfa      	ldrb	r2, [r7, #15]
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	4413      	add	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80047da:	7bfa      	ldrb	r2, [r7, #15]
 80047dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80047de:	7bfa      	ldrb	r2, [r7, #15]
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	4613      	mov	r3, r2
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	4413      	add	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	440b      	add	r3, r1
 80047ec:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80047f0:	2200      	movs	r2, #0
 80047f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80047f4:	7bfa      	ldrb	r2, [r7, #15]
 80047f6:	6879      	ldr	r1, [r7, #4]
 80047f8:	4613      	mov	r3, r2
 80047fa:	00db      	lsls	r3, r3, #3
 80047fc:	4413      	add	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	440b      	add	r3, r1
 8004802:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004806:	2200      	movs	r2, #0
 8004808:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800480a:	7bfa      	ldrb	r2, [r7, #15]
 800480c:	6879      	ldr	r1, [r7, #4]
 800480e:	4613      	mov	r3, r2
 8004810:	00db      	lsls	r3, r3, #3
 8004812:	4413      	add	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	440b      	add	r3, r1
 8004818:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004820:	7bfa      	ldrb	r2, [r7, #15]
 8004822:	6879      	ldr	r1, [r7, #4]
 8004824:	4613      	mov	r3, r2
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	4413      	add	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004836:	7bfb      	ldrb	r3, [r7, #15]
 8004838:	3301      	adds	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
 800483c:	7bfa      	ldrb	r2, [r7, #15]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	429a      	cmp	r2, r3
 8004844:	d3b5      	bcc.n	80047b2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	687e      	ldr	r6, [r7, #4]
 800484e:	466d      	mov	r5, sp
 8004850:	f106 0410 	add.w	r4, r6, #16
 8004854:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004856:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004858:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800485a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800485c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004860:	e885 0003 	stmia.w	r5, {r0, r1}
 8004864:	1d33      	adds	r3, r6, #4
 8004866:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004868:	6838      	ldr	r0, [r7, #0]
 800486a:	f004 f81d 	bl	80088a8 <USB_DevInit>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d005      	beq.n	8004880 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e014      	b.n	80048aa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	2b01      	cmp	r3, #1
 8004896:	d102      	bne.n	800489e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f80b 	bl	80048b4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f004 f9db 	bl	8008c5e <USB_DevDisconnect>

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080048b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048e2:	4b05      	ldr	r3, [pc, #20]	; (80048f8 <HAL_PCDEx_ActivateLPM+0x44>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3714      	adds	r7, #20
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	10000003 	.word	0x10000003

080048fc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004900:	4b05      	ldr	r3, [pc, #20]	; (8004918 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a04      	ldr	r2, [pc, #16]	; (8004918 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800490a:	6013      	str	r3, [r2, #0]
}
 800490c:	bf00      	nop
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40007000 	.word	0x40007000

0800491c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004924:	2300      	movs	r3, #0
 8004926:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e291      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	f000 8087 	beq.w	8004a4e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004940:	4b96      	ldr	r3, [pc, #600]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f003 030c 	and.w	r3, r3, #12
 8004948:	2b04      	cmp	r3, #4
 800494a:	d00c      	beq.n	8004966 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800494c:	4b93      	ldr	r3, [pc, #588]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 030c 	and.w	r3, r3, #12
 8004954:	2b08      	cmp	r3, #8
 8004956:	d112      	bne.n	800497e <HAL_RCC_OscConfig+0x62>
 8004958:	4b90      	ldr	r3, [pc, #576]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004960:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004964:	d10b      	bne.n	800497e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004966:	4b8d      	ldr	r3, [pc, #564]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d06c      	beq.n	8004a4c <HAL_RCC_OscConfig+0x130>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d168      	bne.n	8004a4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e26b      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004986:	d106      	bne.n	8004996 <HAL_RCC_OscConfig+0x7a>
 8004988:	4b84      	ldr	r3, [pc, #528]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a83      	ldr	r2, [pc, #524]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 800498e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004992:	6013      	str	r3, [r2, #0]
 8004994:	e02e      	b.n	80049f4 <HAL_RCC_OscConfig+0xd8>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10c      	bne.n	80049b8 <HAL_RCC_OscConfig+0x9c>
 800499e:	4b7f      	ldr	r3, [pc, #508]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a7e      	ldr	r2, [pc, #504]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049a8:	6013      	str	r3, [r2, #0]
 80049aa:	4b7c      	ldr	r3, [pc, #496]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a7b      	ldr	r2, [pc, #492]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049b4:	6013      	str	r3, [r2, #0]
 80049b6:	e01d      	b.n	80049f4 <HAL_RCC_OscConfig+0xd8>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0xc0>
 80049c2:	4b76      	ldr	r3, [pc, #472]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a75      	ldr	r2, [pc, #468]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	4b73      	ldr	r3, [pc, #460]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a72      	ldr	r2, [pc, #456]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e00b      	b.n	80049f4 <HAL_RCC_OscConfig+0xd8>
 80049dc:	4b6f      	ldr	r3, [pc, #444]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a6e      	ldr	r2, [pc, #440]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	4b6c      	ldr	r3, [pc, #432]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a6b      	ldr	r2, [pc, #428]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 80049ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d013      	beq.n	8004a24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fc:	f7fd fd6c 	bl	80024d8 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a04:	f7fd fd68 	bl	80024d8 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b64      	cmp	r3, #100	; 0x64
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e21f      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a16:	4b61      	ldr	r3, [pc, #388]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0f0      	beq.n	8004a04 <HAL_RCC_OscConfig+0xe8>
 8004a22:	e014      	b.n	8004a4e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a24:	f7fd fd58 	bl	80024d8 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a2c:	f7fd fd54 	bl	80024d8 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b64      	cmp	r3, #100	; 0x64
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e20b      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a3e:	4b57      	ldr	r3, [pc, #348]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f0      	bne.n	8004a2c <HAL_RCC_OscConfig+0x110>
 8004a4a:	e000      	b.n	8004a4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d069      	beq.n	8004b2e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a5a:	4b50      	ldr	r3, [pc, #320]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 030c 	and.w	r3, r3, #12
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00b      	beq.n	8004a7e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a66:	4b4d      	ldr	r3, [pc, #308]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d11c      	bne.n	8004aac <HAL_RCC_OscConfig+0x190>
 8004a72:	4b4a      	ldr	r3, [pc, #296]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d116      	bne.n	8004aac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a7e:	4b47      	ldr	r3, [pc, #284]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d005      	beq.n	8004a96 <HAL_RCC_OscConfig+0x17a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e1df      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a96:	4b41      	ldr	r3, [pc, #260]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	493d      	ldr	r1, [pc, #244]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aaa:	e040      	b.n	8004b2e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d023      	beq.n	8004afc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab4:	4b39      	ldr	r3, [pc, #228]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a38      	ldr	r2, [pc, #224]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004aba:	f043 0301 	orr.w	r3, r3, #1
 8004abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac0:	f7fd fd0a 	bl	80024d8 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac8:	f7fd fd06 	bl	80024d8 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e1bd      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ada:	4b30      	ldr	r3, [pc, #192]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae6:	4b2d      	ldr	r3, [pc, #180]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	4929      	ldr	r1, [pc, #164]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	600b      	str	r3, [r1, #0]
 8004afa:	e018      	b.n	8004b2e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004afc:	4b27      	ldr	r3, [pc, #156]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a26      	ldr	r2, [pc, #152]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b02:	f023 0301 	bic.w	r3, r3, #1
 8004b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fd fce6 	bl	80024d8 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b10:	f7fd fce2 	bl	80024d8 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e199      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b22:	4b1e      	ldr	r3, [pc, #120]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d038      	beq.n	8004bac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d019      	beq.n	8004b76 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b42:	4b16      	ldr	r3, [pc, #88]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b46:	4a15      	ldr	r2, [pc, #84]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b4e:	f7fd fcc3 	bl	80024d8 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b56:	f7fd fcbf 	bl	80024d8 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e176      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b68:	4b0c      	ldr	r3, [pc, #48]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0f0      	beq.n	8004b56 <HAL_RCC_OscConfig+0x23a>
 8004b74:	e01a      	b.n	8004bac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b76:	4b09      	ldr	r3, [pc, #36]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b7a:	4a08      	ldr	r2, [pc, #32]	; (8004b9c <HAL_RCC_OscConfig+0x280>)
 8004b7c:	f023 0301 	bic.w	r3, r3, #1
 8004b80:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b82:	f7fd fca9 	bl	80024d8 <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b88:	e00a      	b.n	8004ba0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b8a:	f7fd fca5 	bl	80024d8 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d903      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e15c      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
 8004b9c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba0:	4b91      	ldr	r3, [pc, #580]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004ba2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1ee      	bne.n	8004b8a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 80a4 	beq.w	8004d02 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bba:	4b8b      	ldr	r3, [pc, #556]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10d      	bne.n	8004be2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc6:	4b88      	ldr	r3, [pc, #544]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	4a87      	ldr	r2, [pc, #540]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8004bd2:	4b85      	ldr	r3, [pc, #532]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bda:	60bb      	str	r3, [r7, #8]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bde:	2301      	movs	r3, #1
 8004be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004be2:	4b82      	ldr	r3, [pc, #520]	; (8004dec <HAL_RCC_OscConfig+0x4d0>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d118      	bne.n	8004c20 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004bee:	4b7f      	ldr	r3, [pc, #508]	; (8004dec <HAL_RCC_OscConfig+0x4d0>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a7e      	ldr	r2, [pc, #504]	; (8004dec <HAL_RCC_OscConfig+0x4d0>)
 8004bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bfa:	f7fd fc6d 	bl	80024d8 <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c00:	e008      	b.n	8004c14 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c02:	f7fd fc69 	bl	80024d8 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b64      	cmp	r3, #100	; 0x64
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e120      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c14:	4b75      	ldr	r3, [pc, #468]	; (8004dec <HAL_RCC_OscConfig+0x4d0>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0f0      	beq.n	8004c02 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d106      	bne.n	8004c36 <HAL_RCC_OscConfig+0x31a>
 8004c28:	4b6f      	ldr	r3, [pc, #444]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c2c:	4a6e      	ldr	r2, [pc, #440]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c2e:	f043 0301 	orr.w	r3, r3, #1
 8004c32:	6713      	str	r3, [r2, #112]	; 0x70
 8004c34:	e02d      	b.n	8004c92 <HAL_RCC_OscConfig+0x376>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10c      	bne.n	8004c58 <HAL_RCC_OscConfig+0x33c>
 8004c3e:	4b6a      	ldr	r3, [pc, #424]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c42:	4a69      	ldr	r2, [pc, #420]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	6713      	str	r3, [r2, #112]	; 0x70
 8004c4a:	4b67      	ldr	r3, [pc, #412]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c4e:	4a66      	ldr	r2, [pc, #408]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c50:	f023 0304 	bic.w	r3, r3, #4
 8004c54:	6713      	str	r3, [r2, #112]	; 0x70
 8004c56:	e01c      	b.n	8004c92 <HAL_RCC_OscConfig+0x376>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	2b05      	cmp	r3, #5
 8004c5e:	d10c      	bne.n	8004c7a <HAL_RCC_OscConfig+0x35e>
 8004c60:	4b61      	ldr	r3, [pc, #388]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c64:	4a60      	ldr	r2, [pc, #384]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c66:	f043 0304 	orr.w	r3, r3, #4
 8004c6a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c6c:	4b5e      	ldr	r3, [pc, #376]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c70:	4a5d      	ldr	r2, [pc, #372]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	6713      	str	r3, [r2, #112]	; 0x70
 8004c78:	e00b      	b.n	8004c92 <HAL_RCC_OscConfig+0x376>
 8004c7a:	4b5b      	ldr	r3, [pc, #364]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c7e:	4a5a      	ldr	r2, [pc, #360]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c80:	f023 0301 	bic.w	r3, r3, #1
 8004c84:	6713      	str	r3, [r2, #112]	; 0x70
 8004c86:	4b58      	ldr	r3, [pc, #352]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8a:	4a57      	ldr	r2, [pc, #348]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004c8c:	f023 0304 	bic.w	r3, r3, #4
 8004c90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d015      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9a:	f7fd fc1d 	bl	80024d8 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca0:	e00a      	b.n	8004cb8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca2:	f7fd fc19 	bl	80024d8 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e0ce      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb8:	4b4b      	ldr	r3, [pc, #300]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0ee      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x386>
 8004cc4:	e014      	b.n	8004cf0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc6:	f7fd fc07 	bl	80024d8 <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ccc:	e00a      	b.n	8004ce4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cce:	f7fd fc03 	bl	80024d8 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e0b8      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ce4:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1ee      	bne.n	8004cce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cf0:	7dfb      	ldrb	r3, [r7, #23]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d105      	bne.n	8004d02 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cf6:	4b3c      	ldr	r3, [pc, #240]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfa:	4a3b      	ldr	r2, [pc, #236]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004cfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f000 80a4 	beq.w	8004e54 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d0c:	4b36      	ldr	r3, [pc, #216]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f003 030c 	and.w	r3, r3, #12
 8004d14:	2b08      	cmp	r3, #8
 8004d16:	d06b      	beq.n	8004df0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d149      	bne.n	8004db4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d20:	4b31      	ldr	r3, [pc, #196]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a30      	ldr	r2, [pc, #192]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2c:	f7fd fbd4 	bl	80024d8 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d34:	f7fd fbd0 	bl	80024d8 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e087      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d46:	4b28      	ldr	r3, [pc, #160]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	69da      	ldr	r2, [r3, #28]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	019b      	lsls	r3, r3, #6
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d68:	085b      	lsrs	r3, r3, #1
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	041b      	lsls	r3, r3, #16
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d74:	061b      	lsls	r3, r3, #24
 8004d76:	4313      	orrs	r3, r2
 8004d78:	4a1b      	ldr	r2, [pc, #108]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d7e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d80:	4b19      	ldr	r3, [pc, #100]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a18      	ldr	r2, [pc, #96]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d8c:	f7fd fba4 	bl	80024d8 <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d94:	f7fd fba0 	bl	80024d8 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e057      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da6:	4b10      	ldr	r3, [pc, #64]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d0f0      	beq.n	8004d94 <HAL_RCC_OscConfig+0x478>
 8004db2:	e04f      	b.n	8004e54 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db4:	4b0c      	ldr	r3, [pc, #48]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a0b      	ldr	r2, [pc, #44]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004dba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc0:	f7fd fb8a 	bl	80024d8 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc8:	f7fd fb86 	bl	80024d8 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e03d      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dda:	4b03      	ldr	r3, [pc, #12]	; (8004de8 <HAL_RCC_OscConfig+0x4cc>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f0      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x4ac>
 8004de6:	e035      	b.n	8004e54 <HAL_RCC_OscConfig+0x538>
 8004de8:	40023800 	.word	0x40023800
 8004dec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004df0:	4b1b      	ldr	r3, [pc, #108]	; (8004e60 <HAL_RCC_OscConfig+0x544>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d028      	beq.n	8004e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d121      	bne.n	8004e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d11a      	bne.n	8004e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e20:	4013      	ands	r3, r2
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e26:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d111      	bne.n	8004e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e36:	085b      	lsrs	r3, r3, #1
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d107      	bne.n	8004e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d001      	beq.n	8004e54 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e000      	b.n	8004e56 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40023800 	.word	0x40023800

08004e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e0d0      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e7c:	4b6a      	ldr	r3, [pc, #424]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 030f 	and.w	r3, r3, #15
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d910      	bls.n	8004eac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e8a:	4b67      	ldr	r3, [pc, #412]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f023 020f 	bic.w	r2, r3, #15
 8004e92:	4965      	ldr	r1, [pc, #404]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e9a:	4b63      	ldr	r3, [pc, #396]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 030f 	and.w	r3, r3, #15
 8004ea2:	683a      	ldr	r2, [r7, #0]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d001      	beq.n	8004eac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e0b8      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d020      	beq.n	8004efa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0304 	and.w	r3, r3, #4
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d005      	beq.n	8004ed0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ec4:	4b59      	ldr	r3, [pc, #356]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	4a58      	ldr	r2, [pc, #352]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004eca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ece:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004edc:	4b53      	ldr	r3, [pc, #332]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	4a52      	ldr	r2, [pc, #328]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004ee2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ee6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ee8:	4b50      	ldr	r3, [pc, #320]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	494d      	ldr	r1, [pc, #308]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d040      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d107      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f0e:	4b47      	ldr	r3, [pc, #284]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d115      	bne.n	8004f46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e07f      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d107      	bne.n	8004f36 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f26:	4b41      	ldr	r3, [pc, #260]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d109      	bne.n	8004f46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e073      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f36:	4b3d      	ldr	r3, [pc, #244]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e06b      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f46:	4b39      	ldr	r3, [pc, #228]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f023 0203 	bic.w	r2, r3, #3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	4936      	ldr	r1, [pc, #216]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f58:	f7fd fabe 	bl	80024d8 <HAL_GetTick>
 8004f5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f5e:	e00a      	b.n	8004f76 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f60:	f7fd faba 	bl	80024d8 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e053      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f76:	4b2d      	ldr	r3, [pc, #180]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f003 020c 	and.w	r2, r3, #12
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d1eb      	bne.n	8004f60 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f88:	4b27      	ldr	r3, [pc, #156]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 030f 	and.w	r3, r3, #15
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d210      	bcs.n	8004fb8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f96:	4b24      	ldr	r3, [pc, #144]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f023 020f 	bic.w	r2, r3, #15
 8004f9e:	4922      	ldr	r1, [pc, #136]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fa6:	4b20      	ldr	r3, [pc, #128]	; (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 030f 	and.w	r3, r3, #15
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d001      	beq.n	8004fb8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e032      	b.n	800501e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d008      	beq.n	8004fd6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fc4:	4b19      	ldr	r3, [pc, #100]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	4916      	ldr	r1, [pc, #88]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0308 	and.w	r3, r3, #8
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d009      	beq.n	8004ff6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004fe2:	4b12      	ldr	r3, [pc, #72]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	00db      	lsls	r3, r3, #3
 8004ff0:	490e      	ldr	r1, [pc, #56]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ff6:	f000 f821 	bl	800503c <HAL_RCC_GetSysClockFreq>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	4b0b      	ldr	r3, [pc, #44]	; (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	091b      	lsrs	r3, r3, #4
 8005002:	f003 030f 	and.w	r3, r3, #15
 8005006:	490a      	ldr	r1, [pc, #40]	; (8005030 <HAL_RCC_ClockConfig+0x1cc>)
 8005008:	5ccb      	ldrb	r3, [r1, r3]
 800500a:	fa22 f303 	lsr.w	r3, r2, r3
 800500e:	4a09      	ldr	r2, [pc, #36]	; (8005034 <HAL_RCC_ClockConfig+0x1d0>)
 8005010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005012:	4b09      	ldr	r3, [pc, #36]	; (8005038 <HAL_RCC_ClockConfig+0x1d4>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f7fd fa1a 	bl	8002450 <HAL_InitTick>

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40023c00 	.word	0x40023c00
 800502c:	40023800 	.word	0x40023800
 8005030:	0800d734 	.word	0x0800d734
 8005034:	20000050 	.word	0x20000050
 8005038:	20000054 	.word	0x20000054

0800503c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800503c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005040:	b094      	sub	sp, #80	; 0x50
 8005042:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005044:	2300      	movs	r3, #0
 8005046:	647b      	str	r3, [r7, #68]	; 0x44
 8005048:	2300      	movs	r3, #0
 800504a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800504c:	2300      	movs	r3, #0
 800504e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005050:	2300      	movs	r3, #0
 8005052:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005054:	4b79      	ldr	r3, [pc, #484]	; (800523c <HAL_RCC_GetSysClockFreq+0x200>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 030c 	and.w	r3, r3, #12
 800505c:	2b08      	cmp	r3, #8
 800505e:	d00d      	beq.n	800507c <HAL_RCC_GetSysClockFreq+0x40>
 8005060:	2b08      	cmp	r3, #8
 8005062:	f200 80e1 	bhi.w	8005228 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <HAL_RCC_GetSysClockFreq+0x34>
 800506a:	2b04      	cmp	r3, #4
 800506c:	d003      	beq.n	8005076 <HAL_RCC_GetSysClockFreq+0x3a>
 800506e:	e0db      	b.n	8005228 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005070:	4b73      	ldr	r3, [pc, #460]	; (8005240 <HAL_RCC_GetSysClockFreq+0x204>)
 8005072:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005074:	e0db      	b.n	800522e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005076:	4b73      	ldr	r3, [pc, #460]	; (8005244 <HAL_RCC_GetSysClockFreq+0x208>)
 8005078:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800507a:	e0d8      	b.n	800522e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800507c:	4b6f      	ldr	r3, [pc, #444]	; (800523c <HAL_RCC_GetSysClockFreq+0x200>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005084:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005086:	4b6d      	ldr	r3, [pc, #436]	; (800523c <HAL_RCC_GetSysClockFreq+0x200>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d063      	beq.n	800515a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005092:	4b6a      	ldr	r3, [pc, #424]	; (800523c <HAL_RCC_GetSysClockFreq+0x200>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	099b      	lsrs	r3, r3, #6
 8005098:	2200      	movs	r2, #0
 800509a:	63bb      	str	r3, [r7, #56]	; 0x38
 800509c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800509e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050a4:	633b      	str	r3, [r7, #48]	; 0x30
 80050a6:	2300      	movs	r3, #0
 80050a8:	637b      	str	r3, [r7, #52]	; 0x34
 80050aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80050ae:	4622      	mov	r2, r4
 80050b0:	462b      	mov	r3, r5
 80050b2:	f04f 0000 	mov.w	r0, #0
 80050b6:	f04f 0100 	mov.w	r1, #0
 80050ba:	0159      	lsls	r1, r3, #5
 80050bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050c0:	0150      	lsls	r0, r2, #5
 80050c2:	4602      	mov	r2, r0
 80050c4:	460b      	mov	r3, r1
 80050c6:	4621      	mov	r1, r4
 80050c8:	1a51      	subs	r1, r2, r1
 80050ca:	6139      	str	r1, [r7, #16]
 80050cc:	4629      	mov	r1, r5
 80050ce:	eb63 0301 	sbc.w	r3, r3, r1
 80050d2:	617b      	str	r3, [r7, #20]
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	f04f 0300 	mov.w	r3, #0
 80050dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050e0:	4659      	mov	r1, fp
 80050e2:	018b      	lsls	r3, r1, #6
 80050e4:	4651      	mov	r1, sl
 80050e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050ea:	4651      	mov	r1, sl
 80050ec:	018a      	lsls	r2, r1, #6
 80050ee:	4651      	mov	r1, sl
 80050f0:	ebb2 0801 	subs.w	r8, r2, r1
 80050f4:	4659      	mov	r1, fp
 80050f6:	eb63 0901 	sbc.w	r9, r3, r1
 80050fa:	f04f 0200 	mov.w	r2, #0
 80050fe:	f04f 0300 	mov.w	r3, #0
 8005102:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005106:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800510a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800510e:	4690      	mov	r8, r2
 8005110:	4699      	mov	r9, r3
 8005112:	4623      	mov	r3, r4
 8005114:	eb18 0303 	adds.w	r3, r8, r3
 8005118:	60bb      	str	r3, [r7, #8]
 800511a:	462b      	mov	r3, r5
 800511c:	eb49 0303 	adc.w	r3, r9, r3
 8005120:	60fb      	str	r3, [r7, #12]
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800512e:	4629      	mov	r1, r5
 8005130:	024b      	lsls	r3, r1, #9
 8005132:	4621      	mov	r1, r4
 8005134:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005138:	4621      	mov	r1, r4
 800513a:	024a      	lsls	r2, r1, #9
 800513c:	4610      	mov	r0, r2
 800513e:	4619      	mov	r1, r3
 8005140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005142:	2200      	movs	r2, #0
 8005144:	62bb      	str	r3, [r7, #40]	; 0x28
 8005146:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005148:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800514c:	f7fb fdcc 	bl	8000ce8 <__aeabi_uldivmod>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4613      	mov	r3, r2
 8005156:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005158:	e058      	b.n	800520c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800515a:	4b38      	ldr	r3, [pc, #224]	; (800523c <HAL_RCC_GetSysClockFreq+0x200>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	099b      	lsrs	r3, r3, #6
 8005160:	2200      	movs	r2, #0
 8005162:	4618      	mov	r0, r3
 8005164:	4611      	mov	r1, r2
 8005166:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800516a:	623b      	str	r3, [r7, #32]
 800516c:	2300      	movs	r3, #0
 800516e:	627b      	str	r3, [r7, #36]	; 0x24
 8005170:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005174:	4642      	mov	r2, r8
 8005176:	464b      	mov	r3, r9
 8005178:	f04f 0000 	mov.w	r0, #0
 800517c:	f04f 0100 	mov.w	r1, #0
 8005180:	0159      	lsls	r1, r3, #5
 8005182:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005186:	0150      	lsls	r0, r2, #5
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4641      	mov	r1, r8
 800518e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005192:	4649      	mov	r1, r9
 8005194:	eb63 0b01 	sbc.w	fp, r3, r1
 8005198:	f04f 0200 	mov.w	r2, #0
 800519c:	f04f 0300 	mov.w	r3, #0
 80051a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80051a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80051a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80051ac:	ebb2 040a 	subs.w	r4, r2, sl
 80051b0:	eb63 050b 	sbc.w	r5, r3, fp
 80051b4:	f04f 0200 	mov.w	r2, #0
 80051b8:	f04f 0300 	mov.w	r3, #0
 80051bc:	00eb      	lsls	r3, r5, #3
 80051be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051c2:	00e2      	lsls	r2, r4, #3
 80051c4:	4614      	mov	r4, r2
 80051c6:	461d      	mov	r5, r3
 80051c8:	4643      	mov	r3, r8
 80051ca:	18e3      	adds	r3, r4, r3
 80051cc:	603b      	str	r3, [r7, #0]
 80051ce:	464b      	mov	r3, r9
 80051d0:	eb45 0303 	adc.w	r3, r5, r3
 80051d4:	607b      	str	r3, [r7, #4]
 80051d6:	f04f 0200 	mov.w	r2, #0
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051e2:	4629      	mov	r1, r5
 80051e4:	028b      	lsls	r3, r1, #10
 80051e6:	4621      	mov	r1, r4
 80051e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051ec:	4621      	mov	r1, r4
 80051ee:	028a      	lsls	r2, r1, #10
 80051f0:	4610      	mov	r0, r2
 80051f2:	4619      	mov	r1, r3
 80051f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051f6:	2200      	movs	r2, #0
 80051f8:	61bb      	str	r3, [r7, #24]
 80051fa:	61fa      	str	r2, [r7, #28]
 80051fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005200:	f7fb fd72 	bl	8000ce8 <__aeabi_uldivmod>
 8005204:	4602      	mov	r2, r0
 8005206:	460b      	mov	r3, r1
 8005208:	4613      	mov	r3, r2
 800520a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800520c:	4b0b      	ldr	r3, [pc, #44]	; (800523c <HAL_RCC_GetSysClockFreq+0x200>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	0c1b      	lsrs	r3, r3, #16
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	3301      	adds	r3, #1
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800521c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800521e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005220:	fbb2 f3f3 	udiv	r3, r2, r3
 8005224:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005226:	e002      	b.n	800522e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005228:	4b05      	ldr	r3, [pc, #20]	; (8005240 <HAL_RCC_GetSysClockFreq+0x204>)
 800522a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800522c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800522e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005230:	4618      	mov	r0, r3
 8005232:	3750      	adds	r7, #80	; 0x50
 8005234:	46bd      	mov	sp, r7
 8005236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800523a:	bf00      	nop
 800523c:	40023800 	.word	0x40023800
 8005240:	00f42400 	.word	0x00f42400
 8005244:	007a1200 	.word	0x007a1200

08005248 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800524c:	4b03      	ldr	r3, [pc, #12]	; (800525c <HAL_RCC_GetHCLKFreq+0x14>)
 800524e:	681b      	ldr	r3, [r3, #0]
}
 8005250:	4618      	mov	r0, r3
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	20000050 	.word	0x20000050

08005260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005264:	f7ff fff0 	bl	8005248 <HAL_RCC_GetHCLKFreq>
 8005268:	4602      	mov	r2, r0
 800526a:	4b05      	ldr	r3, [pc, #20]	; (8005280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	0a9b      	lsrs	r3, r3, #10
 8005270:	f003 0307 	and.w	r3, r3, #7
 8005274:	4903      	ldr	r1, [pc, #12]	; (8005284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005276:	5ccb      	ldrb	r3, [r1, r3]
 8005278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800527c:	4618      	mov	r0, r3
 800527e:	bd80      	pop	{r7, pc}
 8005280:	40023800 	.word	0x40023800
 8005284:	0800d744 	.word	0x0800d744

08005288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800528c:	f7ff ffdc 	bl	8005248 <HAL_RCC_GetHCLKFreq>
 8005290:	4602      	mov	r2, r0
 8005292:	4b05      	ldr	r3, [pc, #20]	; (80052a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	0b5b      	lsrs	r3, r3, #13
 8005298:	f003 0307 	and.w	r3, r3, #7
 800529c:	4903      	ldr	r1, [pc, #12]	; (80052ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800529e:	5ccb      	ldrb	r3, [r1, r3]
 80052a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	40023800 	.word	0x40023800
 80052ac:	0800d744 	.word	0x0800d744

080052b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80052b8:	2300      	movs	r3, #0
 80052ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80052bc:	2300      	movs	r3, #0
 80052be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80052c4:	2300      	movs	r3, #0
 80052c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80052c8:	2300      	movs	r3, #0
 80052ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d012      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052d8:	4b69      	ldr	r3, [pc, #420]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	4a68      	ldr	r2, [pc, #416]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80052e2:	6093      	str	r3, [r2, #8]
 80052e4:	4b66      	ldr	r3, [pc, #408]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ec:	4964      	ldr	r1, [pc, #400]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80052fa:	2301      	movs	r3, #1
 80052fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d017      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800530a:	4b5d      	ldr	r3, [pc, #372]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800530c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005310:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005318:	4959      	ldr	r1, [pc, #356]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005324:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005328:	d101      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800532a:	2301      	movs	r3, #1
 800532c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005336:	2301      	movs	r3, #1
 8005338:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d017      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005346:	4b4e      	ldr	r3, [pc, #312]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005348:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800534c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005354:	494a      	ldr	r1, [pc, #296]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005356:	4313      	orrs	r3, r2
 8005358:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005360:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005364:	d101      	bne.n	800536a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005366:	2301      	movs	r3, #1
 8005368:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005372:	2301      	movs	r3, #1
 8005374:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d001      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005382:	2301      	movs	r3, #1
 8005384:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	f000 808b 	beq.w	80054aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005394:	4b3a      	ldr	r3, [pc, #232]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	4a39      	ldr	r2, [pc, #228]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800539a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800539e:	6413      	str	r3, [r2, #64]	; 0x40
 80053a0:	4b37      	ldr	r3, [pc, #220]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80053ac:	4b35      	ldr	r3, [pc, #212]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a34      	ldr	r2, [pc, #208]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80053b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053b8:	f7fd f88e 	bl	80024d8 <HAL_GetTick>
 80053bc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053c0:	f7fd f88a 	bl	80024d8 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b64      	cmp	r3, #100	; 0x64
 80053cc:	d901      	bls.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e357      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80053d2:	4b2c      	ldr	r3, [pc, #176]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0f0      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053de:	4b28      	ldr	r3, [pc, #160]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053e6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d035      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d02e      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053fc:	4b20      	ldr	r3, [pc, #128]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005404:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005406:	4b1e      	ldr	r3, [pc, #120]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800540a:	4a1d      	ldr	r2, [pc, #116]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800540c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005410:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005412:	4b1b      	ldr	r3, [pc, #108]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005416:	4a1a      	ldr	r2, [pc, #104]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800541c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800541e:	4a18      	ldr	r2, [pc, #96]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005424:	4b16      	ldr	r3, [pc, #88]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b01      	cmp	r3, #1
 800542e:	d114      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005430:	f7fd f852 	bl	80024d8 <HAL_GetTick>
 8005434:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005436:	e00a      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005438:	f7fd f84e 	bl	80024d8 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	; 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e319      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800544e:	4b0c      	ldr	r3, [pc, #48]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0ee      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005462:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005466:	d111      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005468:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005474:	4b04      	ldr	r3, [pc, #16]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005476:	400b      	ands	r3, r1
 8005478:	4901      	ldr	r1, [pc, #4]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800547a:	4313      	orrs	r3, r2
 800547c:	608b      	str	r3, [r1, #8]
 800547e:	e00b      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005480:	40023800 	.word	0x40023800
 8005484:	40007000 	.word	0x40007000
 8005488:	0ffffcff 	.word	0x0ffffcff
 800548c:	4baa      	ldr	r3, [pc, #680]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	4aa9      	ldr	r2, [pc, #676]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005492:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005496:	6093      	str	r3, [r2, #8]
 8005498:	4ba7      	ldr	r3, [pc, #668]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800549a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a4:	49a4      	ldr	r1, [pc, #656]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0310 	and.w	r3, r3, #16
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d010      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054b6:	4ba0      	ldr	r3, [pc, #640]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054bc:	4a9e      	ldr	r2, [pc, #632]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054c2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80054c6:	4b9c      	ldr	r3, [pc, #624]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d0:	4999      	ldr	r1, [pc, #612]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054d2:	4313      	orrs	r3, r2
 80054d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00a      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054e4:	4b94      	ldr	r3, [pc, #592]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054f2:	4991      	ldr	r1, [pc, #580]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005506:	4b8c      	ldr	r3, [pc, #560]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800550c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005514:	4988      	ldr	r1, [pc, #544]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005516:	4313      	orrs	r3, r2
 8005518:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00a      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005528:	4b83      	ldr	r3, [pc, #524]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800552a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800552e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005536:	4980      	ldr	r1, [pc, #512]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00a      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800554a:	4b7b      	ldr	r3, [pc, #492]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800554c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005550:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005558:	4977      	ldr	r1, [pc, #476]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800555a:	4313      	orrs	r3, r2
 800555c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00a      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800556c:	4b72      	ldr	r3, [pc, #456]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800556e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005572:	f023 0203 	bic.w	r2, r3, #3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557a:	496f      	ldr	r1, [pc, #444]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800557c:	4313      	orrs	r3, r2
 800557e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800558e:	4b6a      	ldr	r3, [pc, #424]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005594:	f023 020c 	bic.w	r2, r3, #12
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800559c:	4966      	ldr	r1, [pc, #408]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00a      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80055b0:	4b61      	ldr	r3, [pc, #388]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055b6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055be:	495e      	ldr	r1, [pc, #376]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00a      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055d2:	4b59      	ldr	r3, [pc, #356]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055e0:	4955      	ldr	r1, [pc, #340]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00a      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055f4:	4b50      	ldr	r3, [pc, #320]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005602:	494d      	ldr	r1, [pc, #308]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005604:	4313      	orrs	r3, r2
 8005606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00a      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005616:	4b48      	ldr	r3, [pc, #288]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005624:	4944      	ldr	r1, [pc, #272]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005626:	4313      	orrs	r3, r2
 8005628:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00a      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005638:	4b3f      	ldr	r3, [pc, #252]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800563a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800563e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005646:	493c      	ldr	r1, [pc, #240]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005648:	4313      	orrs	r3, r2
 800564a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800565a:	4b37      	ldr	r3, [pc, #220]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800565c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005660:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005668:	4933      	ldr	r1, [pc, #204]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800566a:	4313      	orrs	r3, r2
 800566c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00a      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800567c:	4b2e      	ldr	r3, [pc, #184]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800567e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005682:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800568a:	492b      	ldr	r1, [pc, #172]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800568c:	4313      	orrs	r3, r2
 800568e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d011      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800569e:	4b26      	ldr	r3, [pc, #152]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056ac:	4922      	ldr	r1, [pc, #136]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056bc:	d101      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80056be:	2301      	movs	r3, #1
 80056c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0308 	and.w	r3, r3, #8
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d001      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80056ce:	2301      	movs	r3, #1
 80056d0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056de:	4b16      	ldr	r3, [pc, #88]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056ec:	4912      	ldr	r1, [pc, #72]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00b      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005700:	4b0d      	ldr	r3, [pc, #52]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005706:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005710:	4909      	ldr	r1, [pc, #36]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005712:	4313      	orrs	r3, r2
 8005714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d006      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 80d9 	beq.w	80058de <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800572c:	4b02      	ldr	r3, [pc, #8]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a01      	ldr	r2, [pc, #4]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005732:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005736:	e001      	b.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005738:	40023800 	.word	0x40023800
 800573c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800573e:	f7fc fecb 	bl	80024d8 <HAL_GetTick>
 8005742:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005744:	e008      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005746:	f7fc fec7 	bl	80024d8 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	2b64      	cmp	r3, #100	; 0x64
 8005752:	d901      	bls.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e194      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005758:	4b6c      	ldr	r3, [pc, #432]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1f0      	bne.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b00      	cmp	r3, #0
 800576e:	d021      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005774:	2b00      	cmp	r3, #0
 8005776:	d11d      	bne.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005778:	4b64      	ldr	r3, [pc, #400]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800577a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800577e:	0c1b      	lsrs	r3, r3, #16
 8005780:	f003 0303 	and.w	r3, r3, #3
 8005784:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005786:	4b61      	ldr	r3, [pc, #388]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005788:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800578c:	0e1b      	lsrs	r3, r3, #24
 800578e:	f003 030f 	and.w	r3, r3, #15
 8005792:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	019a      	lsls	r2, r3, #6
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	041b      	lsls	r3, r3, #16
 800579e:	431a      	orrs	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	061b      	lsls	r3, r3, #24
 80057a4:	431a      	orrs	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	071b      	lsls	r3, r3, #28
 80057ac:	4957      	ldr	r1, [pc, #348]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d004      	beq.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c8:	d00a      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d02e      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057de:	d129      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80057e0:	4b4a      	ldr	r3, [pc, #296]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057e6:	0c1b      	lsrs	r3, r3, #16
 80057e8:	f003 0303 	and.w	r3, r3, #3
 80057ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80057ee:	4b47      	ldr	r3, [pc, #284]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057f4:	0f1b      	lsrs	r3, r3, #28
 80057f6:	f003 0307 	and.w	r3, r3, #7
 80057fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	019a      	lsls	r2, r3, #6
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	041b      	lsls	r3, r3, #16
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	061b      	lsls	r3, r3, #24
 800580e:	431a      	orrs	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	071b      	lsls	r3, r3, #28
 8005814:	493d      	ldr	r1, [pc, #244]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005816:	4313      	orrs	r3, r2
 8005818:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800581c:	4b3b      	ldr	r3, [pc, #236]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800581e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005822:	f023 021f 	bic.w	r2, r3, #31
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582a:	3b01      	subs	r3, #1
 800582c:	4937      	ldr	r1, [pc, #220]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800582e:	4313      	orrs	r3, r2
 8005830:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d01d      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005840:	4b32      	ldr	r3, [pc, #200]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005842:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005846:	0e1b      	lsrs	r3, r3, #24
 8005848:	f003 030f 	and.w	r3, r3, #15
 800584c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800584e:	4b2f      	ldr	r3, [pc, #188]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005850:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005854:	0f1b      	lsrs	r3, r3, #28
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	019a      	lsls	r2, r3, #6
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	041b      	lsls	r3, r3, #16
 8005868:	431a      	orrs	r2, r3
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	061b      	lsls	r3, r3, #24
 800586e:	431a      	orrs	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	071b      	lsls	r3, r3, #28
 8005874:	4925      	ldr	r1, [pc, #148]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005884:	2b00      	cmp	r3, #0
 8005886:	d011      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	019a      	lsls	r2, r3, #6
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	041b      	lsls	r3, r3, #16
 8005894:	431a      	orrs	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	061b      	lsls	r3, r3, #24
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	071b      	lsls	r3, r3, #28
 80058a4:	4919      	ldr	r1, [pc, #100]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80058ac:	4b17      	ldr	r3, [pc, #92]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a16      	ldr	r2, [pc, #88]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058b8:	f7fc fe0e 	bl	80024d8 <HAL_GetTick>
 80058bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058be:	e008      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058c0:	f7fc fe0a 	bl	80024d8 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b64      	cmp	r3, #100	; 0x64
 80058cc:	d901      	bls.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e0d7      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058d2:	4b0e      	ldr	r3, [pc, #56]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d0f0      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	f040 80cd 	bne.w	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80058e6:	4b09      	ldr	r3, [pc, #36]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a08      	ldr	r2, [pc, #32]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058f2:	f7fc fdf1 	bl	80024d8 <HAL_GetTick>
 80058f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80058f8:	e00a      	b.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80058fa:	f7fc fded 	bl	80024d8 <HAL_GetTick>
 80058fe:	4602      	mov	r2, r0
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	1ad3      	subs	r3, r2, r3
 8005904:	2b64      	cmp	r3, #100	; 0x64
 8005906:	d903      	bls.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e0ba      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800590c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005910:	4b5e      	ldr	r3, [pc, #376]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005918:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800591c:	d0ed      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d009      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800593a:	2b00      	cmp	r3, #0
 800593c:	d02e      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005942:	2b00      	cmp	r3, #0
 8005944:	d12a      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005946:	4b51      	ldr	r3, [pc, #324]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800594c:	0c1b      	lsrs	r3, r3, #16
 800594e:	f003 0303 	and.w	r3, r3, #3
 8005952:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005954:	4b4d      	ldr	r3, [pc, #308]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800595a:	0f1b      	lsrs	r3, r3, #28
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	019a      	lsls	r2, r3, #6
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	431a      	orrs	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	061b      	lsls	r3, r3, #24
 8005974:	431a      	orrs	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	071b      	lsls	r3, r3, #28
 800597a:	4944      	ldr	r1, [pc, #272]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800597c:	4313      	orrs	r3, r2
 800597e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005982:	4b42      	ldr	r3, [pc, #264]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005984:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005988:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005990:	3b01      	subs	r3, #1
 8005992:	021b      	lsls	r3, r3, #8
 8005994:	493d      	ldr	r1, [pc, #244]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005996:	4313      	orrs	r3, r2
 8005998:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d022      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059b0:	d11d      	bne.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80059b2:	4b36      	ldr	r3, [pc, #216]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b8:	0e1b      	lsrs	r3, r3, #24
 80059ba:	f003 030f 	and.w	r3, r3, #15
 80059be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80059c0:	4b32      	ldr	r3, [pc, #200]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c6:	0f1b      	lsrs	r3, r3, #28
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	019a      	lsls	r2, r3, #6
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a1b      	ldr	r3, [r3, #32]
 80059d8:	041b      	lsls	r3, r3, #16
 80059da:	431a      	orrs	r2, r3
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	061b      	lsls	r3, r3, #24
 80059e0:	431a      	orrs	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	071b      	lsls	r3, r3, #28
 80059e6:	4929      	ldr	r1, [pc, #164]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d028      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80059fa:	4b24      	ldr	r3, [pc, #144]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a00:	0e1b      	lsrs	r3, r3, #24
 8005a02:	f003 030f 	and.w	r3, r3, #15
 8005a06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a08:	4b20      	ldr	r3, [pc, #128]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a0e:	0c1b      	lsrs	r3, r3, #16
 8005a10:	f003 0303 	and.w	r3, r3, #3
 8005a14:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	019a      	lsls	r2, r3, #6
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	041b      	lsls	r3, r3, #16
 8005a20:	431a      	orrs	r2, r3
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	061b      	lsls	r3, r3, #24
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	69db      	ldr	r3, [r3, #28]
 8005a2c:	071b      	lsls	r3, r3, #28
 8005a2e:	4917      	ldr	r1, [pc, #92]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005a36:	4b15      	ldr	r3, [pc, #84]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a3c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a44:	4911      	ldr	r1, [pc, #68]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005a4c:	4b0f      	ldr	r3, [pc, #60]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a0e      	ldr	r2, [pc, #56]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a58:	f7fc fd3e 	bl	80024d8 <HAL_GetTick>
 8005a5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a60:	f7fc fd3a 	bl	80024d8 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b64      	cmp	r3, #100	; 0x64
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e007      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005a72:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a7e:	d1ef      	bne.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3720      	adds	r7, #32
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	40023800 	.word	0x40023800

08005a90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e09d      	b.n	8005bde <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d108      	bne.n	8005abc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ab2:	d009      	beq.n	8005ac8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	61da      	str	r2, [r3, #28]
 8005aba:	e005      	b.n	8005ac8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d106      	bne.n	8005ae8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f7fb ffc8 	bl	8001a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2202      	movs	r2, #2
 8005aec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005afe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b08:	d902      	bls.n	8005b10 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	60fb      	str	r3, [r7, #12]
 8005b0e:	e002      	b.n	8005b16 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005b1e:	d007      	beq.n	8005b30 <HAL_SPI_Init+0xa0>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b28:	d002      	beq.n	8005b30 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b40:	431a      	orrs	r2, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	f003 0302 	and.w	r3, r3, #2
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	f003 0301 	and.w	r3, r3, #1
 8005b54:	431a      	orrs	r2, r3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b72:	ea42 0103 	orr.w	r1, r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	430a      	orrs	r2, r1
 8005b84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	0c1b      	lsrs	r3, r3, #16
 8005b8c:	f003 0204 	and.w	r2, r3, #4
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b9e:	f003 0308 	and.w	r3, r3, #8
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005bac:	ea42 0103 	orr.w	r1, r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	69da      	ldr	r2, [r3, #28]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bcc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
	...

08005be8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10e      	bne.n	8005c28 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d009      	beq.n	8005c28 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d004      	beq.n	8005c28 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	4798      	blx	r3
    return;
 8005c26:	e0ce      	b.n	8005dc6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d009      	beq.n	8005c46 <HAL_SPI_IRQHandler+0x5e>
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d004      	beq.n	8005c46 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	4798      	blx	r3
    return;
 8005c44:	e0bf      	b.n	8005dc6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	f003 0320 	and.w	r3, r3, #32
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10a      	bne.n	8005c66 <HAL_SPI_IRQHandler+0x7e>
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d105      	bne.n	8005c66 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 80b0 	beq.w	8005dc6 <HAL_SPI_IRQHandler+0x1de>
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	f003 0320 	and.w	r3, r3, #32
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 80aa 	beq.w	8005dc6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d023      	beq.n	8005cc4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b03      	cmp	r3, #3
 8005c86:	d011      	beq.n	8005cac <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c8c:	f043 0204 	orr.w	r2, r3, #4
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c94:	2300      	movs	r3, #0
 8005c96:	617b      	str	r3, [r7, #20]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	617b      	str	r3, [r7, #20]
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	e00b      	b.n	8005cc4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cac:	2300      	movs	r3, #0
 8005cae:	613b      	str	r3, [r7, #16]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	613b      	str	r3, [r7, #16]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	613b      	str	r3, [r7, #16]
 8005cc0:	693b      	ldr	r3, [r7, #16]
        return;
 8005cc2:	e080      	b.n	8005dc6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	f003 0320 	and.w	r3, r3, #32
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d014      	beq.n	8005cf8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd2:	f043 0201 	orr.w	r2, r3, #1
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	60fb      	str	r3, [r7, #12]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00c      	beq.n	8005d1c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d06:	f043 0208 	orr.w	r2, r3, #8
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60bb      	str	r3, [r7, #8]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	60bb      	str	r3, [r7, #8]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d04f      	beq.n	8005dc4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d32:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d104      	bne.n	8005d50 <HAL_SPI_IRQHandler+0x168>
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d034      	beq.n	8005dba <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0203 	bic.w	r2, r2, #3
 8005d5e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d011      	beq.n	8005d8c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d6c:	4a17      	ldr	r2, [pc, #92]	; (8005dcc <HAL_SPI_IRQHandler+0x1e4>)
 8005d6e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7fc fd60 	bl	800283a <HAL_DMA_Abort_IT>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d005      	beq.n	8005d8c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d016      	beq.n	8005dc2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d98:	4a0c      	ldr	r2, [pc, #48]	; (8005dcc <HAL_SPI_IRQHandler+0x1e4>)
 8005d9a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7fc fd4a 	bl	800283a <HAL_DMA_Abort_IT>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00a      	beq.n	8005dc2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005db0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005db8:	e003      	b.n	8005dc2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f808 	bl	8005dd0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005dc0:	e000      	b.n	8005dc4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8005dc2:	bf00      	nop
    return;
 8005dc4:	bf00      	nop
  }
}
 8005dc6:	3720      	adds	r7, #32
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	08005de5 	.word	0x08005de5

08005dd0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f7ff ffe5 	bl	8005dd0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e06:	bf00      	nop
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b082      	sub	sp, #8
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e049      	b.n	8005eb4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d106      	bne.n	8005e3a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7fc f8ff 	bl	8002038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2202      	movs	r2, #2
 8005e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	3304      	adds	r3, #4
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	f000 fd2f 	bl	80068b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3708      	adds	r7, #8
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d001      	beq.n	8005ed4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e054      	b.n	8005f7e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68da      	ldr	r2, [r3, #12]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0201 	orr.w	r2, r2, #1
 8005eea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a26      	ldr	r2, [pc, #152]	; (8005f8c <HAL_TIM_Base_Start_IT+0xd0>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d022      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005efe:	d01d      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a22      	ldr	r2, [pc, #136]	; (8005f90 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d018      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a21      	ldr	r2, [pc, #132]	; (8005f94 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a1f      	ldr	r2, [pc, #124]	; (8005f98 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d00e      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a1e      	ldr	r2, [pc, #120]	; (8005f9c <HAL_TIM_Base_Start_IT+0xe0>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d009      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a1c      	ldr	r2, [pc, #112]	; (8005fa0 <HAL_TIM_Base_Start_IT+0xe4>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d004      	beq.n	8005f3c <HAL_TIM_Base_Start_IT+0x80>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a1b      	ldr	r2, [pc, #108]	; (8005fa4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d115      	bne.n	8005f68 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689a      	ldr	r2, [r3, #8]
 8005f42:	4b19      	ldr	r3, [pc, #100]	; (8005fa8 <HAL_TIM_Base_Start_IT+0xec>)
 8005f44:	4013      	ands	r3, r2
 8005f46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2b06      	cmp	r3, #6
 8005f4c:	d015      	beq.n	8005f7a <HAL_TIM_Base_Start_IT+0xbe>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f54:	d011      	beq.n	8005f7a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f042 0201 	orr.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f66:	e008      	b.n	8005f7a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f042 0201 	orr.w	r2, r2, #1
 8005f76:	601a      	str	r2, [r3, #0]
 8005f78:	e000      	b.n	8005f7c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	40010000 	.word	0x40010000
 8005f90:	40000400 	.word	0x40000400
 8005f94:	40000800 	.word	0x40000800
 8005f98:	40000c00 	.word	0x40000c00
 8005f9c:	40010400 	.word	0x40010400
 8005fa0:	40014000 	.word	0x40014000
 8005fa4:	40001800 	.word	0x40001800
 8005fa8:	00010007 	.word	0x00010007

08005fac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d101      	bne.n	8005fbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e049      	b.n	8006052 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d106      	bne.n	8005fd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f841 	bl	800605a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4610      	mov	r0, r2
 8005fec:	f000 fc60 	bl	80068b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3708      	adds	r7, #8
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800605a:	b480      	push	{r7}
 800605c:	b083      	sub	sp, #12
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006062:	bf00      	nop
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
	...

08006070 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d109      	bne.n	8006094 <HAL_TIM_PWM_Start+0x24>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006086:	b2db      	uxtb	r3, r3
 8006088:	2b01      	cmp	r3, #1
 800608a:	bf14      	ite	ne
 800608c:	2301      	movne	r3, #1
 800608e:	2300      	moveq	r3, #0
 8006090:	b2db      	uxtb	r3, r3
 8006092:	e03c      	b.n	800610e <HAL_TIM_PWM_Start+0x9e>
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	2b04      	cmp	r3, #4
 8006098:	d109      	bne.n	80060ae <HAL_TIM_PWM_Start+0x3e>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	bf14      	ite	ne
 80060a6:	2301      	movne	r3, #1
 80060a8:	2300      	moveq	r3, #0
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	e02f      	b.n	800610e <HAL_TIM_PWM_Start+0x9e>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d109      	bne.n	80060c8 <HAL_TIM_PWM_Start+0x58>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b01      	cmp	r3, #1
 80060be:	bf14      	ite	ne
 80060c0:	2301      	movne	r3, #1
 80060c2:	2300      	moveq	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	e022      	b.n	800610e <HAL_TIM_PWM_Start+0x9e>
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	2b0c      	cmp	r3, #12
 80060cc:	d109      	bne.n	80060e2 <HAL_TIM_PWM_Start+0x72>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	bf14      	ite	ne
 80060da:	2301      	movne	r3, #1
 80060dc:	2300      	moveq	r3, #0
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	e015      	b.n	800610e <HAL_TIM_PWM_Start+0x9e>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	2b10      	cmp	r3, #16
 80060e6:	d109      	bne.n	80060fc <HAL_TIM_PWM_Start+0x8c>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	bf14      	ite	ne
 80060f4:	2301      	movne	r3, #1
 80060f6:	2300      	moveq	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	e008      	b.n	800610e <HAL_TIM_PWM_Start+0x9e>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006102:	b2db      	uxtb	r3, r3
 8006104:	2b01      	cmp	r3, #1
 8006106:	bf14      	ite	ne
 8006108:	2301      	movne	r3, #1
 800610a:	2300      	moveq	r3, #0
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e092      	b.n	800623c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d104      	bne.n	8006126 <HAL_TIM_PWM_Start+0xb6>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2202      	movs	r2, #2
 8006120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006124:	e023      	b.n	800616e <HAL_TIM_PWM_Start+0xfe>
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	2b04      	cmp	r3, #4
 800612a:	d104      	bne.n	8006136 <HAL_TIM_PWM_Start+0xc6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006134:	e01b      	b.n	800616e <HAL_TIM_PWM_Start+0xfe>
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	2b08      	cmp	r3, #8
 800613a:	d104      	bne.n	8006146 <HAL_TIM_PWM_Start+0xd6>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2202      	movs	r2, #2
 8006140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006144:	e013      	b.n	800616e <HAL_TIM_PWM_Start+0xfe>
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	2b0c      	cmp	r3, #12
 800614a:	d104      	bne.n	8006156 <HAL_TIM_PWM_Start+0xe6>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006154:	e00b      	b.n	800616e <HAL_TIM_PWM_Start+0xfe>
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b10      	cmp	r3, #16
 800615a:	d104      	bne.n	8006166 <HAL_TIM_PWM_Start+0xf6>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006164:	e003      	b.n	800616e <HAL_TIM_PWM_Start+0xfe>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2202      	movs	r2, #2
 800616a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2201      	movs	r2, #1
 8006174:	6839      	ldr	r1, [r7, #0]
 8006176:	4618      	mov	r0, r3
 8006178:	f000 ff32 	bl	8006fe0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a30      	ldr	r2, [pc, #192]	; (8006244 <HAL_TIM_PWM_Start+0x1d4>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d004      	beq.n	8006190 <HAL_TIM_PWM_Start+0x120>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a2f      	ldr	r2, [pc, #188]	; (8006248 <HAL_TIM_PWM_Start+0x1d8>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d101      	bne.n	8006194 <HAL_TIM_PWM_Start+0x124>
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <HAL_TIM_PWM_Start+0x126>
 8006194:	2300      	movs	r3, #0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d007      	beq.n	80061aa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a25      	ldr	r2, [pc, #148]	; (8006244 <HAL_TIM_PWM_Start+0x1d4>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d022      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061bc:	d01d      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a22      	ldr	r2, [pc, #136]	; (800624c <HAL_TIM_PWM_Start+0x1dc>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d018      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a20      	ldr	r2, [pc, #128]	; (8006250 <HAL_TIM_PWM_Start+0x1e0>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d013      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a1f      	ldr	r2, [pc, #124]	; (8006254 <HAL_TIM_PWM_Start+0x1e4>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d00e      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a19      	ldr	r2, [pc, #100]	; (8006248 <HAL_TIM_PWM_Start+0x1d8>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d009      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a1b      	ldr	r2, [pc, #108]	; (8006258 <HAL_TIM_PWM_Start+0x1e8>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d004      	beq.n	80061fa <HAL_TIM_PWM_Start+0x18a>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a19      	ldr	r2, [pc, #100]	; (800625c <HAL_TIM_PWM_Start+0x1ec>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d115      	bne.n	8006226 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689a      	ldr	r2, [r3, #8]
 8006200:	4b17      	ldr	r3, [pc, #92]	; (8006260 <HAL_TIM_PWM_Start+0x1f0>)
 8006202:	4013      	ands	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2b06      	cmp	r3, #6
 800620a:	d015      	beq.n	8006238 <HAL_TIM_PWM_Start+0x1c8>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006212:	d011      	beq.n	8006238 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0201 	orr.w	r2, r2, #1
 8006222:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006224:	e008      	b.n	8006238 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f042 0201 	orr.w	r2, r2, #1
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	e000      	b.n	800623a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006238:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	40010000 	.word	0x40010000
 8006248:	40010400 	.word	0x40010400
 800624c:	40000400 	.word	0x40000400
 8006250:	40000800 	.word	0x40000800
 8006254:	40000c00 	.word	0x40000c00
 8006258:	40014000 	.word	0x40014000
 800625c:	40001800 	.word	0x40001800
 8006260:	00010007 	.word	0x00010007

08006264 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b02      	cmp	r3, #2
 8006278:	d122      	bne.n	80062c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f003 0302 	and.w	r3, r3, #2
 8006284:	2b02      	cmp	r3, #2
 8006286:	d11b      	bne.n	80062c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f06f 0202 	mvn.w	r2, #2
 8006290:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	f003 0303 	and.w	r3, r3, #3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 fae4 	bl	8006874 <HAL_TIM_IC_CaptureCallback>
 80062ac:	e005      	b.n	80062ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 fad6 	bl	8006860 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 fae7 	bl	8006888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	f003 0304 	and.w	r3, r3, #4
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	d122      	bne.n	8006314 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b04      	cmp	r3, #4
 80062da:	d11b      	bne.n	8006314 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f06f 0204 	mvn.w	r2, #4
 80062e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2202      	movs	r2, #2
 80062ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 faba 	bl	8006874 <HAL_TIM_IC_CaptureCallback>
 8006300:	e005      	b.n	800630e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 faac 	bl	8006860 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 fabd 	bl	8006888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	f003 0308 	and.w	r3, r3, #8
 800631e:	2b08      	cmp	r3, #8
 8006320:	d122      	bne.n	8006368 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	f003 0308 	and.w	r3, r3, #8
 800632c:	2b08      	cmp	r3, #8
 800632e:	d11b      	bne.n	8006368 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f06f 0208 	mvn.w	r2, #8
 8006338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2204      	movs	r2, #4
 800633e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	f003 0303 	and.w	r3, r3, #3
 800634a:	2b00      	cmp	r3, #0
 800634c:	d003      	beq.n	8006356 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 fa90 	bl	8006874 <HAL_TIM_IC_CaptureCallback>
 8006354:	e005      	b.n	8006362 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fa82 	bl	8006860 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 fa93 	bl	8006888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	f003 0310 	and.w	r3, r3, #16
 8006372:	2b10      	cmp	r3, #16
 8006374:	d122      	bne.n	80063bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	f003 0310 	and.w	r3, r3, #16
 8006380:	2b10      	cmp	r3, #16
 8006382:	d11b      	bne.n	80063bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f06f 0210 	mvn.w	r2, #16
 800638c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2208      	movs	r2, #8
 8006392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	69db      	ldr	r3, [r3, #28]
 800639a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 fa66 	bl	8006874 <HAL_TIM_IC_CaptureCallback>
 80063a8:	e005      	b.n	80063b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fa58 	bl	8006860 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 fa69 	bl	8006888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d10e      	bne.n	80063e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d107      	bne.n	80063e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f06f 0201 	mvn.w	r2, #1
 80063e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7fa feb6 	bl	8001154 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f2:	2b80      	cmp	r3, #128	; 0x80
 80063f4:	d10e      	bne.n	8006414 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006400:	2b80      	cmp	r3, #128	; 0x80
 8006402:	d107      	bne.n	8006414 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800640c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 fea4 	bl	800715c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800641e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006422:	d10e      	bne.n	8006442 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800642e:	2b80      	cmp	r3, #128	; 0x80
 8006430:	d107      	bne.n	8006442 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800643a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 fe97 	bl	8007170 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800644c:	2b40      	cmp	r3, #64	; 0x40
 800644e:	d10e      	bne.n	800646e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800645a:	2b40      	cmp	r3, #64	; 0x40
 800645c:	d107      	bne.n	800646e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 fa17 	bl	800689c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	f003 0320 	and.w	r3, r3, #32
 8006478:	2b20      	cmp	r3, #32
 800647a:	d10e      	bne.n	800649a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f003 0320 	and.w	r3, r3, #32
 8006486:	2b20      	cmp	r3, #32
 8006488:	d107      	bne.n	800649a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f06f 0220 	mvn.w	r2, #32
 8006492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 fe57 	bl	8007148 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800649a:	bf00      	nop
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
	...

080064a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064b0:	2300      	movs	r3, #0
 80064b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d101      	bne.n	80064c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064be:	2302      	movs	r3, #2
 80064c0:	e0ff      	b.n	80066c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b14      	cmp	r3, #20
 80064ce:	f200 80f0 	bhi.w	80066b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064d2:	a201      	add	r2, pc, #4	; (adr r2, 80064d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d8:	0800652d 	.word	0x0800652d
 80064dc:	080066b3 	.word	0x080066b3
 80064e0:	080066b3 	.word	0x080066b3
 80064e4:	080066b3 	.word	0x080066b3
 80064e8:	0800656d 	.word	0x0800656d
 80064ec:	080066b3 	.word	0x080066b3
 80064f0:	080066b3 	.word	0x080066b3
 80064f4:	080066b3 	.word	0x080066b3
 80064f8:	080065af 	.word	0x080065af
 80064fc:	080066b3 	.word	0x080066b3
 8006500:	080066b3 	.word	0x080066b3
 8006504:	080066b3 	.word	0x080066b3
 8006508:	080065ef 	.word	0x080065ef
 800650c:	080066b3 	.word	0x080066b3
 8006510:	080066b3 	.word	0x080066b3
 8006514:	080066b3 	.word	0x080066b3
 8006518:	08006631 	.word	0x08006631
 800651c:	080066b3 	.word	0x080066b3
 8006520:	080066b3 	.word	0x080066b3
 8006524:	080066b3 	.word	0x080066b3
 8006528:	08006671 	.word	0x08006671
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68b9      	ldr	r1, [r7, #8]
 8006532:	4618      	mov	r0, r3
 8006534:	f000 fa5c 	bl	80069f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	699a      	ldr	r2, [r3, #24]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0208 	orr.w	r2, r2, #8
 8006546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0204 	bic.w	r2, r2, #4
 8006556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6999      	ldr	r1, [r3, #24]
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	691a      	ldr	r2, [r3, #16]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	430a      	orrs	r2, r1
 8006568:	619a      	str	r2, [r3, #24]
      break;
 800656a:	e0a5      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68b9      	ldr	r1, [r7, #8]
 8006572:	4618      	mov	r0, r3
 8006574:	f000 faae 	bl	8006ad4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	699a      	ldr	r2, [r3, #24]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006586:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699a      	ldr	r2, [r3, #24]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006596:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6999      	ldr	r1, [r3, #24]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	021a      	lsls	r2, r3, #8
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	619a      	str	r2, [r3, #24]
      break;
 80065ac:	e084      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	4618      	mov	r0, r3
 80065b6:	f000 fb05 	bl	8006bc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	69da      	ldr	r2, [r3, #28]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f042 0208 	orr.w	r2, r2, #8
 80065c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	69da      	ldr	r2, [r3, #28]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0204 	bic.w	r2, r2, #4
 80065d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	69d9      	ldr	r1, [r3, #28]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	691a      	ldr	r2, [r3, #16]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	61da      	str	r2, [r3, #28]
      break;
 80065ec:	e064      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68b9      	ldr	r1, [r7, #8]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 fb5b 	bl	8006cb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	69da      	ldr	r2, [r3, #28]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006608:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69da      	ldr	r2, [r3, #28]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006618:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	69d9      	ldr	r1, [r3, #28]
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	021a      	lsls	r2, r3, #8
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	430a      	orrs	r2, r1
 800662c:	61da      	str	r2, [r3, #28]
      break;
 800662e:	e043      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68b9      	ldr	r1, [r7, #8]
 8006636:	4618      	mov	r0, r3
 8006638:	f000 fb92 	bl	8006d60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f042 0208 	orr.w	r2, r2, #8
 800664a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f022 0204 	bic.w	r2, r2, #4
 800665a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800666e:	e023      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68b9      	ldr	r1, [r7, #8]
 8006676:	4618      	mov	r0, r3
 8006678:	f000 fbc4 	bl	8006e04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800668a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800669a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	021a      	lsls	r2, r3, #8
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80066b0:	e002      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	75fb      	strb	r3, [r7, #23]
      break;
 80066b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop

080066cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066d6:	2300      	movs	r3, #0
 80066d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d101      	bne.n	80066e8 <HAL_TIM_ConfigClockSource+0x1c>
 80066e4:	2302      	movs	r3, #2
 80066e6:	e0b4      	b.n	8006852 <HAL_TIM_ConfigClockSource+0x186>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	4b56      	ldr	r3, [pc, #344]	; (800685c <HAL_TIM_ConfigClockSource+0x190>)
 8006704:	4013      	ands	r3, r2
 8006706:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800670e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68ba      	ldr	r2, [r7, #8]
 8006716:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006720:	d03e      	beq.n	80067a0 <HAL_TIM_ConfigClockSource+0xd4>
 8006722:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006726:	f200 8087 	bhi.w	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 800672a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800672e:	f000 8086 	beq.w	800683e <HAL_TIM_ConfigClockSource+0x172>
 8006732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006736:	d87f      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006738:	2b70      	cmp	r3, #112	; 0x70
 800673a:	d01a      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0xa6>
 800673c:	2b70      	cmp	r3, #112	; 0x70
 800673e:	d87b      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006740:	2b60      	cmp	r3, #96	; 0x60
 8006742:	d050      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x11a>
 8006744:	2b60      	cmp	r3, #96	; 0x60
 8006746:	d877      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006748:	2b50      	cmp	r3, #80	; 0x50
 800674a:	d03c      	beq.n	80067c6 <HAL_TIM_ConfigClockSource+0xfa>
 800674c:	2b50      	cmp	r3, #80	; 0x50
 800674e:	d873      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006750:	2b40      	cmp	r3, #64	; 0x40
 8006752:	d058      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x13a>
 8006754:	2b40      	cmp	r3, #64	; 0x40
 8006756:	d86f      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006758:	2b30      	cmp	r3, #48	; 0x30
 800675a:	d064      	beq.n	8006826 <HAL_TIM_ConfigClockSource+0x15a>
 800675c:	2b30      	cmp	r3, #48	; 0x30
 800675e:	d86b      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006760:	2b20      	cmp	r3, #32
 8006762:	d060      	beq.n	8006826 <HAL_TIM_ConfigClockSource+0x15a>
 8006764:	2b20      	cmp	r3, #32
 8006766:	d867      	bhi.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
 8006768:	2b00      	cmp	r3, #0
 800676a:	d05c      	beq.n	8006826 <HAL_TIM_ConfigClockSource+0x15a>
 800676c:	2b10      	cmp	r3, #16
 800676e:	d05a      	beq.n	8006826 <HAL_TIM_ConfigClockSource+0x15a>
 8006770:	e062      	b.n	8006838 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006782:	f000 fc0d 	bl	8006fa0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006794:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	609a      	str	r2, [r3, #8]
      break;
 800679e:	e04f      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067b0:	f000 fbf6 	bl	8006fa0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689a      	ldr	r2, [r3, #8]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067c2:	609a      	str	r2, [r3, #8]
      break;
 80067c4:	e03c      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067d2:	461a      	mov	r2, r3
 80067d4:	f000 fb6a 	bl	8006eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2150      	movs	r1, #80	; 0x50
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 fbc3 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 80067e4:	e02c      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067f2:	461a      	mov	r2, r3
 80067f4:	f000 fb89 	bl	8006f0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2160      	movs	r1, #96	; 0x60
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 fbb3 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006804:	e01c      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006812:	461a      	mov	r2, r3
 8006814:	f000 fb4a 	bl	8006eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2140      	movs	r1, #64	; 0x40
 800681e:	4618      	mov	r0, r3
 8006820:	f000 fba3 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006824:	e00c      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4619      	mov	r1, r3
 8006830:	4610      	mov	r0, r2
 8006832:	f000 fb9a 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006836:	e003      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	73fb      	strb	r3, [r7, #15]
      break;
 800683c:	e000      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800683e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006850:	7bfb      	ldrb	r3, [r7, #15]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	fffeff88 	.word	0xfffeff88

08006860 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800687c:	bf00      	nop
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006890:	bf00      	nop
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068a4:	bf00      	nop
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a40      	ldr	r2, [pc, #256]	; (80069c4 <TIM_Base_SetConfig+0x114>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d013      	beq.n	80068f0 <TIM_Base_SetConfig+0x40>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ce:	d00f      	beq.n	80068f0 <TIM_Base_SetConfig+0x40>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a3d      	ldr	r2, [pc, #244]	; (80069c8 <TIM_Base_SetConfig+0x118>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d00b      	beq.n	80068f0 <TIM_Base_SetConfig+0x40>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a3c      	ldr	r2, [pc, #240]	; (80069cc <TIM_Base_SetConfig+0x11c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d007      	beq.n	80068f0 <TIM_Base_SetConfig+0x40>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a3b      	ldr	r2, [pc, #236]	; (80069d0 <TIM_Base_SetConfig+0x120>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d003      	beq.n	80068f0 <TIM_Base_SetConfig+0x40>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a3a      	ldr	r2, [pc, #232]	; (80069d4 <TIM_Base_SetConfig+0x124>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d108      	bne.n	8006902 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	4313      	orrs	r3, r2
 8006900:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a2f      	ldr	r2, [pc, #188]	; (80069c4 <TIM_Base_SetConfig+0x114>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d02b      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006910:	d027      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a2c      	ldr	r2, [pc, #176]	; (80069c8 <TIM_Base_SetConfig+0x118>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d023      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a2b      	ldr	r2, [pc, #172]	; (80069cc <TIM_Base_SetConfig+0x11c>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d01f      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a2a      	ldr	r2, [pc, #168]	; (80069d0 <TIM_Base_SetConfig+0x120>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d01b      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a29      	ldr	r2, [pc, #164]	; (80069d4 <TIM_Base_SetConfig+0x124>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d017      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a28      	ldr	r2, [pc, #160]	; (80069d8 <TIM_Base_SetConfig+0x128>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d013      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a27      	ldr	r2, [pc, #156]	; (80069dc <TIM_Base_SetConfig+0x12c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00f      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a26      	ldr	r2, [pc, #152]	; (80069e0 <TIM_Base_SetConfig+0x130>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d00b      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a25      	ldr	r2, [pc, #148]	; (80069e4 <TIM_Base_SetConfig+0x134>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d007      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a24      	ldr	r2, [pc, #144]	; (80069e8 <TIM_Base_SetConfig+0x138>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d003      	beq.n	8006962 <TIM_Base_SetConfig+0xb2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a23      	ldr	r2, [pc, #140]	; (80069ec <TIM_Base_SetConfig+0x13c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d108      	bne.n	8006974 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	4313      	orrs	r3, r2
 8006972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	4313      	orrs	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a0a      	ldr	r2, [pc, #40]	; (80069c4 <TIM_Base_SetConfig+0x114>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d003      	beq.n	80069a8 <TIM_Base_SetConfig+0xf8>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a0c      	ldr	r2, [pc, #48]	; (80069d4 <TIM_Base_SetConfig+0x124>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d103      	bne.n	80069b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	691a      	ldr	r2, [r3, #16]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	615a      	str	r2, [r3, #20]
}
 80069b6:	bf00      	nop
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	40010000 	.word	0x40010000
 80069c8:	40000400 	.word	0x40000400
 80069cc:	40000800 	.word	0x40000800
 80069d0:	40000c00 	.word	0x40000c00
 80069d4:	40010400 	.word	0x40010400
 80069d8:	40014000 	.word	0x40014000
 80069dc:	40014400 	.word	0x40014400
 80069e0:	40014800 	.word	0x40014800
 80069e4:	40001800 	.word	0x40001800
 80069e8:	40001c00 	.word	0x40001c00
 80069ec:	40002000 	.word	0x40002000

080069f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	f023 0201 	bic.w	r2, r3, #1
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	4b2b      	ldr	r3, [pc, #172]	; (8006ac8 <TIM_OC1_SetConfig+0xd8>)
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0303 	bic.w	r3, r3, #3
 8006a26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f023 0302 	bic.w	r3, r3, #2
 8006a38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a21      	ldr	r2, [pc, #132]	; (8006acc <TIM_OC1_SetConfig+0xdc>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d003      	beq.n	8006a54 <TIM_OC1_SetConfig+0x64>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a20      	ldr	r2, [pc, #128]	; (8006ad0 <TIM_OC1_SetConfig+0xe0>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d10c      	bne.n	8006a6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f023 0308 	bic.w	r3, r3, #8
 8006a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	f023 0304 	bic.w	r3, r3, #4
 8006a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a16      	ldr	r2, [pc, #88]	; (8006acc <TIM_OC1_SetConfig+0xdc>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d003      	beq.n	8006a7e <TIM_OC1_SetConfig+0x8e>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a15      	ldr	r2, [pc, #84]	; (8006ad0 <TIM_OC1_SetConfig+0xe0>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d111      	bne.n	8006aa2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	621a      	str	r2, [r3, #32]
}
 8006abc:	bf00      	nop
 8006abe:	371c      	adds	r7, #28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	fffeff8f 	.word	0xfffeff8f
 8006acc:	40010000 	.word	0x40010000
 8006ad0:	40010400 	.word	0x40010400

08006ad4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	f023 0210 	bic.w	r2, r3, #16
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4b2e      	ldr	r3, [pc, #184]	; (8006bb8 <TIM_OC2_SetConfig+0xe4>)
 8006b00:	4013      	ands	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	021b      	lsls	r3, r3, #8
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f023 0320 	bic.w	r3, r3, #32
 8006b1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	011b      	lsls	r3, r3, #4
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a23      	ldr	r2, [pc, #140]	; (8006bbc <TIM_OC2_SetConfig+0xe8>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d003      	beq.n	8006b3c <TIM_OC2_SetConfig+0x68>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a22      	ldr	r2, [pc, #136]	; (8006bc0 <TIM_OC2_SetConfig+0xec>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d10d      	bne.n	8006b58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	011b      	lsls	r3, r3, #4
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a18      	ldr	r2, [pc, #96]	; (8006bbc <TIM_OC2_SetConfig+0xe8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d003      	beq.n	8006b68 <TIM_OC2_SetConfig+0x94>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a17      	ldr	r2, [pc, #92]	; (8006bc0 <TIM_OC2_SetConfig+0xec>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d113      	bne.n	8006b90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	621a      	str	r2, [r3, #32]
}
 8006baa:	bf00      	nop
 8006bac:	371c      	adds	r7, #28
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	feff8fff 	.word	0xfeff8fff
 8006bbc:	40010000 	.word	0x40010000
 8006bc0:	40010400 	.word	0x40010400

08006bc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	69db      	ldr	r3, [r3, #28]
 8006bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4b2d      	ldr	r3, [pc, #180]	; (8006ca4 <TIM_OC3_SetConfig+0xe0>)
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0303 	bic.w	r3, r3, #3
 8006bfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	021b      	lsls	r3, r3, #8
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a22      	ldr	r2, [pc, #136]	; (8006ca8 <TIM_OC3_SetConfig+0xe4>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d003      	beq.n	8006c2a <TIM_OC3_SetConfig+0x66>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a21      	ldr	r2, [pc, #132]	; (8006cac <TIM_OC3_SetConfig+0xe8>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d10d      	bne.n	8006c46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	021b      	lsls	r3, r3, #8
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a17      	ldr	r2, [pc, #92]	; (8006ca8 <TIM_OC3_SetConfig+0xe4>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d003      	beq.n	8006c56 <TIM_OC3_SetConfig+0x92>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a16      	ldr	r2, [pc, #88]	; (8006cac <TIM_OC3_SetConfig+0xe8>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d113      	bne.n	8006c7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	011b      	lsls	r3, r3, #4
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	011b      	lsls	r3, r3, #4
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	621a      	str	r2, [r3, #32]
}
 8006c98:	bf00      	nop
 8006c9a:	371c      	adds	r7, #28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr
 8006ca4:	fffeff8f 	.word	0xfffeff8f
 8006ca8:	40010000 	.word	0x40010000
 8006cac:	40010400 	.word	0x40010400

08006cb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	4b1e      	ldr	r3, [pc, #120]	; (8006d54 <TIM_OC4_SetConfig+0xa4>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	021b      	lsls	r3, r3, #8
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	031b      	lsls	r3, r3, #12
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a13      	ldr	r2, [pc, #76]	; (8006d58 <TIM_OC4_SetConfig+0xa8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d003      	beq.n	8006d18 <TIM_OC4_SetConfig+0x68>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a12      	ldr	r2, [pc, #72]	; (8006d5c <TIM_OC4_SetConfig+0xac>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d109      	bne.n	8006d2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	695b      	ldr	r3, [r3, #20]
 8006d24:	019b      	lsls	r3, r3, #6
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	621a      	str	r2, [r3, #32]
}
 8006d46:	bf00      	nop
 8006d48:	371c      	adds	r7, #28
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	feff8fff 	.word	0xfeff8fff
 8006d58:	40010000 	.word	0x40010000
 8006d5c:	40010400 	.word	0x40010400

08006d60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b087      	sub	sp, #28
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	4b1b      	ldr	r3, [pc, #108]	; (8006df8 <TIM_OC5_SetConfig+0x98>)
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006da0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	041b      	lsls	r3, r3, #16
 8006da8:	693a      	ldr	r2, [r7, #16]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a12      	ldr	r2, [pc, #72]	; (8006dfc <TIM_OC5_SetConfig+0x9c>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d003      	beq.n	8006dbe <TIM_OC5_SetConfig+0x5e>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a11      	ldr	r2, [pc, #68]	; (8006e00 <TIM_OC5_SetConfig+0xa0>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d109      	bne.n	8006dd2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dc4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	021b      	lsls	r3, r3, #8
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	621a      	str	r2, [r3, #32]
}
 8006dec:	bf00      	nop
 8006dee:	371c      	adds	r7, #28
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr
 8006df8:	fffeff8f 	.word	0xfffeff8f
 8006dfc:	40010000 	.word	0x40010000
 8006e00:	40010400 	.word	0x40010400

08006e04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a1b      	ldr	r3, [r3, #32]
 8006e12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a1b      	ldr	r3, [r3, #32]
 8006e1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	4b1c      	ldr	r3, [pc, #112]	; (8006ea0 <TIM_OC6_SetConfig+0x9c>)
 8006e30:	4013      	ands	r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	021b      	lsls	r3, r3, #8
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	051b      	lsls	r3, r3, #20
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a13      	ldr	r2, [pc, #76]	; (8006ea4 <TIM_OC6_SetConfig+0xa0>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d003      	beq.n	8006e64 <TIM_OC6_SetConfig+0x60>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a12      	ldr	r2, [pc, #72]	; (8006ea8 <TIM_OC6_SetConfig+0xa4>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d109      	bne.n	8006e78 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	029b      	lsls	r3, r3, #10
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	697a      	ldr	r2, [r7, #20]
 8006e7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	685a      	ldr	r2, [r3, #4]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	621a      	str	r2, [r3, #32]
}
 8006e92:	bf00      	nop
 8006e94:	371c      	adds	r7, #28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	feff8fff 	.word	0xfeff8fff
 8006ea4:	40010000 	.word	0x40010000
 8006ea8:	40010400 	.word	0x40010400

08006eac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b087      	sub	sp, #28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	f023 0201 	bic.w	r2, r3, #1
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	f023 030a 	bic.w	r3, r3, #10
 8006ee8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eea:	697a      	ldr	r2, [r7, #20]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	621a      	str	r2, [r3, #32]
}
 8006efe:	bf00      	nop
 8006f00:	371c      	adds	r7, #28
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b087      	sub	sp, #28
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	60f8      	str	r0, [r7, #12]
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	f023 0210 	bic.w	r2, r3, #16
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	031b      	lsls	r3, r3, #12
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	011b      	lsls	r3, r3, #4
 8006f4c:	693a      	ldr	r2, [r7, #16]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	693a      	ldr	r2, [r7, #16]
 8006f5c:	621a      	str	r2, [r3, #32]
}
 8006f5e:	bf00      	nop
 8006f60:	371c      	adds	r7, #28
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b085      	sub	sp, #20
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	f043 0307 	orr.w	r3, r3, #7
 8006f8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	609a      	str	r2, [r3, #8]
}
 8006f94:	bf00      	nop
 8006f96:	3714      	adds	r7, #20
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b087      	sub	sp, #28
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
 8006fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	021a      	lsls	r2, r3, #8
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	697a      	ldr	r2, [r7, #20]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	609a      	str	r2, [r3, #8]
}
 8006fd4:	bf00      	nop
 8006fd6:	371c      	adds	r7, #28
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b087      	sub	sp, #28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	f003 031f 	and.w	r3, r3, #31
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6a1a      	ldr	r2, [r3, #32]
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	43db      	mvns	r3, r3
 8007002:	401a      	ands	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a1a      	ldr	r2, [r3, #32]
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	f003 031f 	and.w	r3, r3, #31
 8007012:	6879      	ldr	r1, [r7, #4]
 8007014:	fa01 f303 	lsl.w	r3, r1, r3
 8007018:	431a      	orrs	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	621a      	str	r2, [r3, #32]
}
 800701e:	bf00      	nop
 8007020:	371c      	adds	r7, #28
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr
	...

0800702c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800702c:	b480      	push	{r7}
 800702e:	b085      	sub	sp, #20
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800703c:	2b01      	cmp	r3, #1
 800703e:	d101      	bne.n	8007044 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007040:	2302      	movs	r3, #2
 8007042:	e06d      	b.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2202      	movs	r2, #2
 8007050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a30      	ldr	r2, [pc, #192]	; (800712c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d004      	beq.n	8007078 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a2f      	ldr	r2, [pc, #188]	; (8007130 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d108      	bne.n	800708a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800707e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	4313      	orrs	r3, r2
 8007088:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007090:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	4313      	orrs	r3, r2
 800709a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a20      	ldr	r2, [pc, #128]	; (800712c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d022      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b6:	d01d      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a1d      	ldr	r2, [pc, #116]	; (8007134 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d018      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a1c      	ldr	r2, [pc, #112]	; (8007138 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d013      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1a      	ldr	r2, [pc, #104]	; (800713c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d00e      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a15      	ldr	r2, [pc, #84]	; (8007130 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d009      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a16      	ldr	r2, [pc, #88]	; (8007140 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d004      	beq.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a15      	ldr	r2, [pc, #84]	; (8007144 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d10c      	bne.n	800710e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	4313      	orrs	r3, r2
 8007104:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	40010000 	.word	0x40010000
 8007130:	40010400 	.word	0x40010400
 8007134:	40000400 	.word	0x40000400
 8007138:	40000800 	.word	0x40000800
 800713c:	40000c00 	.word	0x40000c00
 8007140:	40014000 	.word	0x40014000
 8007144:	40001800 	.word	0x40001800

08007148 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007164:	bf00      	nop
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b082      	sub	sp, #8
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d101      	bne.n	8007196 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e040      	b.n	8007218 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800719a:	2b00      	cmp	r3, #0
 800719c:	d106      	bne.n	80071ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7fb f80c 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2224      	movs	r2, #36	; 0x24
 80071b0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f022 0201 	bic.w	r2, r2, #1
 80071c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fbe6 	bl	8007994 <UART_SetConfig>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d101      	bne.n	80071d2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e022      	b.n	8007218 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 fe3e 	bl	8007e5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689a      	ldr	r2, [r3, #8]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f042 0201 	orr.w	r2, r2, #1
 800720e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 fec5 	bl	8007fa0 <UART_CheckIdleState>
 8007216:	4603      	mov	r3, r0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3708      	adds	r7, #8
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b08a      	sub	sp, #40	; 0x28
 8007224:	af02      	add	r7, sp, #8
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	603b      	str	r3, [r7, #0]
 800722c:	4613      	mov	r3, r2
 800722e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007234:	2b20      	cmp	r3, #32
 8007236:	d171      	bne.n	800731c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d002      	beq.n	8007244 <HAL_UART_Transmit+0x24>
 800723e:	88fb      	ldrh	r3, [r7, #6]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d101      	bne.n	8007248 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	e06a      	b.n	800731e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2200      	movs	r2, #0
 800724c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2221      	movs	r2, #33	; 0x21
 8007254:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007256:	f7fb f93f 	bl	80024d8 <HAL_GetTick>
 800725a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	88fa      	ldrh	r2, [r7, #6]
 8007260:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	88fa      	ldrh	r2, [r7, #6]
 8007268:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007274:	d108      	bne.n	8007288 <HAL_UART_Transmit+0x68>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d104      	bne.n	8007288 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800727e:	2300      	movs	r3, #0
 8007280:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	61bb      	str	r3, [r7, #24]
 8007286:	e003      	b.n	8007290 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800728c:	2300      	movs	r3, #0
 800728e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007290:	e02c      	b.n	80072ec <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	2200      	movs	r2, #0
 800729a:	2180      	movs	r1, #128	; 0x80
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f000 feb6 	bl	800800e <UART_WaitOnFlagUntilTimeout>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d001      	beq.n	80072ac <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80072a8:	2303      	movs	r3, #3
 80072aa:	e038      	b.n	800731e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80072ac:	69fb      	ldr	r3, [r7, #28]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10b      	bne.n	80072ca <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	881b      	ldrh	r3, [r3, #0]
 80072b6:	461a      	mov	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	3302      	adds	r3, #2
 80072c6:	61bb      	str	r3, [r7, #24]
 80072c8:	e007      	b.n	80072da <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	781a      	ldrb	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	3301      	adds	r3, #1
 80072d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	3b01      	subs	r3, #1
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1cc      	bne.n	8007292 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	2200      	movs	r2, #0
 8007300:	2140      	movs	r1, #64	; 0x40
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 fe83 	bl	800800e <UART_WaitOnFlagUntilTimeout>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e005      	b.n	800731e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2220      	movs	r2, #32
 8007316:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	e000      	b.n	800731e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800731c:	2302      	movs	r3, #2
  }
}
 800731e:	4618      	mov	r0, r3
 8007320:	3720      	adds	r7, #32
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b08a      	sub	sp, #40	; 0x28
 800732a:	af00      	add	r7, sp, #0
 800732c:	60f8      	str	r0, [r7, #12]
 800732e:	60b9      	str	r1, [r7, #8]
 8007330:	4613      	mov	r3, r2
 8007332:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800733a:	2b20      	cmp	r3, #32
 800733c:	d132      	bne.n	80073a4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d002      	beq.n	800734a <HAL_UART_Receive_IT+0x24>
 8007344:	88fb      	ldrh	r3, [r7, #6]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d101      	bne.n	800734e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e02b      	b.n	80073a6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2200      	movs	r2, #0
 8007352:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d018      	beq.n	8007394 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	e853 3f00 	ldrex	r3, [r3]
 800736e:	613b      	str	r3, [r7, #16]
   return(result);
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007376:	627b      	str	r3, [r7, #36]	; 0x24
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	461a      	mov	r2, r3
 800737e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007380:	623b      	str	r3, [r7, #32]
 8007382:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007384:	69f9      	ldr	r1, [r7, #28]
 8007386:	6a3a      	ldr	r2, [r7, #32]
 8007388:	e841 2300 	strex	r3, r2, [r1]
 800738c:	61bb      	str	r3, [r7, #24]
   return(result);
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1e6      	bne.n	8007362 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007394:	88fb      	ldrh	r3, [r7, #6]
 8007396:	461a      	mov	r2, r3
 8007398:	68b9      	ldr	r1, [r7, #8]
 800739a:	68f8      	ldr	r0, [r7, #12]
 800739c:	f000 fefe 	bl	800819c <UART_Start_Receive_IT>
 80073a0:	4603      	mov	r3, r0
 80073a2:	e000      	b.n	80073a6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80073a4:	2302      	movs	r3, #2
  }
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3728      	adds	r7, #40	; 0x28
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
	...

080073b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b0ba      	sub	sp, #232	; 0xe8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	69db      	ldr	r3, [r3, #28]
 80073be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80073d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80073da:	f640 030f 	movw	r3, #2063	; 0x80f
 80073de:	4013      	ands	r3, r2
 80073e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80073e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d115      	bne.n	8007418 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073f0:	f003 0320 	and.w	r3, r3, #32
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d00f      	beq.n	8007418 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073fc:	f003 0320 	and.w	r3, r3, #32
 8007400:	2b00      	cmp	r3, #0
 8007402:	d009      	beq.n	8007418 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 8297 	beq.w	800793c <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	4798      	blx	r3
      }
      return;
 8007416:	e291      	b.n	800793c <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007418:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 8117 	beq.w	8007650 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d106      	bne.n	800743c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800742e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007432:	4b85      	ldr	r3, [pc, #532]	; (8007648 <HAL_UART_IRQHandler+0x298>)
 8007434:	4013      	ands	r3, r2
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 810a 	beq.w	8007650 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800743c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d011      	beq.n	800746c <HAL_UART_IRQHandler+0xbc>
 8007448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800744c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00b      	beq.n	800746c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2201      	movs	r2, #1
 800745a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007462:	f043 0201 	orr.w	r2, r3, #1
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800746c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d011      	beq.n	800749c <HAL_UART_IRQHandler+0xec>
 8007478:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800747c:	f003 0301 	and.w	r3, r3, #1
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00b      	beq.n	800749c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2202      	movs	r2, #2
 800748a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007492:	f043 0204 	orr.w	r2, r3, #4
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800749c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074a0:	f003 0304 	and.w	r3, r3, #4
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d011      	beq.n	80074cc <HAL_UART_IRQHandler+0x11c>
 80074a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074ac:	f003 0301 	and.w	r3, r3, #1
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d00b      	beq.n	80074cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2204      	movs	r2, #4
 80074ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074c2:	f043 0202 	orr.w	r2, r3, #2
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d0:	f003 0308 	and.w	r3, r3, #8
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d017      	beq.n	8007508 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074dc:	f003 0320 	and.w	r3, r3, #32
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d105      	bne.n	80074f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00b      	beq.n	8007508 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2208      	movs	r2, #8
 80074f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074fe:	f043 0208 	orr.w	r2, r3, #8
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800750c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007510:	2b00      	cmp	r3, #0
 8007512:	d012      	beq.n	800753a <HAL_UART_IRQHandler+0x18a>
 8007514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007518:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00c      	beq.n	800753a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007528:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007530:	f043 0220 	orr.w	r2, r3, #32
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007540:	2b00      	cmp	r3, #0
 8007542:	f000 81fd 	beq.w	8007940 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800754a:	f003 0320 	and.w	r3, r3, #32
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00d      	beq.n	800756e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007556:	f003 0320 	and.w	r3, r3, #32
 800755a:	2b00      	cmp	r3, #0
 800755c:	d007      	beq.n	800756e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007562:	2b00      	cmp	r3, #0
 8007564:	d003      	beq.n	800756e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007574:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007582:	2b40      	cmp	r3, #64	; 0x40
 8007584:	d005      	beq.n	8007592 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007586:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800758a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800758e:	2b00      	cmp	r3, #0
 8007590:	d04f      	beq.n	8007632 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 fec8 	bl	8008328 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a2:	2b40      	cmp	r3, #64	; 0x40
 80075a4:	d141      	bne.n	800762a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	3308      	adds	r3, #8
 80075ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80075bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80075c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3308      	adds	r3, #8
 80075ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80075d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80075d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80075de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80075e2:	e841 2300 	strex	r3, r2, [r1]
 80075e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80075ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1d9      	bne.n	80075a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d013      	beq.n	8007622 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075fe:	4a13      	ldr	r2, [pc, #76]	; (800764c <HAL_UART_IRQHandler+0x29c>)
 8007600:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007606:	4618      	mov	r0, r3
 8007608:	f7fb f917 	bl	800283a <HAL_DMA_Abort_IT>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d017      	beq.n	8007642 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800761c:	4610      	mov	r0, r2
 800761e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007620:	e00f      	b.n	8007642 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 f9a0 	bl	8007968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007628:	e00b      	b.n	8007642 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f99c 	bl	8007968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007630:	e007      	b.n	8007642 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f998 	bl	8007968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007640:	e17e      	b.n	8007940 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007642:	bf00      	nop
    return;
 8007644:	e17c      	b.n	8007940 <HAL_UART_IRQHandler+0x590>
 8007646:	bf00      	nop
 8007648:	04000120 	.word	0x04000120
 800764c:	080083f1 	.word	0x080083f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007654:	2b01      	cmp	r3, #1
 8007656:	f040 814c 	bne.w	80078f2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800765a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800765e:	f003 0310 	and.w	r3, r3, #16
 8007662:	2b00      	cmp	r3, #0
 8007664:	f000 8145 	beq.w	80078f2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800766c:	f003 0310 	and.w	r3, r3, #16
 8007670:	2b00      	cmp	r3, #0
 8007672:	f000 813e 	beq.w	80078f2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2210      	movs	r2, #16
 800767c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007688:	2b40      	cmp	r3, #64	; 0x40
 800768a:	f040 80b6 	bne.w	80077fa <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800769a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800769e:	2b00      	cmp	r3, #0
 80076a0:	f000 8150 	beq.w	8007944 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80076aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80076ae:	429a      	cmp	r2, r3
 80076b0:	f080 8148 	bcs.w	8007944 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80076ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076c8:	f000 8086 	beq.w	80077d8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80076d8:	e853 3f00 	ldrex	r3, [r3]
 80076dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80076e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	461a      	mov	r2, r3
 80076f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80076f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80076fa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007702:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007706:	e841 2300 	strex	r3, r2, [r1]
 800770a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800770e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1da      	bne.n	80076cc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	3308      	adds	r3, #8
 800771c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007726:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007728:	f023 0301 	bic.w	r3, r3, #1
 800772c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	3308      	adds	r3, #8
 8007736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800773a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800773e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007740:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007742:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007746:	e841 2300 	strex	r3, r2, [r1]
 800774a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800774c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1e1      	bne.n	8007716 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	3308      	adds	r3, #8
 8007758:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800775c:	e853 3f00 	ldrex	r3, [r3]
 8007760:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007762:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007764:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007768:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	3308      	adds	r3, #8
 8007772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007776:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007778:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800777c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800777e:	e841 2300 	strex	r3, r2, [r1]
 8007782:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007784:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e3      	bne.n	8007752 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2220      	movs	r2, #32
 800778e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80077a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077a8:	f023 0310 	bic.w	r3, r3, #16
 80077ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	461a      	mov	r2, r3
 80077b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077ba:	65bb      	str	r3, [r7, #88]	; 0x58
 80077bc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80077c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80077c2:	e841 2300 	strex	r3, r2, [r1]
 80077c6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80077c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1e4      	bne.n	8007798 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fa ffc1 	bl	800275a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2202      	movs	r2, #2
 80077dc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	4619      	mov	r1, r3
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f8c2 	bl	800797c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077f8:	e0a4      	b.n	8007944 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007806:	b29b      	uxth	r3, r3
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007814:	b29b      	uxth	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 8096 	beq.w	8007948 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800781c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007820:	2b00      	cmp	r3, #0
 8007822:	f000 8091 	beq.w	8007948 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782e:	e853 3f00 	ldrex	r3, [r3]
 8007832:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007836:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800783a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	461a      	mov	r2, r3
 8007844:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007848:	647b      	str	r3, [r7, #68]	; 0x44
 800784a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800784e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007850:	e841 2300 	strex	r3, r2, [r1]
 8007854:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007856:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1e4      	bne.n	8007826 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3308      	adds	r3, #8
 8007862:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	623b      	str	r3, [r7, #32]
   return(result);
 800786c:	6a3b      	ldr	r3, [r7, #32]
 800786e:	f023 0301 	bic.w	r3, r3, #1
 8007872:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007880:	633a      	str	r2, [r7, #48]	; 0x30
 8007882:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007886:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800788e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e3      	bne.n	800785c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2220      	movs	r2, #32
 8007898:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	e853 3f00 	ldrex	r3, [r3]
 80078b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f023 0310 	bic.w	r3, r3, #16
 80078bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	461a      	mov	r2, r3
 80078c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	69b9      	ldr	r1, [r7, #24]
 80078d0:	69fa      	ldr	r2, [r7, #28]
 80078d2:	e841 2300 	strex	r3, r2, [r1]
 80078d6:	617b      	str	r3, [r7, #20]
   return(result);
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1e4      	bne.n	80078a8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2202      	movs	r2, #2
 80078e2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80078e8:	4619      	mov	r1, r3
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f846 	bl	800797c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078f0:	e02a      	b.n	8007948 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80078f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00e      	beq.n	800791c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80078fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007906:	2b00      	cmp	r3, #0
 8007908:	d008      	beq.n	800791c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800790e:	2b00      	cmp	r3, #0
 8007910:	d01c      	beq.n	800794c <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	4798      	blx	r3
    }
    return;
 800791a:	e017      	b.n	800794c <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800791c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007924:	2b00      	cmp	r3, #0
 8007926:	d012      	beq.n	800794e <HAL_UART_IRQHandler+0x59e>
 8007928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800792c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00c      	beq.n	800794e <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fd71 	bl	800841c <UART_EndTransmit_IT>
    return;
 800793a:	e008      	b.n	800794e <HAL_UART_IRQHandler+0x59e>
      return;
 800793c:	bf00      	nop
 800793e:	e006      	b.n	800794e <HAL_UART_IRQHandler+0x59e>
    return;
 8007940:	bf00      	nop
 8007942:	e004      	b.n	800794e <HAL_UART_IRQHandler+0x59e>
      return;
 8007944:	bf00      	nop
 8007946:	e002      	b.n	800794e <HAL_UART_IRQHandler+0x59e>
      return;
 8007948:	bf00      	nop
 800794a:	e000      	b.n	800794e <HAL_UART_IRQHandler+0x59e>
    return;
 800794c:	bf00      	nop
  }

}
 800794e:	37e8      	adds	r7, #232	; 0xe8
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	460b      	mov	r3, r1
 8007986:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007988:	bf00      	nop
 800798a:	370c      	adds	r7, #12
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b088      	sub	sp, #32
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800799c:	2300      	movs	r3, #0
 800799e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	689a      	ldr	r2, [r3, #8]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	691b      	ldr	r3, [r3, #16]
 80079a8:	431a      	orrs	r2, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	431a      	orrs	r2, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	69db      	ldr	r3, [r3, #28]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	4ba6      	ldr	r3, [pc, #664]	; (8007c58 <UART_SetConfig+0x2c4>)
 80079c0:	4013      	ands	r3, r2
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	6812      	ldr	r2, [r2, #0]
 80079c6:	6979      	ldr	r1, [r7, #20]
 80079c8:	430b      	orrs	r3, r1
 80079ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	68da      	ldr	r2, [r3, #12]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	430a      	orrs	r2, r1
 80079e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	699b      	ldr	r3, [r3, #24]
 80079e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a1b      	ldr	r3, [r3, #32]
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a94      	ldr	r2, [pc, #592]	; (8007c5c <UART_SetConfig+0x2c8>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d120      	bne.n	8007a52 <UART_SetConfig+0xbe>
 8007a10:	4b93      	ldr	r3, [pc, #588]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a16:	f003 0303 	and.w	r3, r3, #3
 8007a1a:	2b03      	cmp	r3, #3
 8007a1c:	d816      	bhi.n	8007a4c <UART_SetConfig+0xb8>
 8007a1e:	a201      	add	r2, pc, #4	; (adr r2, 8007a24 <UART_SetConfig+0x90>)
 8007a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a24:	08007a35 	.word	0x08007a35
 8007a28:	08007a41 	.word	0x08007a41
 8007a2c:	08007a3b 	.word	0x08007a3b
 8007a30:	08007a47 	.word	0x08007a47
 8007a34:	2301      	movs	r3, #1
 8007a36:	77fb      	strb	r3, [r7, #31]
 8007a38:	e150      	b.n	8007cdc <UART_SetConfig+0x348>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	77fb      	strb	r3, [r7, #31]
 8007a3e:	e14d      	b.n	8007cdc <UART_SetConfig+0x348>
 8007a40:	2304      	movs	r3, #4
 8007a42:	77fb      	strb	r3, [r7, #31]
 8007a44:	e14a      	b.n	8007cdc <UART_SetConfig+0x348>
 8007a46:	2308      	movs	r3, #8
 8007a48:	77fb      	strb	r3, [r7, #31]
 8007a4a:	e147      	b.n	8007cdc <UART_SetConfig+0x348>
 8007a4c:	2310      	movs	r3, #16
 8007a4e:	77fb      	strb	r3, [r7, #31]
 8007a50:	e144      	b.n	8007cdc <UART_SetConfig+0x348>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a83      	ldr	r2, [pc, #524]	; (8007c64 <UART_SetConfig+0x2d0>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d132      	bne.n	8007ac2 <UART_SetConfig+0x12e>
 8007a5c:	4b80      	ldr	r3, [pc, #512]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a62:	f003 030c 	and.w	r3, r3, #12
 8007a66:	2b0c      	cmp	r3, #12
 8007a68:	d828      	bhi.n	8007abc <UART_SetConfig+0x128>
 8007a6a:	a201      	add	r2, pc, #4	; (adr r2, 8007a70 <UART_SetConfig+0xdc>)
 8007a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a70:	08007aa5 	.word	0x08007aa5
 8007a74:	08007abd 	.word	0x08007abd
 8007a78:	08007abd 	.word	0x08007abd
 8007a7c:	08007abd 	.word	0x08007abd
 8007a80:	08007ab1 	.word	0x08007ab1
 8007a84:	08007abd 	.word	0x08007abd
 8007a88:	08007abd 	.word	0x08007abd
 8007a8c:	08007abd 	.word	0x08007abd
 8007a90:	08007aab 	.word	0x08007aab
 8007a94:	08007abd 	.word	0x08007abd
 8007a98:	08007abd 	.word	0x08007abd
 8007a9c:	08007abd 	.word	0x08007abd
 8007aa0:	08007ab7 	.word	0x08007ab7
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	77fb      	strb	r3, [r7, #31]
 8007aa8:	e118      	b.n	8007cdc <UART_SetConfig+0x348>
 8007aaa:	2302      	movs	r3, #2
 8007aac:	77fb      	strb	r3, [r7, #31]
 8007aae:	e115      	b.n	8007cdc <UART_SetConfig+0x348>
 8007ab0:	2304      	movs	r3, #4
 8007ab2:	77fb      	strb	r3, [r7, #31]
 8007ab4:	e112      	b.n	8007cdc <UART_SetConfig+0x348>
 8007ab6:	2308      	movs	r3, #8
 8007ab8:	77fb      	strb	r3, [r7, #31]
 8007aba:	e10f      	b.n	8007cdc <UART_SetConfig+0x348>
 8007abc:	2310      	movs	r3, #16
 8007abe:	77fb      	strb	r3, [r7, #31]
 8007ac0:	e10c      	b.n	8007cdc <UART_SetConfig+0x348>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a68      	ldr	r2, [pc, #416]	; (8007c68 <UART_SetConfig+0x2d4>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d120      	bne.n	8007b0e <UART_SetConfig+0x17a>
 8007acc:	4b64      	ldr	r3, [pc, #400]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ad2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007ad6:	2b30      	cmp	r3, #48	; 0x30
 8007ad8:	d013      	beq.n	8007b02 <UART_SetConfig+0x16e>
 8007ada:	2b30      	cmp	r3, #48	; 0x30
 8007adc:	d814      	bhi.n	8007b08 <UART_SetConfig+0x174>
 8007ade:	2b20      	cmp	r3, #32
 8007ae0:	d009      	beq.n	8007af6 <UART_SetConfig+0x162>
 8007ae2:	2b20      	cmp	r3, #32
 8007ae4:	d810      	bhi.n	8007b08 <UART_SetConfig+0x174>
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d002      	beq.n	8007af0 <UART_SetConfig+0x15c>
 8007aea:	2b10      	cmp	r3, #16
 8007aec:	d006      	beq.n	8007afc <UART_SetConfig+0x168>
 8007aee:	e00b      	b.n	8007b08 <UART_SetConfig+0x174>
 8007af0:	2300      	movs	r3, #0
 8007af2:	77fb      	strb	r3, [r7, #31]
 8007af4:	e0f2      	b.n	8007cdc <UART_SetConfig+0x348>
 8007af6:	2302      	movs	r3, #2
 8007af8:	77fb      	strb	r3, [r7, #31]
 8007afa:	e0ef      	b.n	8007cdc <UART_SetConfig+0x348>
 8007afc:	2304      	movs	r3, #4
 8007afe:	77fb      	strb	r3, [r7, #31]
 8007b00:	e0ec      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b02:	2308      	movs	r3, #8
 8007b04:	77fb      	strb	r3, [r7, #31]
 8007b06:	e0e9      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b08:	2310      	movs	r3, #16
 8007b0a:	77fb      	strb	r3, [r7, #31]
 8007b0c:	e0e6      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a56      	ldr	r2, [pc, #344]	; (8007c6c <UART_SetConfig+0x2d8>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d120      	bne.n	8007b5a <UART_SetConfig+0x1c6>
 8007b18:	4b51      	ldr	r3, [pc, #324]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b1e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007b22:	2bc0      	cmp	r3, #192	; 0xc0
 8007b24:	d013      	beq.n	8007b4e <UART_SetConfig+0x1ba>
 8007b26:	2bc0      	cmp	r3, #192	; 0xc0
 8007b28:	d814      	bhi.n	8007b54 <UART_SetConfig+0x1c0>
 8007b2a:	2b80      	cmp	r3, #128	; 0x80
 8007b2c:	d009      	beq.n	8007b42 <UART_SetConfig+0x1ae>
 8007b2e:	2b80      	cmp	r3, #128	; 0x80
 8007b30:	d810      	bhi.n	8007b54 <UART_SetConfig+0x1c0>
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d002      	beq.n	8007b3c <UART_SetConfig+0x1a8>
 8007b36:	2b40      	cmp	r3, #64	; 0x40
 8007b38:	d006      	beq.n	8007b48 <UART_SetConfig+0x1b4>
 8007b3a:	e00b      	b.n	8007b54 <UART_SetConfig+0x1c0>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	77fb      	strb	r3, [r7, #31]
 8007b40:	e0cc      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b42:	2302      	movs	r3, #2
 8007b44:	77fb      	strb	r3, [r7, #31]
 8007b46:	e0c9      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b48:	2304      	movs	r3, #4
 8007b4a:	77fb      	strb	r3, [r7, #31]
 8007b4c:	e0c6      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b4e:	2308      	movs	r3, #8
 8007b50:	77fb      	strb	r3, [r7, #31]
 8007b52:	e0c3      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b54:	2310      	movs	r3, #16
 8007b56:	77fb      	strb	r3, [r7, #31]
 8007b58:	e0c0      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a44      	ldr	r2, [pc, #272]	; (8007c70 <UART_SetConfig+0x2dc>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d125      	bne.n	8007bb0 <UART_SetConfig+0x21c>
 8007b64:	4b3e      	ldr	r3, [pc, #248]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b72:	d017      	beq.n	8007ba4 <UART_SetConfig+0x210>
 8007b74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b78:	d817      	bhi.n	8007baa <UART_SetConfig+0x216>
 8007b7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b7e:	d00b      	beq.n	8007b98 <UART_SetConfig+0x204>
 8007b80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b84:	d811      	bhi.n	8007baa <UART_SetConfig+0x216>
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d003      	beq.n	8007b92 <UART_SetConfig+0x1fe>
 8007b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b8e:	d006      	beq.n	8007b9e <UART_SetConfig+0x20a>
 8007b90:	e00b      	b.n	8007baa <UART_SetConfig+0x216>
 8007b92:	2300      	movs	r3, #0
 8007b94:	77fb      	strb	r3, [r7, #31]
 8007b96:	e0a1      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b98:	2302      	movs	r3, #2
 8007b9a:	77fb      	strb	r3, [r7, #31]
 8007b9c:	e09e      	b.n	8007cdc <UART_SetConfig+0x348>
 8007b9e:	2304      	movs	r3, #4
 8007ba0:	77fb      	strb	r3, [r7, #31]
 8007ba2:	e09b      	b.n	8007cdc <UART_SetConfig+0x348>
 8007ba4:	2308      	movs	r3, #8
 8007ba6:	77fb      	strb	r3, [r7, #31]
 8007ba8:	e098      	b.n	8007cdc <UART_SetConfig+0x348>
 8007baa:	2310      	movs	r3, #16
 8007bac:	77fb      	strb	r3, [r7, #31]
 8007bae:	e095      	b.n	8007cdc <UART_SetConfig+0x348>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a2f      	ldr	r2, [pc, #188]	; (8007c74 <UART_SetConfig+0x2e0>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d125      	bne.n	8007c06 <UART_SetConfig+0x272>
 8007bba:	4b29      	ldr	r3, [pc, #164]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007bc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007bc8:	d017      	beq.n	8007bfa <UART_SetConfig+0x266>
 8007bca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007bce:	d817      	bhi.n	8007c00 <UART_SetConfig+0x26c>
 8007bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bd4:	d00b      	beq.n	8007bee <UART_SetConfig+0x25a>
 8007bd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bda:	d811      	bhi.n	8007c00 <UART_SetConfig+0x26c>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d003      	beq.n	8007be8 <UART_SetConfig+0x254>
 8007be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007be4:	d006      	beq.n	8007bf4 <UART_SetConfig+0x260>
 8007be6:	e00b      	b.n	8007c00 <UART_SetConfig+0x26c>
 8007be8:	2301      	movs	r3, #1
 8007bea:	77fb      	strb	r3, [r7, #31]
 8007bec:	e076      	b.n	8007cdc <UART_SetConfig+0x348>
 8007bee:	2302      	movs	r3, #2
 8007bf0:	77fb      	strb	r3, [r7, #31]
 8007bf2:	e073      	b.n	8007cdc <UART_SetConfig+0x348>
 8007bf4:	2304      	movs	r3, #4
 8007bf6:	77fb      	strb	r3, [r7, #31]
 8007bf8:	e070      	b.n	8007cdc <UART_SetConfig+0x348>
 8007bfa:	2308      	movs	r3, #8
 8007bfc:	77fb      	strb	r3, [r7, #31]
 8007bfe:	e06d      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c00:	2310      	movs	r3, #16
 8007c02:	77fb      	strb	r3, [r7, #31]
 8007c04:	e06a      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a1b      	ldr	r2, [pc, #108]	; (8007c78 <UART_SetConfig+0x2e4>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d138      	bne.n	8007c82 <UART_SetConfig+0x2ee>
 8007c10:	4b13      	ldr	r3, [pc, #76]	; (8007c60 <UART_SetConfig+0x2cc>)
 8007c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c16:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007c1a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007c1e:	d017      	beq.n	8007c50 <UART_SetConfig+0x2bc>
 8007c20:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007c24:	d82a      	bhi.n	8007c7c <UART_SetConfig+0x2e8>
 8007c26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c2a:	d00b      	beq.n	8007c44 <UART_SetConfig+0x2b0>
 8007c2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c30:	d824      	bhi.n	8007c7c <UART_SetConfig+0x2e8>
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d003      	beq.n	8007c3e <UART_SetConfig+0x2aa>
 8007c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c3a:	d006      	beq.n	8007c4a <UART_SetConfig+0x2b6>
 8007c3c:	e01e      	b.n	8007c7c <UART_SetConfig+0x2e8>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	77fb      	strb	r3, [r7, #31]
 8007c42:	e04b      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c44:	2302      	movs	r3, #2
 8007c46:	77fb      	strb	r3, [r7, #31]
 8007c48:	e048      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c4a:	2304      	movs	r3, #4
 8007c4c:	77fb      	strb	r3, [r7, #31]
 8007c4e:	e045      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c50:	2308      	movs	r3, #8
 8007c52:	77fb      	strb	r3, [r7, #31]
 8007c54:	e042      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c56:	bf00      	nop
 8007c58:	efff69f3 	.word	0xefff69f3
 8007c5c:	40011000 	.word	0x40011000
 8007c60:	40023800 	.word	0x40023800
 8007c64:	40004400 	.word	0x40004400
 8007c68:	40004800 	.word	0x40004800
 8007c6c:	40004c00 	.word	0x40004c00
 8007c70:	40005000 	.word	0x40005000
 8007c74:	40011400 	.word	0x40011400
 8007c78:	40007800 	.word	0x40007800
 8007c7c:	2310      	movs	r3, #16
 8007c7e:	77fb      	strb	r3, [r7, #31]
 8007c80:	e02c      	b.n	8007cdc <UART_SetConfig+0x348>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a72      	ldr	r2, [pc, #456]	; (8007e50 <UART_SetConfig+0x4bc>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d125      	bne.n	8007cd8 <UART_SetConfig+0x344>
 8007c8c:	4b71      	ldr	r3, [pc, #452]	; (8007e54 <UART_SetConfig+0x4c0>)
 8007c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c92:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007c96:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c9a:	d017      	beq.n	8007ccc <UART_SetConfig+0x338>
 8007c9c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007ca0:	d817      	bhi.n	8007cd2 <UART_SetConfig+0x33e>
 8007ca2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ca6:	d00b      	beq.n	8007cc0 <UART_SetConfig+0x32c>
 8007ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cac:	d811      	bhi.n	8007cd2 <UART_SetConfig+0x33e>
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <UART_SetConfig+0x326>
 8007cb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cb6:	d006      	beq.n	8007cc6 <UART_SetConfig+0x332>
 8007cb8:	e00b      	b.n	8007cd2 <UART_SetConfig+0x33e>
 8007cba:	2300      	movs	r3, #0
 8007cbc:	77fb      	strb	r3, [r7, #31]
 8007cbe:	e00d      	b.n	8007cdc <UART_SetConfig+0x348>
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	77fb      	strb	r3, [r7, #31]
 8007cc4:	e00a      	b.n	8007cdc <UART_SetConfig+0x348>
 8007cc6:	2304      	movs	r3, #4
 8007cc8:	77fb      	strb	r3, [r7, #31]
 8007cca:	e007      	b.n	8007cdc <UART_SetConfig+0x348>
 8007ccc:	2308      	movs	r3, #8
 8007cce:	77fb      	strb	r3, [r7, #31]
 8007cd0:	e004      	b.n	8007cdc <UART_SetConfig+0x348>
 8007cd2:	2310      	movs	r3, #16
 8007cd4:	77fb      	strb	r3, [r7, #31]
 8007cd6:	e001      	b.n	8007cdc <UART_SetConfig+0x348>
 8007cd8:	2310      	movs	r3, #16
 8007cda:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	69db      	ldr	r3, [r3, #28]
 8007ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ce4:	d15b      	bne.n	8007d9e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007ce6:	7ffb      	ldrb	r3, [r7, #31]
 8007ce8:	2b08      	cmp	r3, #8
 8007cea:	d828      	bhi.n	8007d3e <UART_SetConfig+0x3aa>
 8007cec:	a201      	add	r2, pc, #4	; (adr r2, 8007cf4 <UART_SetConfig+0x360>)
 8007cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cf2:	bf00      	nop
 8007cf4:	08007d19 	.word	0x08007d19
 8007cf8:	08007d21 	.word	0x08007d21
 8007cfc:	08007d29 	.word	0x08007d29
 8007d00:	08007d3f 	.word	0x08007d3f
 8007d04:	08007d2f 	.word	0x08007d2f
 8007d08:	08007d3f 	.word	0x08007d3f
 8007d0c:	08007d3f 	.word	0x08007d3f
 8007d10:	08007d3f 	.word	0x08007d3f
 8007d14:	08007d37 	.word	0x08007d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d18:	f7fd faa2 	bl	8005260 <HAL_RCC_GetPCLK1Freq>
 8007d1c:	61b8      	str	r0, [r7, #24]
        break;
 8007d1e:	e013      	b.n	8007d48 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d20:	f7fd fab2 	bl	8005288 <HAL_RCC_GetPCLK2Freq>
 8007d24:	61b8      	str	r0, [r7, #24]
        break;
 8007d26:	e00f      	b.n	8007d48 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d28:	4b4b      	ldr	r3, [pc, #300]	; (8007e58 <UART_SetConfig+0x4c4>)
 8007d2a:	61bb      	str	r3, [r7, #24]
        break;
 8007d2c:	e00c      	b.n	8007d48 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d2e:	f7fd f985 	bl	800503c <HAL_RCC_GetSysClockFreq>
 8007d32:	61b8      	str	r0, [r7, #24]
        break;
 8007d34:	e008      	b.n	8007d48 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d3a:	61bb      	str	r3, [r7, #24]
        break;
 8007d3c:	e004      	b.n	8007d48 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	77bb      	strb	r3, [r7, #30]
        break;
 8007d46:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d074      	beq.n	8007e38 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	005a      	lsls	r2, r3, #1
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	085b      	lsrs	r3, r3, #1
 8007d58:	441a      	add	r2, r3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	2b0f      	cmp	r3, #15
 8007d68:	d916      	bls.n	8007d98 <UART_SetConfig+0x404>
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d70:	d212      	bcs.n	8007d98 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	f023 030f 	bic.w	r3, r3, #15
 8007d7a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	085b      	lsrs	r3, r3, #1
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	f003 0307 	and.w	r3, r3, #7
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	89fb      	ldrh	r3, [r7, #14]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	89fa      	ldrh	r2, [r7, #14]
 8007d94:	60da      	str	r2, [r3, #12]
 8007d96:	e04f      	b.n	8007e38 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	77bb      	strb	r3, [r7, #30]
 8007d9c:	e04c      	b.n	8007e38 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d9e:	7ffb      	ldrb	r3, [r7, #31]
 8007da0:	2b08      	cmp	r3, #8
 8007da2:	d828      	bhi.n	8007df6 <UART_SetConfig+0x462>
 8007da4:	a201      	add	r2, pc, #4	; (adr r2, 8007dac <UART_SetConfig+0x418>)
 8007da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007daa:	bf00      	nop
 8007dac:	08007dd1 	.word	0x08007dd1
 8007db0:	08007dd9 	.word	0x08007dd9
 8007db4:	08007de1 	.word	0x08007de1
 8007db8:	08007df7 	.word	0x08007df7
 8007dbc:	08007de7 	.word	0x08007de7
 8007dc0:	08007df7 	.word	0x08007df7
 8007dc4:	08007df7 	.word	0x08007df7
 8007dc8:	08007df7 	.word	0x08007df7
 8007dcc:	08007def 	.word	0x08007def
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dd0:	f7fd fa46 	bl	8005260 <HAL_RCC_GetPCLK1Freq>
 8007dd4:	61b8      	str	r0, [r7, #24]
        break;
 8007dd6:	e013      	b.n	8007e00 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dd8:	f7fd fa56 	bl	8005288 <HAL_RCC_GetPCLK2Freq>
 8007ddc:	61b8      	str	r0, [r7, #24]
        break;
 8007dde:	e00f      	b.n	8007e00 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007de0:	4b1d      	ldr	r3, [pc, #116]	; (8007e58 <UART_SetConfig+0x4c4>)
 8007de2:	61bb      	str	r3, [r7, #24]
        break;
 8007de4:	e00c      	b.n	8007e00 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007de6:	f7fd f929 	bl	800503c <HAL_RCC_GetSysClockFreq>
 8007dea:	61b8      	str	r0, [r7, #24]
        break;
 8007dec:	e008      	b.n	8007e00 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007df2:	61bb      	str	r3, [r7, #24]
        break;
 8007df4:	e004      	b.n	8007e00 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	77bb      	strb	r3, [r7, #30]
        break;
 8007dfe:	bf00      	nop
    }

    if (pclk != 0U)
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d018      	beq.n	8007e38 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	085a      	lsrs	r2, r3, #1
 8007e0c:	69bb      	ldr	r3, [r7, #24]
 8007e0e:	441a      	add	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	2b0f      	cmp	r3, #15
 8007e1e:	d909      	bls.n	8007e34 <UART_SetConfig+0x4a0>
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e26:	d205      	bcs.n	8007e34 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	60da      	str	r2, [r3, #12]
 8007e32:	e001      	b.n	8007e38 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007e44:	7fbb      	ldrb	r3, [r7, #30]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3720      	adds	r7, #32
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	40007c00 	.word	0x40007c00
 8007e54:	40023800 	.word	0x40023800
 8007e58:	00f42400 	.word	0x00f42400

08007e5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e68:	f003 0301 	and.w	r3, r3, #1
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00a      	beq.n	8007e86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	430a      	orrs	r2, r1
 8007e84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d00a      	beq.n	8007ea8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	430a      	orrs	r2, r1
 8007ea6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eac:	f003 0304 	and.w	r3, r3, #4
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d00a      	beq.n	8007eca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ece:	f003 0308 	and.w	r3, r3, #8
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00a      	beq.n	8007eec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	430a      	orrs	r2, r1
 8007eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef0:	f003 0310 	and.w	r3, r3, #16
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f12:	f003 0320 	and.w	r3, r3, #32
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00a      	beq.n	8007f30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	430a      	orrs	r2, r1
 8007f2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d01a      	beq.n	8007f72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	430a      	orrs	r2, r1
 8007f50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f5a:	d10a      	bne.n	8007f72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	430a      	orrs	r2, r1
 8007f70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00a      	beq.n	8007f94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	430a      	orrs	r2, r1
 8007f92:	605a      	str	r2, [r3, #4]
  }
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af02      	add	r7, sp, #8
 8007fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fb0:	f7fa fa92 	bl	80024d8 <HAL_GetTick>
 8007fb4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0308 	and.w	r3, r3, #8
 8007fc0:	2b08      	cmp	r3, #8
 8007fc2:	d10e      	bne.n	8007fe2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f81b 	bl	800800e <UART_WaitOnFlagUntilTimeout>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e011      	b.n	8008006 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2220      	movs	r2, #32
 8007fe6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2220      	movs	r2, #32
 8007fec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3710      	adds	r7, #16
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b09c      	sub	sp, #112	; 0x70
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	60b9      	str	r1, [r7, #8]
 8008018:	603b      	str	r3, [r7, #0]
 800801a:	4613      	mov	r3, r2
 800801c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800801e:	e0a7      	b.n	8008170 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008026:	f000 80a3 	beq.w	8008170 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800802a:	f7fa fa55 	bl	80024d8 <HAL_GetTick>
 800802e:	4602      	mov	r2, r0
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	1ad3      	subs	r3, r2, r3
 8008034:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008036:	429a      	cmp	r2, r3
 8008038:	d302      	bcc.n	8008040 <UART_WaitOnFlagUntilTimeout+0x32>
 800803a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800803c:	2b00      	cmp	r3, #0
 800803e:	d13f      	bne.n	80080c0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800804e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008050:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008054:	667b      	str	r3, [r7, #100]	; 0x64
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800805e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008060:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008062:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008064:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008066:	e841 2300 	strex	r3, r2, [r1]
 800806a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800806c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1e6      	bne.n	8008040 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3308      	adds	r3, #8
 8008078:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800807c:	e853 3f00 	ldrex	r3, [r3]
 8008080:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008084:	f023 0301 	bic.w	r3, r3, #1
 8008088:	663b      	str	r3, [r7, #96]	; 0x60
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	3308      	adds	r3, #8
 8008090:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008092:	64ba      	str	r2, [r7, #72]	; 0x48
 8008094:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008098:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80080a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e5      	bne.n	8008072 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2220      	movs	r2, #32
 80080aa:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2220      	movs	r2, #32
 80080b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80080bc:	2303      	movs	r3, #3
 80080be:	e068      	b.n	8008192 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f003 0304 	and.w	r3, r3, #4
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d050      	beq.n	8008170 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	69db      	ldr	r3, [r3, #28]
 80080d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080dc:	d148      	bne.n	8008170 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080e6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080fc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008106:	637b      	str	r3, [r7, #52]	; 0x34
 8008108:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800810c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1e6      	bne.n	80080e8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	3308      	adds	r3, #8
 8008120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	e853 3f00 	ldrex	r3, [r3]
 8008128:	613b      	str	r3, [r7, #16]
   return(result);
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f023 0301 	bic.w	r3, r3, #1
 8008130:	66bb      	str	r3, [r7, #104]	; 0x68
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3308      	adds	r3, #8
 8008138:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800813a:	623a      	str	r2, [r7, #32]
 800813c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813e:	69f9      	ldr	r1, [r7, #28]
 8008140:	6a3a      	ldr	r2, [r7, #32]
 8008142:	e841 2300 	strex	r3, r2, [r1]
 8008146:	61bb      	str	r3, [r7, #24]
   return(result);
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1e5      	bne.n	800811a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2220      	movs	r2, #32
 8008152:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2220      	movs	r2, #32
 8008158:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2220      	movs	r2, #32
 8008160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800816c:	2303      	movs	r3, #3
 800816e:	e010      	b.n	8008192 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	69da      	ldr	r2, [r3, #28]
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	4013      	ands	r3, r2
 800817a:	68ba      	ldr	r2, [r7, #8]
 800817c:	429a      	cmp	r2, r3
 800817e:	bf0c      	ite	eq
 8008180:	2301      	moveq	r3, #1
 8008182:	2300      	movne	r3, #0
 8008184:	b2db      	uxtb	r3, r3
 8008186:	461a      	mov	r2, r3
 8008188:	79fb      	ldrb	r3, [r7, #7]
 800818a:	429a      	cmp	r2, r3
 800818c:	f43f af48 	beq.w	8008020 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	3770      	adds	r7, #112	; 0x70
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}
	...

0800819c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800819c:	b480      	push	{r7}
 800819e:	b097      	sub	sp, #92	; 0x5c
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	4613      	mov	r3, r2
 80081a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	88fa      	ldrh	r2, [r7, #6]
 80081b4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	88fa      	ldrh	r2, [r7, #6]
 80081bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2200      	movs	r2, #0
 80081c4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081ce:	d10e      	bne.n	80081ee <UART_Start_Receive_IT+0x52>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	691b      	ldr	r3, [r3, #16]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d105      	bne.n	80081e4 <UART_Start_Receive_IT+0x48>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f240 12ff 	movw	r2, #511	; 0x1ff
 80081de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081e2:	e02d      	b.n	8008240 <UART_Start_Receive_IT+0xa4>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	22ff      	movs	r2, #255	; 0xff
 80081e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081ec:	e028      	b.n	8008240 <UART_Start_Receive_IT+0xa4>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d10d      	bne.n	8008212 <UART_Start_Receive_IT+0x76>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d104      	bne.n	8008208 <UART_Start_Receive_IT+0x6c>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	22ff      	movs	r2, #255	; 0xff
 8008202:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008206:	e01b      	b.n	8008240 <UART_Start_Receive_IT+0xa4>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	227f      	movs	r2, #127	; 0x7f
 800820c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008210:	e016      	b.n	8008240 <UART_Start_Receive_IT+0xa4>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800821a:	d10d      	bne.n	8008238 <UART_Start_Receive_IT+0x9c>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d104      	bne.n	800822e <UART_Start_Receive_IT+0x92>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	227f      	movs	r2, #127	; 0x7f
 8008228:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800822c:	e008      	b.n	8008240 <UART_Start_Receive_IT+0xa4>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	223f      	movs	r2, #63	; 0x3f
 8008232:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008236:	e003      	b.n	8008240 <UART_Start_Receive_IT+0xa4>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2222      	movs	r2, #34	; 0x22
 800824c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	3308      	adds	r3, #8
 8008256:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800825a:	e853 3f00 	ldrex	r3, [r3]
 800825e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008262:	f043 0301 	orr.w	r3, r3, #1
 8008266:	657b      	str	r3, [r7, #84]	; 0x54
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3308      	adds	r3, #8
 800826e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008270:	64ba      	str	r2, [r7, #72]	; 0x48
 8008272:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008274:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008276:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008278:	e841 2300 	strex	r3, r2, [r1]
 800827c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800827e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e5      	bne.n	8008250 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800828c:	d107      	bne.n	800829e <UART_Start_Receive_IT+0x102>
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d103      	bne.n	800829e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	4a21      	ldr	r2, [pc, #132]	; (8008320 <UART_Start_Receive_IT+0x184>)
 800829a:	669a      	str	r2, [r3, #104]	; 0x68
 800829c:	e002      	b.n	80082a4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	4a20      	ldr	r2, [pc, #128]	; (8008324 <UART_Start_Receive_IT+0x188>)
 80082a2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d019      	beq.n	80082e0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b4:	e853 3f00 	ldrex	r3, [r3]
 80082b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082bc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80082c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	461a      	mov	r2, r3
 80082c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082ca:	637b      	str	r3, [r7, #52]	; 0x34
 80082cc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082d2:	e841 2300 	strex	r3, r2, [r1]
 80082d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1e6      	bne.n	80082ac <UART_Start_Receive_IT+0x110>
 80082de:	e018      	b.n	8008312 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	e853 3f00 	ldrex	r3, [r3]
 80082ec:	613b      	str	r3, [r7, #16]
   return(result);
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	f043 0320 	orr.w	r3, r3, #32
 80082f4:	653b      	str	r3, [r7, #80]	; 0x50
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	461a      	mov	r2, r3
 80082fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082fe:	623b      	str	r3, [r7, #32]
 8008300:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008302:	69f9      	ldr	r1, [r7, #28]
 8008304:	6a3a      	ldr	r2, [r7, #32]
 8008306:	e841 2300 	strex	r3, r2, [r1]
 800830a:	61bb      	str	r3, [r7, #24]
   return(result);
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1e6      	bne.n	80082e0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	375c      	adds	r7, #92	; 0x5c
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr
 8008320:	080085d7 	.word	0x080085d7
 8008324:	08008471 	.word	0x08008471

08008328 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008328:	b480      	push	{r7}
 800832a:	b095      	sub	sp, #84	; 0x54
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800833e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008340:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008344:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	461a      	mov	r2, r3
 800834c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800834e:	643b      	str	r3, [r7, #64]	; 0x40
 8008350:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008354:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800835c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e6      	bne.n	8008330 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	6a3b      	ldr	r3, [r7, #32]
 800836c:	e853 3f00 	ldrex	r3, [r3]
 8008370:	61fb      	str	r3, [r7, #28]
   return(result);
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f023 0301 	bic.w	r3, r3, #1
 8008378:	64bb      	str	r3, [r7, #72]	; 0x48
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3308      	adds	r3, #8
 8008380:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008382:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008384:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008386:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008388:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800838a:	e841 2300 	strex	r3, r2, [r1]
 800838e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1e5      	bne.n	8008362 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800839a:	2b01      	cmp	r3, #1
 800839c:	d118      	bne.n	80083d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	e853 3f00 	ldrex	r3, [r3]
 80083aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	f023 0310 	bic.w	r3, r3, #16
 80083b2:	647b      	str	r3, [r7, #68]	; 0x44
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	461a      	mov	r2, r3
 80083ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083bc:	61bb      	str	r3, [r7, #24]
 80083be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c0:	6979      	ldr	r1, [r7, #20]
 80083c2:	69ba      	ldr	r2, [r7, #24]
 80083c4:	e841 2300 	strex	r3, r2, [r1]
 80083c8:	613b      	str	r3, [r7, #16]
   return(result);
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1e6      	bne.n	800839e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2220      	movs	r2, #32
 80083d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80083e4:	bf00      	nop
 80083e6:	3754      	adds	r7, #84	; 0x54
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2200      	movs	r2, #0
 800840a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f7ff faaa 	bl	8007968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008414:	bf00      	nop
 8008416:	3710      	adds	r7, #16
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b088      	sub	sp, #32
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	e853 3f00 	ldrex	r3, [r3]
 8008430:	60bb      	str	r3, [r7, #8]
   return(result);
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008438:	61fb      	str	r3, [r7, #28]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	461a      	mov	r2, r3
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	61bb      	str	r3, [r7, #24]
 8008444:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008446:	6979      	ldr	r1, [r7, #20]
 8008448:	69ba      	ldr	r2, [r7, #24]
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	613b      	str	r3, [r7, #16]
   return(result);
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1e6      	bne.n	8008424 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2220      	movs	r2, #32
 800845a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7ff fa76 	bl	8007954 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008468:	bf00      	nop
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b096      	sub	sp, #88	; 0x58
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800847e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008488:	2b22      	cmp	r3, #34	; 0x22
 800848a:	f040 8098 	bne.w	80085be <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008494:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008498:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800849c:	b2d9      	uxtb	r1, r3
 800849e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80084a2:	b2da      	uxtb	r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084a8:	400a      	ands	r2, r1
 80084aa:	b2d2      	uxtb	r2, r2
 80084ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084b2:	1c5a      	adds	r2, r3, #1
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084be:	b29b      	uxth	r3, r3
 80084c0:	3b01      	subs	r3, #1
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d17b      	bne.n	80085ce <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084de:	e853 3f00 	ldrex	r3, [r3]
 80084e2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80084e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084ea:	653b      	str	r3, [r7, #80]	; 0x50
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	461a      	mov	r2, r3
 80084f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084f4:	647b      	str	r3, [r7, #68]	; 0x44
 80084f6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80084fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084fc:	e841 2300 	strex	r3, r2, [r1]
 8008500:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008504:	2b00      	cmp	r3, #0
 8008506:	d1e6      	bne.n	80084d6 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3308      	adds	r3, #8
 800850e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008512:	e853 3f00 	ldrex	r3, [r3]
 8008516:	623b      	str	r3, [r7, #32]
   return(result);
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	f023 0301 	bic.w	r3, r3, #1
 800851e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	3308      	adds	r3, #8
 8008526:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008528:	633a      	str	r2, [r7, #48]	; 0x30
 800852a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800852e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008530:	e841 2300 	strex	r3, r2, [r1]
 8008534:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1e5      	bne.n	8008508 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2220      	movs	r2, #32
 8008540:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008554:	2b01      	cmp	r3, #1
 8008556:	d12e      	bne.n	80085b6 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	e853 3f00 	ldrex	r3, [r3]
 800856a:	60fb      	str	r3, [r7, #12]
   return(result);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f023 0310 	bic.w	r3, r3, #16
 8008572:	64bb      	str	r3, [r7, #72]	; 0x48
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	461a      	mov	r2, r3
 800857a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800857c:	61fb      	str	r3, [r7, #28]
 800857e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008580:	69b9      	ldr	r1, [r7, #24]
 8008582:	69fa      	ldr	r2, [r7, #28]
 8008584:	e841 2300 	strex	r3, r2, [r1]
 8008588:	617b      	str	r3, [r7, #20]
   return(result);
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1e6      	bne.n	800855e <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	69db      	ldr	r3, [r3, #28]
 8008596:	f003 0310 	and.w	r3, r3, #16
 800859a:	2b10      	cmp	r3, #16
 800859c:	d103      	bne.n	80085a6 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2210      	movs	r2, #16
 80085a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80085ac:	4619      	mov	r1, r3
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7ff f9e4 	bl	800797c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085b4:	e00b      	b.n	80085ce <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7f8 fe14 	bl	80011e4 <HAL_UART_RxCpltCallback>
}
 80085bc:	e007      	b.n	80085ce <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	699a      	ldr	r2, [r3, #24]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f042 0208 	orr.w	r2, r2, #8
 80085cc:	619a      	str	r2, [r3, #24]
}
 80085ce:	bf00      	nop
 80085d0:	3758      	adds	r7, #88	; 0x58
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}

080085d6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b096      	sub	sp, #88	; 0x58
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085e4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085ee:	2b22      	cmp	r3, #34	; 0x22
 80085f0:	f040 8098 	bne.w	8008724 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085fa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008602:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008604:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008608:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800860c:	4013      	ands	r3, r2
 800860e:	b29a      	uxth	r2, r3
 8008610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008612:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008618:	1c9a      	adds	r2, r3, #2
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008624:	b29b      	uxth	r3, r3
 8008626:	3b01      	subs	r3, #1
 8008628:	b29a      	uxth	r2, r3
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008636:	b29b      	uxth	r3, r3
 8008638:	2b00      	cmp	r3, #0
 800863a:	d17b      	bne.n	8008734 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008644:	e853 3f00 	ldrex	r3, [r3]
 8008648:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800864a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008650:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800865a:	643b      	str	r3, [r7, #64]	; 0x40
 800865c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008660:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008662:	e841 2300 	strex	r3, r2, [r1]
 8008666:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1e6      	bne.n	800863c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	3308      	adds	r3, #8
 8008674:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008676:	6a3b      	ldr	r3, [r7, #32]
 8008678:	e853 3f00 	ldrex	r3, [r3]
 800867c:	61fb      	str	r3, [r7, #28]
   return(result);
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	f023 0301 	bic.w	r3, r3, #1
 8008684:	64bb      	str	r3, [r7, #72]	; 0x48
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	3308      	adds	r3, #8
 800868c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800868e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008690:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008692:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008694:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008696:	e841 2300 	strex	r3, r2, [r1]
 800869a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e5      	bne.n	800866e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2220      	movs	r2, #32
 80086a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d12e      	bne.n	800871c <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	e853 3f00 	ldrex	r3, [r3]
 80086d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	f023 0310 	bic.w	r3, r3, #16
 80086d8:	647b      	str	r3, [r7, #68]	; 0x44
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	461a      	mov	r2, r3
 80086e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086e2:	61bb      	str	r3, [r7, #24]
 80086e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e6:	6979      	ldr	r1, [r7, #20]
 80086e8:	69ba      	ldr	r2, [r7, #24]
 80086ea:	e841 2300 	strex	r3, r2, [r1]
 80086ee:	613b      	str	r3, [r7, #16]
   return(result);
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1e6      	bne.n	80086c4 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	69db      	ldr	r3, [r3, #28]
 80086fc:	f003 0310 	and.w	r3, r3, #16
 8008700:	2b10      	cmp	r3, #16
 8008702:	d103      	bne.n	800870c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2210      	movs	r2, #16
 800870a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008712:	4619      	mov	r1, r3
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7ff f931 	bl	800797c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800871a:	e00b      	b.n	8008734 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7f8 fd61 	bl	80011e4 <HAL_UART_RxCpltCallback>
}
 8008722:	e007      	b.n	8008734 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	699a      	ldr	r2, [r3, #24]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f042 0208 	orr.w	r2, r2, #8
 8008732:	619a      	str	r2, [r3, #24]
}
 8008734:	bf00      	nop
 8008736:	3758      	adds	r7, #88	; 0x58
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800873c:	b084      	sub	sp, #16
 800873e:	b580      	push	{r7, lr}
 8008740:	b084      	sub	sp, #16
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	f107 001c 	add.w	r0, r7, #28
 800874a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800874e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008750:	2b01      	cmp	r3, #1
 8008752:	d120      	bne.n	8008796 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008758:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	68da      	ldr	r2, [r3, #12]
 8008764:	4b20      	ldr	r3, [pc, #128]	; (80087e8 <USB_CoreInit+0xac>)
 8008766:	4013      	ands	r3, r2
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	68db      	ldr	r3, [r3, #12]
 8008770:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008778:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800877a:	2b01      	cmp	r3, #1
 800877c:	d105      	bne.n	800878a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fa96 	bl	8008cbc <USB_CoreReset>
 8008790:	4603      	mov	r3, r0
 8008792:	73fb      	strb	r3, [r7, #15]
 8008794:	e010      	b.n	80087b8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fa8a 	bl	8008cbc <USB_CoreReset>
 80087a8:	4603      	mov	r3, r0
 80087aa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80087b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d10b      	bne.n	80087d6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	f043 0206 	orr.w	r2, r3, #6
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	f043 0220 	orr.w	r2, r3, #32
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80087d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3710      	adds	r7, #16
 80087dc:	46bd      	mov	sp, r7
 80087de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087e2:	b004      	add	sp, #16
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	ffbdffbf 	.word	0xffbdffbf

080087ec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	f023 0201 	bic.w	r2, r3, #1
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	370c      	adds	r7, #12
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr

0800880e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800880e:	b580      	push	{r7, lr}
 8008810:	b084      	sub	sp, #16
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
 8008816:	460b      	mov	r3, r1
 8008818:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800881a:	2300      	movs	r3, #0
 800881c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	68db      	ldr	r3, [r3, #12]
 8008822:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800882a:	78fb      	ldrb	r3, [r7, #3]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d115      	bne.n	800885c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800883c:	2001      	movs	r0, #1
 800883e:	f7f9 fe57 	bl	80024f0 <HAL_Delay>
      ms++;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3301      	adds	r3, #1
 8008846:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 fa29 	bl	8008ca0 <USB_GetMode>
 800884e:	4603      	mov	r3, r0
 8008850:	2b01      	cmp	r3, #1
 8008852:	d01e      	beq.n	8008892 <USB_SetCurrentMode+0x84>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b31      	cmp	r3, #49	; 0x31
 8008858:	d9f0      	bls.n	800883c <USB_SetCurrentMode+0x2e>
 800885a:	e01a      	b.n	8008892 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800885c:	78fb      	ldrb	r3, [r7, #3]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d115      	bne.n	800888e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800886e:	2001      	movs	r0, #1
 8008870:	f7f9 fe3e 	bl	80024f0 <HAL_Delay>
      ms++;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	3301      	adds	r3, #1
 8008878:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fa10 	bl	8008ca0 <USB_GetMode>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d005      	beq.n	8008892 <USB_SetCurrentMode+0x84>
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2b31      	cmp	r3, #49	; 0x31
 800888a:	d9f0      	bls.n	800886e <USB_SetCurrentMode+0x60>
 800888c:	e001      	b.n	8008892 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	e005      	b.n	800889e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2b32      	cmp	r3, #50	; 0x32
 8008896:	d101      	bne.n	800889c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	e000      	b.n	800889e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
	...

080088a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088a8:	b084      	sub	sp, #16
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b086      	sub	sp, #24
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
 80088b2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80088b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80088ba:	2300      	movs	r3, #0
 80088bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80088c2:	2300      	movs	r3, #0
 80088c4:	613b      	str	r3, [r7, #16]
 80088c6:	e009      	b.n	80088dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	3340      	adds	r3, #64	; 0x40
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	4413      	add	r3, r2
 80088d2:	2200      	movs	r2, #0
 80088d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	3301      	adds	r3, #1
 80088da:	613b      	str	r3, [r7, #16]
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	2b0e      	cmp	r3, #14
 80088e0:	d9f2      	bls.n	80088c8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80088e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d11c      	bne.n	8008922 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	68fa      	ldr	r2, [r7, #12]
 80088f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088f6:	f043 0302 	orr.w	r3, r3, #2
 80088fa:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008900:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	601a      	str	r2, [r3, #0]
 8008920:	e005      	b.n	800892e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008926:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008934:	461a      	mov	r2, r3
 8008936:	2300      	movs	r3, #0
 8008938:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008940:	4619      	mov	r1, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008948:	461a      	mov	r2, r3
 800894a:	680b      	ldr	r3, [r1, #0]
 800894c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800894e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008950:	2b01      	cmp	r3, #1
 8008952:	d10c      	bne.n	800896e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008956:	2b00      	cmp	r3, #0
 8008958:	d104      	bne.n	8008964 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800895a:	2100      	movs	r1, #0
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 f965 	bl	8008c2c <USB_SetDevSpeed>
 8008962:	e008      	b.n	8008976 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008964:	2101      	movs	r1, #1
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f960 	bl	8008c2c <USB_SetDevSpeed>
 800896c:	e003      	b.n	8008976 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800896e:	2103      	movs	r1, #3
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 f95b 	bl	8008c2c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008976:	2110      	movs	r1, #16
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 f8f3 	bl	8008b64 <USB_FlushTxFifo>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	d001      	beq.n	8008988 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f91f 	bl	8008bcc <USB_FlushRxFifo>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800899e:	461a      	mov	r2, r3
 80089a0:	2300      	movs	r3, #0
 80089a2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089aa:	461a      	mov	r2, r3
 80089ac:	2300      	movs	r3, #0
 80089ae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089b6:	461a      	mov	r2, r3
 80089b8:	2300      	movs	r3, #0
 80089ba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089bc:	2300      	movs	r3, #0
 80089be:	613b      	str	r3, [r7, #16]
 80089c0:	e043      	b.n	8008a4a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089d8:	d118      	bne.n	8008a0c <USB_DevInit+0x164>
    {
      if (i == 0U)
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d10a      	bne.n	80089f6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	015a      	lsls	r2, r3, #5
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	4413      	add	r3, r2
 80089e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ec:	461a      	mov	r2, r3
 80089ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80089f2:	6013      	str	r3, [r2, #0]
 80089f4:	e013      	b.n	8008a1e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	015a      	lsls	r2, r3, #5
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	4413      	add	r3, r2
 80089fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a02:	461a      	mov	r2, r3
 8008a04:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a08:	6013      	str	r3, [r2, #0]
 8008a0a:	e008      	b.n	8008a1e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a18:	461a      	mov	r2, r3
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	015a      	lsls	r2, r3, #5
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	4413      	add	r3, r2
 8008a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	015a      	lsls	r2, r3, #5
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	4413      	add	r3, r2
 8008a38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a3c:	461a      	mov	r2, r3
 8008a3e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a42:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	3301      	adds	r3, #1
 8008a48:	613b      	str	r3, [r7, #16]
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	693a      	ldr	r2, [r7, #16]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d3b7      	bcc.n	80089c2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a52:	2300      	movs	r3, #0
 8008a54:	613b      	str	r3, [r7, #16]
 8008a56:	e043      	b.n	8008ae0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	015a      	lsls	r2, r3, #5
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	4413      	add	r3, r2
 8008a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a6e:	d118      	bne.n	8008aa2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d10a      	bne.n	8008a8c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	015a      	lsls	r2, r3, #5
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a82:	461a      	mov	r2, r3
 8008a84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a88:	6013      	str	r3, [r2, #0]
 8008a8a:	e013      	b.n	8008ab4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	015a      	lsls	r2, r3, #5
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	4413      	add	r3, r2
 8008a94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a98:	461a      	mov	r2, r3
 8008a9a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a9e:	6013      	str	r3, [r2, #0]
 8008aa0:	e008      	b.n	8008ab4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aae:	461a      	mov	r2, r3
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	015a      	lsls	r2, r3, #5
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4413      	add	r3, r2
 8008ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ad8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	3301      	adds	r3, #1
 8008ade:	613b      	str	r3, [r7, #16]
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae2:	693a      	ldr	r2, [r7, #16]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d3b7      	bcc.n	8008a58 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008af6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008afa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008b08:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d105      	bne.n	8008b1c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	699b      	ldr	r3, [r3, #24]
 8008b14:	f043 0210 	orr.w	r2, r3, #16
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	699a      	ldr	r2, [r3, #24]
 8008b20:	4b0e      	ldr	r3, [pc, #56]	; (8008b5c <USB_DevInit+0x2b4>)
 8008b22:	4313      	orrs	r3, r2
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d005      	beq.n	8008b3a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	f043 0208 	orr.w	r2, r3, #8
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008b3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d105      	bne.n	8008b4c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	699a      	ldr	r2, [r3, #24]
 8008b44:	4b06      	ldr	r3, [pc, #24]	; (8008b60 <USB_DevInit+0x2b8>)
 8008b46:	4313      	orrs	r3, r2
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008b4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3718      	adds	r7, #24
 8008b52:	46bd      	mov	sp, r7
 8008b54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b58:	b004      	add	sp, #16
 8008b5a:	4770      	bx	lr
 8008b5c:	803c3800 	.word	0x803c3800
 8008b60:	40000004 	.word	0x40000004

08008b64 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	3301      	adds	r3, #1
 8008b76:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	4a13      	ldr	r2, [pc, #76]	; (8008bc8 <USB_FlushTxFifo+0x64>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d901      	bls.n	8008b84 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008b80:	2303      	movs	r3, #3
 8008b82:	e01b      	b.n	8008bbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	691b      	ldr	r3, [r3, #16]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	daf2      	bge.n	8008b72 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	019b      	lsls	r3, r3, #6
 8008b94:	f043 0220 	orr.w	r2, r3, #32
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	4a08      	ldr	r2, [pc, #32]	; (8008bc8 <USB_FlushTxFifo+0x64>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d901      	bls.n	8008bae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008baa:	2303      	movs	r3, #3
 8008bac:	e006      	b.n	8008bbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	f003 0320 	and.w	r3, r3, #32
 8008bb6:	2b20      	cmp	r3, #32
 8008bb8:	d0f0      	beq.n	8008b9c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008bba:	2300      	movs	r3, #0
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3714      	adds	r7, #20
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr
 8008bc8:	00030d40 	.word	0x00030d40

08008bcc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b085      	sub	sp, #20
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	4a11      	ldr	r2, [pc, #68]	; (8008c28 <USB_FlushRxFifo+0x5c>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d901      	bls.n	8008bea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008be6:	2303      	movs	r3, #3
 8008be8:	e018      	b.n	8008c1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	691b      	ldr	r3, [r3, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	daf2      	bge.n	8008bd8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2210      	movs	r2, #16
 8008bfa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	3301      	adds	r3, #1
 8008c00:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	4a08      	ldr	r2, [pc, #32]	; (8008c28 <USB_FlushRxFifo+0x5c>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d901      	bls.n	8008c0e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008c0a:	2303      	movs	r3, #3
 8008c0c:	e006      	b.n	8008c1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	f003 0310 	and.w	r3, r3, #16
 8008c16:	2b10      	cmp	r3, #16
 8008c18:	d0f0      	beq.n	8008bfc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3714      	adds	r7, #20
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr
 8008c28:	00030d40 	.word	0x00030d40

08008c2c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b085      	sub	sp, #20
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	460b      	mov	r3, r1
 8008c36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	78fb      	ldrb	r3, [r7, #3]
 8008c46:	68f9      	ldr	r1, [r7, #12]
 8008c48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr

08008c5e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008c5e:	b480      	push	{r7}
 8008c60:	b085      	sub	sp, #20
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	68fa      	ldr	r2, [r7, #12]
 8008c74:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008c78:	f023 0303 	bic.w	r3, r3, #3
 8008c7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c8c:	f043 0302 	orr.w	r3, r3, #2
 8008c90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	f003 0301 	and.w	r3, r3, #1
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	4a13      	ldr	r2, [pc, #76]	; (8008d20 <USB_CoreReset+0x64>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d901      	bls.n	8008cda <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	e01b      	b.n	8008d12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	691b      	ldr	r3, [r3, #16]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	daf2      	bge.n	8008cc8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	f043 0201 	orr.w	r2, r3, #1
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	4a09      	ldr	r2, [pc, #36]	; (8008d20 <USB_CoreReset+0x64>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d901      	bls.n	8008d04 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008d00:	2303      	movs	r3, #3
 8008d02:	e006      	b.n	8008d12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	f003 0301 	and.w	r3, r3, #1
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d0f0      	beq.n	8008cf2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008d10:	2300      	movs	r3, #0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3714      	adds	r7, #20
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	00030d40 	.word	0x00030d40

08008d24 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008d28:	4904      	ldr	r1, [pc, #16]	; (8008d3c <MX_FATFS_Init+0x18>)
 8008d2a:	4805      	ldr	r0, [pc, #20]	; (8008d40 <MX_FATFS_Init+0x1c>)
 8008d2c:	f000 f8b0 	bl	8008e90 <FATFS_LinkDriver>
 8008d30:	4603      	mov	r3, r0
 8008d32:	461a      	mov	r2, r3
 8008d34:	4b03      	ldr	r3, [pc, #12]	; (8008d44 <MX_FATFS_Init+0x20>)
 8008d36:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008d38:	bf00      	nop
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	20000bd0 	.word	0x20000bd0
 8008d40:	2000005c 	.word	0x2000005c
 8008d44:	20000bcc 	.word	0x20000bcc

08008d48 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	4603      	mov	r3, r0
 8008d50:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008d52:	4b06      	ldr	r3, [pc, #24]	; (8008d6c <USER_initialize+0x24>)
 8008d54:	2201      	movs	r2, #1
 8008d56:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008d58:	4b04      	ldr	r3, [pc, #16]	; (8008d6c <USER_initialize+0x24>)
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr
 8008d6a:	bf00      	nop
 8008d6c:	20000059 	.word	0x20000059

08008d70 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b083      	sub	sp, #12
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	4603      	mov	r3, r0
 8008d78:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8008d7a:	4b06      	ldr	r3, [pc, #24]	; (8008d94 <USER_status+0x24>)
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008d80:	4b04      	ldr	r3, [pc, #16]	; (8008d94 <USER_status+0x24>)
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	20000059 	.word	0x20000059

08008d98 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60b9      	str	r1, [r7, #8]
 8008da0:	607a      	str	r2, [r7, #4]
 8008da2:	603b      	str	r3, [r7, #0]
 8008da4:	4603      	mov	r3, r0
 8008da6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8008da8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3714      	adds	r7, #20
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr

08008db6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b085      	sub	sp, #20
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	60b9      	str	r1, [r7, #8]
 8008dbe:	607a      	str	r2, [r7, #4]
 8008dc0:	603b      	str	r3, [r7, #0]
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8008dc6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3714      	adds	r7, #20
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	4603      	mov	r3, r0
 8008ddc:	603a      	str	r2, [r7, #0]
 8008dde:	71fb      	strb	r3, [r7, #7]
 8008de0:	460b      	mov	r3, r1
 8008de2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	73fb      	strb	r3, [r7, #15]
    return res;
 8008de8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr
	...

08008df8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b087      	sub	sp, #28
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	4613      	mov	r3, r2
 8008e04:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008e06:	2301      	movs	r3, #1
 8008e08:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008e0e:	4b1f      	ldr	r3, [pc, #124]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e10:	7a5b      	ldrb	r3, [r3, #9]
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d131      	bne.n	8008e7c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008e18:	4b1c      	ldr	r3, [pc, #112]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e1a:	7a5b      	ldrb	r3, [r3, #9]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	461a      	mov	r2, r3
 8008e20:	4b1a      	ldr	r3, [pc, #104]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e22:	2100      	movs	r1, #0
 8008e24:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008e26:	4b19      	ldr	r3, [pc, #100]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e28:	7a5b      	ldrb	r3, [r3, #9]
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	4a17      	ldr	r2, [pc, #92]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4413      	add	r3, r2
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008e36:	4b15      	ldr	r3, [pc, #84]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e38:	7a5b      	ldrb	r3, [r3, #9]
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	461a      	mov	r2, r3
 8008e3e:	4b13      	ldr	r3, [pc, #76]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e40:	4413      	add	r3, r2
 8008e42:	79fa      	ldrb	r2, [r7, #7]
 8008e44:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008e46:	4b11      	ldr	r3, [pc, #68]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e48:	7a5b      	ldrb	r3, [r3, #9]
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	1c5a      	adds	r2, r3, #1
 8008e4e:	b2d1      	uxtb	r1, r2
 8008e50:	4a0e      	ldr	r2, [pc, #56]	; (8008e8c <FATFS_LinkDriverEx+0x94>)
 8008e52:	7251      	strb	r1, [r2, #9]
 8008e54:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008e56:	7dbb      	ldrb	r3, [r7, #22]
 8008e58:	3330      	adds	r3, #48	; 0x30
 8008e5a:	b2da      	uxtb	r2, r3
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	3301      	adds	r3, #1
 8008e64:	223a      	movs	r2, #58	; 0x3a
 8008e66:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	3302      	adds	r3, #2
 8008e6c:	222f      	movs	r2, #47	; 0x2f
 8008e6e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	3303      	adds	r3, #3
 8008e74:	2200      	movs	r2, #0
 8008e76:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	371c      	adds	r7, #28
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	20000bd4 	.word	0x20000bd4

08008e90 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	6839      	ldr	r1, [r7, #0]
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f7ff ffaa 	bl	8008df8 <FATFS_LinkDriverEx>
 8008ea4:	4603      	mov	r3, r0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <__cvt>:
 8008eae:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb2:	ec55 4b10 	vmov	r4, r5, d0
 8008eb6:	2d00      	cmp	r5, #0
 8008eb8:	460e      	mov	r6, r1
 8008eba:	4619      	mov	r1, r3
 8008ebc:	462b      	mov	r3, r5
 8008ebe:	bfbb      	ittet	lt
 8008ec0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ec4:	461d      	movlt	r5, r3
 8008ec6:	2300      	movge	r3, #0
 8008ec8:	232d      	movlt	r3, #45	; 0x2d
 8008eca:	700b      	strb	r3, [r1, #0]
 8008ecc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ece:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008ed2:	4691      	mov	r9, r2
 8008ed4:	f023 0820 	bic.w	r8, r3, #32
 8008ed8:	bfbc      	itt	lt
 8008eda:	4622      	movlt	r2, r4
 8008edc:	4614      	movlt	r4, r2
 8008ede:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008ee2:	d005      	beq.n	8008ef0 <__cvt+0x42>
 8008ee4:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008ee8:	d100      	bne.n	8008eec <__cvt+0x3e>
 8008eea:	3601      	adds	r6, #1
 8008eec:	2102      	movs	r1, #2
 8008eee:	e000      	b.n	8008ef2 <__cvt+0x44>
 8008ef0:	2103      	movs	r1, #3
 8008ef2:	ab03      	add	r3, sp, #12
 8008ef4:	9301      	str	r3, [sp, #4]
 8008ef6:	ab02      	add	r3, sp, #8
 8008ef8:	9300      	str	r3, [sp, #0]
 8008efa:	ec45 4b10 	vmov	d0, r4, r5
 8008efe:	4653      	mov	r3, sl
 8008f00:	4632      	mov	r2, r6
 8008f02:	f001 f8b5 	bl	800a070 <_dtoa_r>
 8008f06:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	d102      	bne.n	8008f14 <__cvt+0x66>
 8008f0e:	f019 0f01 	tst.w	r9, #1
 8008f12:	d022      	beq.n	8008f5a <__cvt+0xac>
 8008f14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008f18:	eb07 0906 	add.w	r9, r7, r6
 8008f1c:	d110      	bne.n	8008f40 <__cvt+0x92>
 8008f1e:	783b      	ldrb	r3, [r7, #0]
 8008f20:	2b30      	cmp	r3, #48	; 0x30
 8008f22:	d10a      	bne.n	8008f3a <__cvt+0x8c>
 8008f24:	2200      	movs	r2, #0
 8008f26:	2300      	movs	r3, #0
 8008f28:	4620      	mov	r0, r4
 8008f2a:	4629      	mov	r1, r5
 8008f2c:	f7f7 fdfc 	bl	8000b28 <__aeabi_dcmpeq>
 8008f30:	b918      	cbnz	r0, 8008f3a <__cvt+0x8c>
 8008f32:	f1c6 0601 	rsb	r6, r6, #1
 8008f36:	f8ca 6000 	str.w	r6, [sl]
 8008f3a:	f8da 3000 	ldr.w	r3, [sl]
 8008f3e:	4499      	add	r9, r3
 8008f40:	2200      	movs	r2, #0
 8008f42:	2300      	movs	r3, #0
 8008f44:	4620      	mov	r0, r4
 8008f46:	4629      	mov	r1, r5
 8008f48:	f7f7 fdee 	bl	8000b28 <__aeabi_dcmpeq>
 8008f4c:	b108      	cbz	r0, 8008f52 <__cvt+0xa4>
 8008f4e:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f52:	2230      	movs	r2, #48	; 0x30
 8008f54:	9b03      	ldr	r3, [sp, #12]
 8008f56:	454b      	cmp	r3, r9
 8008f58:	d307      	bcc.n	8008f6a <__cvt+0xbc>
 8008f5a:	9b03      	ldr	r3, [sp, #12]
 8008f5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f5e:	1bdb      	subs	r3, r3, r7
 8008f60:	4638      	mov	r0, r7
 8008f62:	6013      	str	r3, [r2, #0]
 8008f64:	b004      	add	sp, #16
 8008f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f6a:	1c59      	adds	r1, r3, #1
 8008f6c:	9103      	str	r1, [sp, #12]
 8008f6e:	701a      	strb	r2, [r3, #0]
 8008f70:	e7f0      	b.n	8008f54 <__cvt+0xa6>

08008f72 <__exponent>:
 8008f72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f74:	4603      	mov	r3, r0
 8008f76:	2900      	cmp	r1, #0
 8008f78:	bfb8      	it	lt
 8008f7a:	4249      	neglt	r1, r1
 8008f7c:	f803 2b02 	strb.w	r2, [r3], #2
 8008f80:	bfb4      	ite	lt
 8008f82:	222d      	movlt	r2, #45	; 0x2d
 8008f84:	222b      	movge	r2, #43	; 0x2b
 8008f86:	2909      	cmp	r1, #9
 8008f88:	7042      	strb	r2, [r0, #1]
 8008f8a:	dd2a      	ble.n	8008fe2 <__exponent+0x70>
 8008f8c:	f10d 0207 	add.w	r2, sp, #7
 8008f90:	4617      	mov	r7, r2
 8008f92:	260a      	movs	r6, #10
 8008f94:	4694      	mov	ip, r2
 8008f96:	fb91 f5f6 	sdiv	r5, r1, r6
 8008f9a:	fb06 1415 	mls	r4, r6, r5, r1
 8008f9e:	3430      	adds	r4, #48	; 0x30
 8008fa0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	2c63      	cmp	r4, #99	; 0x63
 8008fa8:	f102 32ff 	add.w	r2, r2, #4294967295
 8008fac:	4629      	mov	r1, r5
 8008fae:	dcf1      	bgt.n	8008f94 <__exponent+0x22>
 8008fb0:	3130      	adds	r1, #48	; 0x30
 8008fb2:	f1ac 0402 	sub.w	r4, ip, #2
 8008fb6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008fba:	1c41      	adds	r1, r0, #1
 8008fbc:	4622      	mov	r2, r4
 8008fbe:	42ba      	cmp	r2, r7
 8008fc0:	d30a      	bcc.n	8008fd8 <__exponent+0x66>
 8008fc2:	f10d 0209 	add.w	r2, sp, #9
 8008fc6:	eba2 020c 	sub.w	r2, r2, ip
 8008fca:	42bc      	cmp	r4, r7
 8008fcc:	bf88      	it	hi
 8008fce:	2200      	movhi	r2, #0
 8008fd0:	4413      	add	r3, r2
 8008fd2:	1a18      	subs	r0, r3, r0
 8008fd4:	b003      	add	sp, #12
 8008fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fd8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008fdc:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008fe0:	e7ed      	b.n	8008fbe <__exponent+0x4c>
 8008fe2:	2330      	movs	r3, #48	; 0x30
 8008fe4:	3130      	adds	r1, #48	; 0x30
 8008fe6:	7083      	strb	r3, [r0, #2]
 8008fe8:	70c1      	strb	r1, [r0, #3]
 8008fea:	1d03      	adds	r3, r0, #4
 8008fec:	e7f1      	b.n	8008fd2 <__exponent+0x60>
	...

08008ff0 <_printf_float>:
 8008ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff4:	ed2d 8b02 	vpush	{d8}
 8008ff8:	b08d      	sub	sp, #52	; 0x34
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009000:	4616      	mov	r6, r2
 8009002:	461f      	mov	r7, r3
 8009004:	4605      	mov	r5, r0
 8009006:	f000 ff2b 	bl	8009e60 <_localeconv_r>
 800900a:	f8d0 a000 	ldr.w	sl, [r0]
 800900e:	4650      	mov	r0, sl
 8009010:	f7f7 f95e 	bl	80002d0 <strlen>
 8009014:	2300      	movs	r3, #0
 8009016:	930a      	str	r3, [sp, #40]	; 0x28
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	9305      	str	r3, [sp, #20]
 800901c:	f8d8 3000 	ldr.w	r3, [r8]
 8009020:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009024:	3307      	adds	r3, #7
 8009026:	f023 0307 	bic.w	r3, r3, #7
 800902a:	f103 0208 	add.w	r2, r3, #8
 800902e:	f8c8 2000 	str.w	r2, [r8]
 8009032:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009036:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800903a:	9307      	str	r3, [sp, #28]
 800903c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009040:	ee08 0a10 	vmov	s16, r0
 8009044:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009048:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800904c:	4b9e      	ldr	r3, [pc, #632]	; (80092c8 <_printf_float+0x2d8>)
 800904e:	f04f 32ff 	mov.w	r2, #4294967295
 8009052:	f7f7 fd9b 	bl	8000b8c <__aeabi_dcmpun>
 8009056:	bb88      	cbnz	r0, 80090bc <_printf_float+0xcc>
 8009058:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800905c:	4b9a      	ldr	r3, [pc, #616]	; (80092c8 <_printf_float+0x2d8>)
 800905e:	f04f 32ff 	mov.w	r2, #4294967295
 8009062:	f7f7 fd75 	bl	8000b50 <__aeabi_dcmple>
 8009066:	bb48      	cbnz	r0, 80090bc <_printf_float+0xcc>
 8009068:	2200      	movs	r2, #0
 800906a:	2300      	movs	r3, #0
 800906c:	4640      	mov	r0, r8
 800906e:	4649      	mov	r1, r9
 8009070:	f7f7 fd64 	bl	8000b3c <__aeabi_dcmplt>
 8009074:	b110      	cbz	r0, 800907c <_printf_float+0x8c>
 8009076:	232d      	movs	r3, #45	; 0x2d
 8009078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800907c:	4a93      	ldr	r2, [pc, #588]	; (80092cc <_printf_float+0x2dc>)
 800907e:	4b94      	ldr	r3, [pc, #592]	; (80092d0 <_printf_float+0x2e0>)
 8009080:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009084:	bf94      	ite	ls
 8009086:	4690      	movls	r8, r2
 8009088:	4698      	movhi	r8, r3
 800908a:	2303      	movs	r3, #3
 800908c:	6123      	str	r3, [r4, #16]
 800908e:	9b05      	ldr	r3, [sp, #20]
 8009090:	f023 0304 	bic.w	r3, r3, #4
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	f04f 0900 	mov.w	r9, #0
 800909a:	9700      	str	r7, [sp, #0]
 800909c:	4633      	mov	r3, r6
 800909e:	aa0b      	add	r2, sp, #44	; 0x2c
 80090a0:	4621      	mov	r1, r4
 80090a2:	4628      	mov	r0, r5
 80090a4:	f000 f9da 	bl	800945c <_printf_common>
 80090a8:	3001      	adds	r0, #1
 80090aa:	f040 8090 	bne.w	80091ce <_printf_float+0x1de>
 80090ae:	f04f 30ff 	mov.w	r0, #4294967295
 80090b2:	b00d      	add	sp, #52	; 0x34
 80090b4:	ecbd 8b02 	vpop	{d8}
 80090b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090bc:	4642      	mov	r2, r8
 80090be:	464b      	mov	r3, r9
 80090c0:	4640      	mov	r0, r8
 80090c2:	4649      	mov	r1, r9
 80090c4:	f7f7 fd62 	bl	8000b8c <__aeabi_dcmpun>
 80090c8:	b140      	cbz	r0, 80090dc <_printf_float+0xec>
 80090ca:	464b      	mov	r3, r9
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	bfbc      	itt	lt
 80090d0:	232d      	movlt	r3, #45	; 0x2d
 80090d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80090d6:	4a7f      	ldr	r2, [pc, #508]	; (80092d4 <_printf_float+0x2e4>)
 80090d8:	4b7f      	ldr	r3, [pc, #508]	; (80092d8 <_printf_float+0x2e8>)
 80090da:	e7d1      	b.n	8009080 <_printf_float+0x90>
 80090dc:	6863      	ldr	r3, [r4, #4]
 80090de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80090e2:	9206      	str	r2, [sp, #24]
 80090e4:	1c5a      	adds	r2, r3, #1
 80090e6:	d13f      	bne.n	8009168 <_printf_float+0x178>
 80090e8:	2306      	movs	r3, #6
 80090ea:	6063      	str	r3, [r4, #4]
 80090ec:	9b05      	ldr	r3, [sp, #20]
 80090ee:	6861      	ldr	r1, [r4, #4]
 80090f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80090f4:	2300      	movs	r3, #0
 80090f6:	9303      	str	r3, [sp, #12]
 80090f8:	ab0a      	add	r3, sp, #40	; 0x28
 80090fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80090fe:	ab09      	add	r3, sp, #36	; 0x24
 8009100:	ec49 8b10 	vmov	d0, r8, r9
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	6022      	str	r2, [r4, #0]
 8009108:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800910c:	4628      	mov	r0, r5
 800910e:	f7ff fece 	bl	8008eae <__cvt>
 8009112:	9b06      	ldr	r3, [sp, #24]
 8009114:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009116:	2b47      	cmp	r3, #71	; 0x47
 8009118:	4680      	mov	r8, r0
 800911a:	d108      	bne.n	800912e <_printf_float+0x13e>
 800911c:	1cc8      	adds	r0, r1, #3
 800911e:	db02      	blt.n	8009126 <_printf_float+0x136>
 8009120:	6863      	ldr	r3, [r4, #4]
 8009122:	4299      	cmp	r1, r3
 8009124:	dd41      	ble.n	80091aa <_printf_float+0x1ba>
 8009126:	f1ab 0302 	sub.w	r3, fp, #2
 800912a:	fa5f fb83 	uxtb.w	fp, r3
 800912e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009132:	d820      	bhi.n	8009176 <_printf_float+0x186>
 8009134:	3901      	subs	r1, #1
 8009136:	465a      	mov	r2, fp
 8009138:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800913c:	9109      	str	r1, [sp, #36]	; 0x24
 800913e:	f7ff ff18 	bl	8008f72 <__exponent>
 8009142:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009144:	1813      	adds	r3, r2, r0
 8009146:	2a01      	cmp	r2, #1
 8009148:	4681      	mov	r9, r0
 800914a:	6123      	str	r3, [r4, #16]
 800914c:	dc02      	bgt.n	8009154 <_printf_float+0x164>
 800914e:	6822      	ldr	r2, [r4, #0]
 8009150:	07d2      	lsls	r2, r2, #31
 8009152:	d501      	bpl.n	8009158 <_printf_float+0x168>
 8009154:	3301      	adds	r3, #1
 8009156:	6123      	str	r3, [r4, #16]
 8009158:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800915c:	2b00      	cmp	r3, #0
 800915e:	d09c      	beq.n	800909a <_printf_float+0xaa>
 8009160:	232d      	movs	r3, #45	; 0x2d
 8009162:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009166:	e798      	b.n	800909a <_printf_float+0xaa>
 8009168:	9a06      	ldr	r2, [sp, #24]
 800916a:	2a47      	cmp	r2, #71	; 0x47
 800916c:	d1be      	bne.n	80090ec <_printf_float+0xfc>
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1bc      	bne.n	80090ec <_printf_float+0xfc>
 8009172:	2301      	movs	r3, #1
 8009174:	e7b9      	b.n	80090ea <_printf_float+0xfa>
 8009176:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800917a:	d118      	bne.n	80091ae <_printf_float+0x1be>
 800917c:	2900      	cmp	r1, #0
 800917e:	6863      	ldr	r3, [r4, #4]
 8009180:	dd0b      	ble.n	800919a <_printf_float+0x1aa>
 8009182:	6121      	str	r1, [r4, #16]
 8009184:	b913      	cbnz	r3, 800918c <_printf_float+0x19c>
 8009186:	6822      	ldr	r2, [r4, #0]
 8009188:	07d0      	lsls	r0, r2, #31
 800918a:	d502      	bpl.n	8009192 <_printf_float+0x1a2>
 800918c:	3301      	adds	r3, #1
 800918e:	440b      	add	r3, r1
 8009190:	6123      	str	r3, [r4, #16]
 8009192:	65a1      	str	r1, [r4, #88]	; 0x58
 8009194:	f04f 0900 	mov.w	r9, #0
 8009198:	e7de      	b.n	8009158 <_printf_float+0x168>
 800919a:	b913      	cbnz	r3, 80091a2 <_printf_float+0x1b2>
 800919c:	6822      	ldr	r2, [r4, #0]
 800919e:	07d2      	lsls	r2, r2, #31
 80091a0:	d501      	bpl.n	80091a6 <_printf_float+0x1b6>
 80091a2:	3302      	adds	r3, #2
 80091a4:	e7f4      	b.n	8009190 <_printf_float+0x1a0>
 80091a6:	2301      	movs	r3, #1
 80091a8:	e7f2      	b.n	8009190 <_printf_float+0x1a0>
 80091aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80091ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091b0:	4299      	cmp	r1, r3
 80091b2:	db05      	blt.n	80091c0 <_printf_float+0x1d0>
 80091b4:	6823      	ldr	r3, [r4, #0]
 80091b6:	6121      	str	r1, [r4, #16]
 80091b8:	07d8      	lsls	r0, r3, #31
 80091ba:	d5ea      	bpl.n	8009192 <_printf_float+0x1a2>
 80091bc:	1c4b      	adds	r3, r1, #1
 80091be:	e7e7      	b.n	8009190 <_printf_float+0x1a0>
 80091c0:	2900      	cmp	r1, #0
 80091c2:	bfd4      	ite	le
 80091c4:	f1c1 0202 	rsble	r2, r1, #2
 80091c8:	2201      	movgt	r2, #1
 80091ca:	4413      	add	r3, r2
 80091cc:	e7e0      	b.n	8009190 <_printf_float+0x1a0>
 80091ce:	6823      	ldr	r3, [r4, #0]
 80091d0:	055a      	lsls	r2, r3, #21
 80091d2:	d407      	bmi.n	80091e4 <_printf_float+0x1f4>
 80091d4:	6923      	ldr	r3, [r4, #16]
 80091d6:	4642      	mov	r2, r8
 80091d8:	4631      	mov	r1, r6
 80091da:	4628      	mov	r0, r5
 80091dc:	47b8      	blx	r7
 80091de:	3001      	adds	r0, #1
 80091e0:	d12c      	bne.n	800923c <_printf_float+0x24c>
 80091e2:	e764      	b.n	80090ae <_printf_float+0xbe>
 80091e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80091e8:	f240 80e0 	bls.w	80093ac <_printf_float+0x3bc>
 80091ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091f0:	2200      	movs	r2, #0
 80091f2:	2300      	movs	r3, #0
 80091f4:	f7f7 fc98 	bl	8000b28 <__aeabi_dcmpeq>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d034      	beq.n	8009266 <_printf_float+0x276>
 80091fc:	4a37      	ldr	r2, [pc, #220]	; (80092dc <_printf_float+0x2ec>)
 80091fe:	2301      	movs	r3, #1
 8009200:	4631      	mov	r1, r6
 8009202:	4628      	mov	r0, r5
 8009204:	47b8      	blx	r7
 8009206:	3001      	adds	r0, #1
 8009208:	f43f af51 	beq.w	80090ae <_printf_float+0xbe>
 800920c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009210:	429a      	cmp	r2, r3
 8009212:	db02      	blt.n	800921a <_printf_float+0x22a>
 8009214:	6823      	ldr	r3, [r4, #0]
 8009216:	07d8      	lsls	r0, r3, #31
 8009218:	d510      	bpl.n	800923c <_printf_float+0x24c>
 800921a:	ee18 3a10 	vmov	r3, s16
 800921e:	4652      	mov	r2, sl
 8009220:	4631      	mov	r1, r6
 8009222:	4628      	mov	r0, r5
 8009224:	47b8      	blx	r7
 8009226:	3001      	adds	r0, #1
 8009228:	f43f af41 	beq.w	80090ae <_printf_float+0xbe>
 800922c:	f04f 0800 	mov.w	r8, #0
 8009230:	f104 091a 	add.w	r9, r4, #26
 8009234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009236:	3b01      	subs	r3, #1
 8009238:	4543      	cmp	r3, r8
 800923a:	dc09      	bgt.n	8009250 <_printf_float+0x260>
 800923c:	6823      	ldr	r3, [r4, #0]
 800923e:	079b      	lsls	r3, r3, #30
 8009240:	f100 8107 	bmi.w	8009452 <_printf_float+0x462>
 8009244:	68e0      	ldr	r0, [r4, #12]
 8009246:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009248:	4298      	cmp	r0, r3
 800924a:	bfb8      	it	lt
 800924c:	4618      	movlt	r0, r3
 800924e:	e730      	b.n	80090b2 <_printf_float+0xc2>
 8009250:	2301      	movs	r3, #1
 8009252:	464a      	mov	r2, r9
 8009254:	4631      	mov	r1, r6
 8009256:	4628      	mov	r0, r5
 8009258:	47b8      	blx	r7
 800925a:	3001      	adds	r0, #1
 800925c:	f43f af27 	beq.w	80090ae <_printf_float+0xbe>
 8009260:	f108 0801 	add.w	r8, r8, #1
 8009264:	e7e6      	b.n	8009234 <_printf_float+0x244>
 8009266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009268:	2b00      	cmp	r3, #0
 800926a:	dc39      	bgt.n	80092e0 <_printf_float+0x2f0>
 800926c:	4a1b      	ldr	r2, [pc, #108]	; (80092dc <_printf_float+0x2ec>)
 800926e:	2301      	movs	r3, #1
 8009270:	4631      	mov	r1, r6
 8009272:	4628      	mov	r0, r5
 8009274:	47b8      	blx	r7
 8009276:	3001      	adds	r0, #1
 8009278:	f43f af19 	beq.w	80090ae <_printf_float+0xbe>
 800927c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009280:	4313      	orrs	r3, r2
 8009282:	d102      	bne.n	800928a <_printf_float+0x29a>
 8009284:	6823      	ldr	r3, [r4, #0]
 8009286:	07d9      	lsls	r1, r3, #31
 8009288:	d5d8      	bpl.n	800923c <_printf_float+0x24c>
 800928a:	ee18 3a10 	vmov	r3, s16
 800928e:	4652      	mov	r2, sl
 8009290:	4631      	mov	r1, r6
 8009292:	4628      	mov	r0, r5
 8009294:	47b8      	blx	r7
 8009296:	3001      	adds	r0, #1
 8009298:	f43f af09 	beq.w	80090ae <_printf_float+0xbe>
 800929c:	f04f 0900 	mov.w	r9, #0
 80092a0:	f104 0a1a 	add.w	sl, r4, #26
 80092a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a6:	425b      	negs	r3, r3
 80092a8:	454b      	cmp	r3, r9
 80092aa:	dc01      	bgt.n	80092b0 <_printf_float+0x2c0>
 80092ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ae:	e792      	b.n	80091d6 <_printf_float+0x1e6>
 80092b0:	2301      	movs	r3, #1
 80092b2:	4652      	mov	r2, sl
 80092b4:	4631      	mov	r1, r6
 80092b6:	4628      	mov	r0, r5
 80092b8:	47b8      	blx	r7
 80092ba:	3001      	adds	r0, #1
 80092bc:	f43f aef7 	beq.w	80090ae <_printf_float+0xbe>
 80092c0:	f109 0901 	add.w	r9, r9, #1
 80092c4:	e7ee      	b.n	80092a4 <_printf_float+0x2b4>
 80092c6:	bf00      	nop
 80092c8:	7fefffff 	.word	0x7fefffff
 80092cc:	0800d74c 	.word	0x0800d74c
 80092d0:	0800d750 	.word	0x0800d750
 80092d4:	0800d754 	.word	0x0800d754
 80092d8:	0800d758 	.word	0x0800d758
 80092dc:	0800d75c 	.word	0x0800d75c
 80092e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80092e4:	429a      	cmp	r2, r3
 80092e6:	bfa8      	it	ge
 80092e8:	461a      	movge	r2, r3
 80092ea:	2a00      	cmp	r2, #0
 80092ec:	4691      	mov	r9, r2
 80092ee:	dc37      	bgt.n	8009360 <_printf_float+0x370>
 80092f0:	f04f 0b00 	mov.w	fp, #0
 80092f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092f8:	f104 021a 	add.w	r2, r4, #26
 80092fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80092fe:	9305      	str	r3, [sp, #20]
 8009300:	eba3 0309 	sub.w	r3, r3, r9
 8009304:	455b      	cmp	r3, fp
 8009306:	dc33      	bgt.n	8009370 <_printf_float+0x380>
 8009308:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800930c:	429a      	cmp	r2, r3
 800930e:	db3b      	blt.n	8009388 <_printf_float+0x398>
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	07da      	lsls	r2, r3, #31
 8009314:	d438      	bmi.n	8009388 <_printf_float+0x398>
 8009316:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800931a:	eba2 0903 	sub.w	r9, r2, r3
 800931e:	9b05      	ldr	r3, [sp, #20]
 8009320:	1ad2      	subs	r2, r2, r3
 8009322:	4591      	cmp	r9, r2
 8009324:	bfa8      	it	ge
 8009326:	4691      	movge	r9, r2
 8009328:	f1b9 0f00 	cmp.w	r9, #0
 800932c:	dc35      	bgt.n	800939a <_printf_float+0x3aa>
 800932e:	f04f 0800 	mov.w	r8, #0
 8009332:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009336:	f104 0a1a 	add.w	sl, r4, #26
 800933a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800933e:	1a9b      	subs	r3, r3, r2
 8009340:	eba3 0309 	sub.w	r3, r3, r9
 8009344:	4543      	cmp	r3, r8
 8009346:	f77f af79 	ble.w	800923c <_printf_float+0x24c>
 800934a:	2301      	movs	r3, #1
 800934c:	4652      	mov	r2, sl
 800934e:	4631      	mov	r1, r6
 8009350:	4628      	mov	r0, r5
 8009352:	47b8      	blx	r7
 8009354:	3001      	adds	r0, #1
 8009356:	f43f aeaa 	beq.w	80090ae <_printf_float+0xbe>
 800935a:	f108 0801 	add.w	r8, r8, #1
 800935e:	e7ec      	b.n	800933a <_printf_float+0x34a>
 8009360:	4613      	mov	r3, r2
 8009362:	4631      	mov	r1, r6
 8009364:	4642      	mov	r2, r8
 8009366:	4628      	mov	r0, r5
 8009368:	47b8      	blx	r7
 800936a:	3001      	adds	r0, #1
 800936c:	d1c0      	bne.n	80092f0 <_printf_float+0x300>
 800936e:	e69e      	b.n	80090ae <_printf_float+0xbe>
 8009370:	2301      	movs	r3, #1
 8009372:	4631      	mov	r1, r6
 8009374:	4628      	mov	r0, r5
 8009376:	9205      	str	r2, [sp, #20]
 8009378:	47b8      	blx	r7
 800937a:	3001      	adds	r0, #1
 800937c:	f43f ae97 	beq.w	80090ae <_printf_float+0xbe>
 8009380:	9a05      	ldr	r2, [sp, #20]
 8009382:	f10b 0b01 	add.w	fp, fp, #1
 8009386:	e7b9      	b.n	80092fc <_printf_float+0x30c>
 8009388:	ee18 3a10 	vmov	r3, s16
 800938c:	4652      	mov	r2, sl
 800938e:	4631      	mov	r1, r6
 8009390:	4628      	mov	r0, r5
 8009392:	47b8      	blx	r7
 8009394:	3001      	adds	r0, #1
 8009396:	d1be      	bne.n	8009316 <_printf_float+0x326>
 8009398:	e689      	b.n	80090ae <_printf_float+0xbe>
 800939a:	9a05      	ldr	r2, [sp, #20]
 800939c:	464b      	mov	r3, r9
 800939e:	4442      	add	r2, r8
 80093a0:	4631      	mov	r1, r6
 80093a2:	4628      	mov	r0, r5
 80093a4:	47b8      	blx	r7
 80093a6:	3001      	adds	r0, #1
 80093a8:	d1c1      	bne.n	800932e <_printf_float+0x33e>
 80093aa:	e680      	b.n	80090ae <_printf_float+0xbe>
 80093ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093ae:	2a01      	cmp	r2, #1
 80093b0:	dc01      	bgt.n	80093b6 <_printf_float+0x3c6>
 80093b2:	07db      	lsls	r3, r3, #31
 80093b4:	d53a      	bpl.n	800942c <_printf_float+0x43c>
 80093b6:	2301      	movs	r3, #1
 80093b8:	4642      	mov	r2, r8
 80093ba:	4631      	mov	r1, r6
 80093bc:	4628      	mov	r0, r5
 80093be:	47b8      	blx	r7
 80093c0:	3001      	adds	r0, #1
 80093c2:	f43f ae74 	beq.w	80090ae <_printf_float+0xbe>
 80093c6:	ee18 3a10 	vmov	r3, s16
 80093ca:	4652      	mov	r2, sl
 80093cc:	4631      	mov	r1, r6
 80093ce:	4628      	mov	r0, r5
 80093d0:	47b8      	blx	r7
 80093d2:	3001      	adds	r0, #1
 80093d4:	f43f ae6b 	beq.w	80090ae <_printf_float+0xbe>
 80093d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80093dc:	2200      	movs	r2, #0
 80093de:	2300      	movs	r3, #0
 80093e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80093e4:	f7f7 fba0 	bl	8000b28 <__aeabi_dcmpeq>
 80093e8:	b9d8      	cbnz	r0, 8009422 <_printf_float+0x432>
 80093ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80093ee:	f108 0201 	add.w	r2, r8, #1
 80093f2:	4631      	mov	r1, r6
 80093f4:	4628      	mov	r0, r5
 80093f6:	47b8      	blx	r7
 80093f8:	3001      	adds	r0, #1
 80093fa:	d10e      	bne.n	800941a <_printf_float+0x42a>
 80093fc:	e657      	b.n	80090ae <_printf_float+0xbe>
 80093fe:	2301      	movs	r3, #1
 8009400:	4652      	mov	r2, sl
 8009402:	4631      	mov	r1, r6
 8009404:	4628      	mov	r0, r5
 8009406:	47b8      	blx	r7
 8009408:	3001      	adds	r0, #1
 800940a:	f43f ae50 	beq.w	80090ae <_printf_float+0xbe>
 800940e:	f108 0801 	add.w	r8, r8, #1
 8009412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009414:	3b01      	subs	r3, #1
 8009416:	4543      	cmp	r3, r8
 8009418:	dcf1      	bgt.n	80093fe <_printf_float+0x40e>
 800941a:	464b      	mov	r3, r9
 800941c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009420:	e6da      	b.n	80091d8 <_printf_float+0x1e8>
 8009422:	f04f 0800 	mov.w	r8, #0
 8009426:	f104 0a1a 	add.w	sl, r4, #26
 800942a:	e7f2      	b.n	8009412 <_printf_float+0x422>
 800942c:	2301      	movs	r3, #1
 800942e:	4642      	mov	r2, r8
 8009430:	e7df      	b.n	80093f2 <_printf_float+0x402>
 8009432:	2301      	movs	r3, #1
 8009434:	464a      	mov	r2, r9
 8009436:	4631      	mov	r1, r6
 8009438:	4628      	mov	r0, r5
 800943a:	47b8      	blx	r7
 800943c:	3001      	adds	r0, #1
 800943e:	f43f ae36 	beq.w	80090ae <_printf_float+0xbe>
 8009442:	f108 0801 	add.w	r8, r8, #1
 8009446:	68e3      	ldr	r3, [r4, #12]
 8009448:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800944a:	1a5b      	subs	r3, r3, r1
 800944c:	4543      	cmp	r3, r8
 800944e:	dcf0      	bgt.n	8009432 <_printf_float+0x442>
 8009450:	e6f8      	b.n	8009244 <_printf_float+0x254>
 8009452:	f04f 0800 	mov.w	r8, #0
 8009456:	f104 0919 	add.w	r9, r4, #25
 800945a:	e7f4      	b.n	8009446 <_printf_float+0x456>

0800945c <_printf_common>:
 800945c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009460:	4616      	mov	r6, r2
 8009462:	4699      	mov	r9, r3
 8009464:	688a      	ldr	r2, [r1, #8]
 8009466:	690b      	ldr	r3, [r1, #16]
 8009468:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800946c:	4293      	cmp	r3, r2
 800946e:	bfb8      	it	lt
 8009470:	4613      	movlt	r3, r2
 8009472:	6033      	str	r3, [r6, #0]
 8009474:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009478:	4607      	mov	r7, r0
 800947a:	460c      	mov	r4, r1
 800947c:	b10a      	cbz	r2, 8009482 <_printf_common+0x26>
 800947e:	3301      	adds	r3, #1
 8009480:	6033      	str	r3, [r6, #0]
 8009482:	6823      	ldr	r3, [r4, #0]
 8009484:	0699      	lsls	r1, r3, #26
 8009486:	bf42      	ittt	mi
 8009488:	6833      	ldrmi	r3, [r6, #0]
 800948a:	3302      	addmi	r3, #2
 800948c:	6033      	strmi	r3, [r6, #0]
 800948e:	6825      	ldr	r5, [r4, #0]
 8009490:	f015 0506 	ands.w	r5, r5, #6
 8009494:	d106      	bne.n	80094a4 <_printf_common+0x48>
 8009496:	f104 0a19 	add.w	sl, r4, #25
 800949a:	68e3      	ldr	r3, [r4, #12]
 800949c:	6832      	ldr	r2, [r6, #0]
 800949e:	1a9b      	subs	r3, r3, r2
 80094a0:	42ab      	cmp	r3, r5
 80094a2:	dc26      	bgt.n	80094f2 <_printf_common+0x96>
 80094a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094a8:	1e13      	subs	r3, r2, #0
 80094aa:	6822      	ldr	r2, [r4, #0]
 80094ac:	bf18      	it	ne
 80094ae:	2301      	movne	r3, #1
 80094b0:	0692      	lsls	r2, r2, #26
 80094b2:	d42b      	bmi.n	800950c <_printf_common+0xb0>
 80094b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094b8:	4649      	mov	r1, r9
 80094ba:	4638      	mov	r0, r7
 80094bc:	47c0      	blx	r8
 80094be:	3001      	adds	r0, #1
 80094c0:	d01e      	beq.n	8009500 <_printf_common+0xa4>
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	6922      	ldr	r2, [r4, #16]
 80094c6:	f003 0306 	and.w	r3, r3, #6
 80094ca:	2b04      	cmp	r3, #4
 80094cc:	bf02      	ittt	eq
 80094ce:	68e5      	ldreq	r5, [r4, #12]
 80094d0:	6833      	ldreq	r3, [r6, #0]
 80094d2:	1aed      	subeq	r5, r5, r3
 80094d4:	68a3      	ldr	r3, [r4, #8]
 80094d6:	bf0c      	ite	eq
 80094d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094dc:	2500      	movne	r5, #0
 80094de:	4293      	cmp	r3, r2
 80094e0:	bfc4      	itt	gt
 80094e2:	1a9b      	subgt	r3, r3, r2
 80094e4:	18ed      	addgt	r5, r5, r3
 80094e6:	2600      	movs	r6, #0
 80094e8:	341a      	adds	r4, #26
 80094ea:	42b5      	cmp	r5, r6
 80094ec:	d11a      	bne.n	8009524 <_printf_common+0xc8>
 80094ee:	2000      	movs	r0, #0
 80094f0:	e008      	b.n	8009504 <_printf_common+0xa8>
 80094f2:	2301      	movs	r3, #1
 80094f4:	4652      	mov	r2, sl
 80094f6:	4649      	mov	r1, r9
 80094f8:	4638      	mov	r0, r7
 80094fa:	47c0      	blx	r8
 80094fc:	3001      	adds	r0, #1
 80094fe:	d103      	bne.n	8009508 <_printf_common+0xac>
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009508:	3501      	adds	r5, #1
 800950a:	e7c6      	b.n	800949a <_printf_common+0x3e>
 800950c:	18e1      	adds	r1, r4, r3
 800950e:	1c5a      	adds	r2, r3, #1
 8009510:	2030      	movs	r0, #48	; 0x30
 8009512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009516:	4422      	add	r2, r4
 8009518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800951c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009520:	3302      	adds	r3, #2
 8009522:	e7c7      	b.n	80094b4 <_printf_common+0x58>
 8009524:	2301      	movs	r3, #1
 8009526:	4622      	mov	r2, r4
 8009528:	4649      	mov	r1, r9
 800952a:	4638      	mov	r0, r7
 800952c:	47c0      	blx	r8
 800952e:	3001      	adds	r0, #1
 8009530:	d0e6      	beq.n	8009500 <_printf_common+0xa4>
 8009532:	3601      	adds	r6, #1
 8009534:	e7d9      	b.n	80094ea <_printf_common+0x8e>
	...

08009538 <_printf_i>:
 8009538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800953c:	7e0f      	ldrb	r7, [r1, #24]
 800953e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009540:	2f78      	cmp	r7, #120	; 0x78
 8009542:	4691      	mov	r9, r2
 8009544:	4680      	mov	r8, r0
 8009546:	460c      	mov	r4, r1
 8009548:	469a      	mov	sl, r3
 800954a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800954e:	d807      	bhi.n	8009560 <_printf_i+0x28>
 8009550:	2f62      	cmp	r7, #98	; 0x62
 8009552:	d80a      	bhi.n	800956a <_printf_i+0x32>
 8009554:	2f00      	cmp	r7, #0
 8009556:	f000 80d4 	beq.w	8009702 <_printf_i+0x1ca>
 800955a:	2f58      	cmp	r7, #88	; 0x58
 800955c:	f000 80c0 	beq.w	80096e0 <_printf_i+0x1a8>
 8009560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009568:	e03a      	b.n	80095e0 <_printf_i+0xa8>
 800956a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800956e:	2b15      	cmp	r3, #21
 8009570:	d8f6      	bhi.n	8009560 <_printf_i+0x28>
 8009572:	a101      	add	r1, pc, #4	; (adr r1, 8009578 <_printf_i+0x40>)
 8009574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009578:	080095d1 	.word	0x080095d1
 800957c:	080095e5 	.word	0x080095e5
 8009580:	08009561 	.word	0x08009561
 8009584:	08009561 	.word	0x08009561
 8009588:	08009561 	.word	0x08009561
 800958c:	08009561 	.word	0x08009561
 8009590:	080095e5 	.word	0x080095e5
 8009594:	08009561 	.word	0x08009561
 8009598:	08009561 	.word	0x08009561
 800959c:	08009561 	.word	0x08009561
 80095a0:	08009561 	.word	0x08009561
 80095a4:	080096e9 	.word	0x080096e9
 80095a8:	08009611 	.word	0x08009611
 80095ac:	080096a3 	.word	0x080096a3
 80095b0:	08009561 	.word	0x08009561
 80095b4:	08009561 	.word	0x08009561
 80095b8:	0800970b 	.word	0x0800970b
 80095bc:	08009561 	.word	0x08009561
 80095c0:	08009611 	.word	0x08009611
 80095c4:	08009561 	.word	0x08009561
 80095c8:	08009561 	.word	0x08009561
 80095cc:	080096ab 	.word	0x080096ab
 80095d0:	682b      	ldr	r3, [r5, #0]
 80095d2:	1d1a      	adds	r2, r3, #4
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	602a      	str	r2, [r5, #0]
 80095d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095e0:	2301      	movs	r3, #1
 80095e2:	e09f      	b.n	8009724 <_printf_i+0x1ec>
 80095e4:	6820      	ldr	r0, [r4, #0]
 80095e6:	682b      	ldr	r3, [r5, #0]
 80095e8:	0607      	lsls	r7, r0, #24
 80095ea:	f103 0104 	add.w	r1, r3, #4
 80095ee:	6029      	str	r1, [r5, #0]
 80095f0:	d501      	bpl.n	80095f6 <_printf_i+0xbe>
 80095f2:	681e      	ldr	r6, [r3, #0]
 80095f4:	e003      	b.n	80095fe <_printf_i+0xc6>
 80095f6:	0646      	lsls	r6, r0, #25
 80095f8:	d5fb      	bpl.n	80095f2 <_printf_i+0xba>
 80095fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80095fe:	2e00      	cmp	r6, #0
 8009600:	da03      	bge.n	800960a <_printf_i+0xd2>
 8009602:	232d      	movs	r3, #45	; 0x2d
 8009604:	4276      	negs	r6, r6
 8009606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800960a:	485a      	ldr	r0, [pc, #360]	; (8009774 <_printf_i+0x23c>)
 800960c:	230a      	movs	r3, #10
 800960e:	e012      	b.n	8009636 <_printf_i+0xfe>
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	6820      	ldr	r0, [r4, #0]
 8009614:	1d19      	adds	r1, r3, #4
 8009616:	6029      	str	r1, [r5, #0]
 8009618:	0605      	lsls	r5, r0, #24
 800961a:	d501      	bpl.n	8009620 <_printf_i+0xe8>
 800961c:	681e      	ldr	r6, [r3, #0]
 800961e:	e002      	b.n	8009626 <_printf_i+0xee>
 8009620:	0641      	lsls	r1, r0, #25
 8009622:	d5fb      	bpl.n	800961c <_printf_i+0xe4>
 8009624:	881e      	ldrh	r6, [r3, #0]
 8009626:	4853      	ldr	r0, [pc, #332]	; (8009774 <_printf_i+0x23c>)
 8009628:	2f6f      	cmp	r7, #111	; 0x6f
 800962a:	bf0c      	ite	eq
 800962c:	2308      	moveq	r3, #8
 800962e:	230a      	movne	r3, #10
 8009630:	2100      	movs	r1, #0
 8009632:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009636:	6865      	ldr	r5, [r4, #4]
 8009638:	60a5      	str	r5, [r4, #8]
 800963a:	2d00      	cmp	r5, #0
 800963c:	bfa2      	ittt	ge
 800963e:	6821      	ldrge	r1, [r4, #0]
 8009640:	f021 0104 	bicge.w	r1, r1, #4
 8009644:	6021      	strge	r1, [r4, #0]
 8009646:	b90e      	cbnz	r6, 800964c <_printf_i+0x114>
 8009648:	2d00      	cmp	r5, #0
 800964a:	d04b      	beq.n	80096e4 <_printf_i+0x1ac>
 800964c:	4615      	mov	r5, r2
 800964e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009652:	fb03 6711 	mls	r7, r3, r1, r6
 8009656:	5dc7      	ldrb	r7, [r0, r7]
 8009658:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800965c:	4637      	mov	r7, r6
 800965e:	42bb      	cmp	r3, r7
 8009660:	460e      	mov	r6, r1
 8009662:	d9f4      	bls.n	800964e <_printf_i+0x116>
 8009664:	2b08      	cmp	r3, #8
 8009666:	d10b      	bne.n	8009680 <_printf_i+0x148>
 8009668:	6823      	ldr	r3, [r4, #0]
 800966a:	07de      	lsls	r6, r3, #31
 800966c:	d508      	bpl.n	8009680 <_printf_i+0x148>
 800966e:	6923      	ldr	r3, [r4, #16]
 8009670:	6861      	ldr	r1, [r4, #4]
 8009672:	4299      	cmp	r1, r3
 8009674:	bfde      	ittt	le
 8009676:	2330      	movle	r3, #48	; 0x30
 8009678:	f805 3c01 	strble.w	r3, [r5, #-1]
 800967c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009680:	1b52      	subs	r2, r2, r5
 8009682:	6122      	str	r2, [r4, #16]
 8009684:	f8cd a000 	str.w	sl, [sp]
 8009688:	464b      	mov	r3, r9
 800968a:	aa03      	add	r2, sp, #12
 800968c:	4621      	mov	r1, r4
 800968e:	4640      	mov	r0, r8
 8009690:	f7ff fee4 	bl	800945c <_printf_common>
 8009694:	3001      	adds	r0, #1
 8009696:	d14a      	bne.n	800972e <_printf_i+0x1f6>
 8009698:	f04f 30ff 	mov.w	r0, #4294967295
 800969c:	b004      	add	sp, #16
 800969e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	f043 0320 	orr.w	r3, r3, #32
 80096a8:	6023      	str	r3, [r4, #0]
 80096aa:	4833      	ldr	r0, [pc, #204]	; (8009778 <_printf_i+0x240>)
 80096ac:	2778      	movs	r7, #120	; 0x78
 80096ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80096b2:	6823      	ldr	r3, [r4, #0]
 80096b4:	6829      	ldr	r1, [r5, #0]
 80096b6:	061f      	lsls	r7, r3, #24
 80096b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80096bc:	d402      	bmi.n	80096c4 <_printf_i+0x18c>
 80096be:	065f      	lsls	r7, r3, #25
 80096c0:	bf48      	it	mi
 80096c2:	b2b6      	uxthmi	r6, r6
 80096c4:	07df      	lsls	r7, r3, #31
 80096c6:	bf48      	it	mi
 80096c8:	f043 0320 	orrmi.w	r3, r3, #32
 80096cc:	6029      	str	r1, [r5, #0]
 80096ce:	bf48      	it	mi
 80096d0:	6023      	strmi	r3, [r4, #0]
 80096d2:	b91e      	cbnz	r6, 80096dc <_printf_i+0x1a4>
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	f023 0320 	bic.w	r3, r3, #32
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	2310      	movs	r3, #16
 80096de:	e7a7      	b.n	8009630 <_printf_i+0xf8>
 80096e0:	4824      	ldr	r0, [pc, #144]	; (8009774 <_printf_i+0x23c>)
 80096e2:	e7e4      	b.n	80096ae <_printf_i+0x176>
 80096e4:	4615      	mov	r5, r2
 80096e6:	e7bd      	b.n	8009664 <_printf_i+0x12c>
 80096e8:	682b      	ldr	r3, [r5, #0]
 80096ea:	6826      	ldr	r6, [r4, #0]
 80096ec:	6961      	ldr	r1, [r4, #20]
 80096ee:	1d18      	adds	r0, r3, #4
 80096f0:	6028      	str	r0, [r5, #0]
 80096f2:	0635      	lsls	r5, r6, #24
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	d501      	bpl.n	80096fc <_printf_i+0x1c4>
 80096f8:	6019      	str	r1, [r3, #0]
 80096fa:	e002      	b.n	8009702 <_printf_i+0x1ca>
 80096fc:	0670      	lsls	r0, r6, #25
 80096fe:	d5fb      	bpl.n	80096f8 <_printf_i+0x1c0>
 8009700:	8019      	strh	r1, [r3, #0]
 8009702:	2300      	movs	r3, #0
 8009704:	6123      	str	r3, [r4, #16]
 8009706:	4615      	mov	r5, r2
 8009708:	e7bc      	b.n	8009684 <_printf_i+0x14c>
 800970a:	682b      	ldr	r3, [r5, #0]
 800970c:	1d1a      	adds	r2, r3, #4
 800970e:	602a      	str	r2, [r5, #0]
 8009710:	681d      	ldr	r5, [r3, #0]
 8009712:	6862      	ldr	r2, [r4, #4]
 8009714:	2100      	movs	r1, #0
 8009716:	4628      	mov	r0, r5
 8009718:	f7f6 fd8a 	bl	8000230 <memchr>
 800971c:	b108      	cbz	r0, 8009722 <_printf_i+0x1ea>
 800971e:	1b40      	subs	r0, r0, r5
 8009720:	6060      	str	r0, [r4, #4]
 8009722:	6863      	ldr	r3, [r4, #4]
 8009724:	6123      	str	r3, [r4, #16]
 8009726:	2300      	movs	r3, #0
 8009728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800972c:	e7aa      	b.n	8009684 <_printf_i+0x14c>
 800972e:	6923      	ldr	r3, [r4, #16]
 8009730:	462a      	mov	r2, r5
 8009732:	4649      	mov	r1, r9
 8009734:	4640      	mov	r0, r8
 8009736:	47d0      	blx	sl
 8009738:	3001      	adds	r0, #1
 800973a:	d0ad      	beq.n	8009698 <_printf_i+0x160>
 800973c:	6823      	ldr	r3, [r4, #0]
 800973e:	079b      	lsls	r3, r3, #30
 8009740:	d413      	bmi.n	800976a <_printf_i+0x232>
 8009742:	68e0      	ldr	r0, [r4, #12]
 8009744:	9b03      	ldr	r3, [sp, #12]
 8009746:	4298      	cmp	r0, r3
 8009748:	bfb8      	it	lt
 800974a:	4618      	movlt	r0, r3
 800974c:	e7a6      	b.n	800969c <_printf_i+0x164>
 800974e:	2301      	movs	r3, #1
 8009750:	4632      	mov	r2, r6
 8009752:	4649      	mov	r1, r9
 8009754:	4640      	mov	r0, r8
 8009756:	47d0      	blx	sl
 8009758:	3001      	adds	r0, #1
 800975a:	d09d      	beq.n	8009698 <_printf_i+0x160>
 800975c:	3501      	adds	r5, #1
 800975e:	68e3      	ldr	r3, [r4, #12]
 8009760:	9903      	ldr	r1, [sp, #12]
 8009762:	1a5b      	subs	r3, r3, r1
 8009764:	42ab      	cmp	r3, r5
 8009766:	dcf2      	bgt.n	800974e <_printf_i+0x216>
 8009768:	e7eb      	b.n	8009742 <_printf_i+0x20a>
 800976a:	2500      	movs	r5, #0
 800976c:	f104 0619 	add.w	r6, r4, #25
 8009770:	e7f5      	b.n	800975e <_printf_i+0x226>
 8009772:	bf00      	nop
 8009774:	0800d75e 	.word	0x0800d75e
 8009778:	0800d76f 	.word	0x0800d76f

0800977c <_scanf_float>:
 800977c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009780:	b087      	sub	sp, #28
 8009782:	4617      	mov	r7, r2
 8009784:	9303      	str	r3, [sp, #12]
 8009786:	688b      	ldr	r3, [r1, #8]
 8009788:	1e5a      	subs	r2, r3, #1
 800978a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800978e:	bf83      	ittte	hi
 8009790:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009794:	195b      	addhi	r3, r3, r5
 8009796:	9302      	strhi	r3, [sp, #8]
 8009798:	2300      	movls	r3, #0
 800979a:	bf86      	itte	hi
 800979c:	f240 135d 	movwhi	r3, #349	; 0x15d
 80097a0:	608b      	strhi	r3, [r1, #8]
 80097a2:	9302      	strls	r3, [sp, #8]
 80097a4:	680b      	ldr	r3, [r1, #0]
 80097a6:	468b      	mov	fp, r1
 80097a8:	2500      	movs	r5, #0
 80097aa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80097ae:	f84b 3b1c 	str.w	r3, [fp], #28
 80097b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80097b6:	4680      	mov	r8, r0
 80097b8:	460c      	mov	r4, r1
 80097ba:	465e      	mov	r6, fp
 80097bc:	46aa      	mov	sl, r5
 80097be:	46a9      	mov	r9, r5
 80097c0:	9501      	str	r5, [sp, #4]
 80097c2:	68a2      	ldr	r2, [r4, #8]
 80097c4:	b152      	cbz	r2, 80097dc <_scanf_float+0x60>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	2b4e      	cmp	r3, #78	; 0x4e
 80097cc:	d864      	bhi.n	8009898 <_scanf_float+0x11c>
 80097ce:	2b40      	cmp	r3, #64	; 0x40
 80097d0:	d83c      	bhi.n	800984c <_scanf_float+0xd0>
 80097d2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80097d6:	b2c8      	uxtb	r0, r1
 80097d8:	280e      	cmp	r0, #14
 80097da:	d93a      	bls.n	8009852 <_scanf_float+0xd6>
 80097dc:	f1b9 0f00 	cmp.w	r9, #0
 80097e0:	d003      	beq.n	80097ea <_scanf_float+0x6e>
 80097e2:	6823      	ldr	r3, [r4, #0]
 80097e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80097e8:	6023      	str	r3, [r4, #0]
 80097ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097ee:	f1ba 0f01 	cmp.w	sl, #1
 80097f2:	f200 8113 	bhi.w	8009a1c <_scanf_float+0x2a0>
 80097f6:	455e      	cmp	r6, fp
 80097f8:	f200 8105 	bhi.w	8009a06 <_scanf_float+0x28a>
 80097fc:	2501      	movs	r5, #1
 80097fe:	4628      	mov	r0, r5
 8009800:	b007      	add	sp, #28
 8009802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009806:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800980a:	2a0d      	cmp	r2, #13
 800980c:	d8e6      	bhi.n	80097dc <_scanf_float+0x60>
 800980e:	a101      	add	r1, pc, #4	; (adr r1, 8009814 <_scanf_float+0x98>)
 8009810:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009814:	08009953 	.word	0x08009953
 8009818:	080097dd 	.word	0x080097dd
 800981c:	080097dd 	.word	0x080097dd
 8009820:	080097dd 	.word	0x080097dd
 8009824:	080099b3 	.word	0x080099b3
 8009828:	0800998b 	.word	0x0800998b
 800982c:	080097dd 	.word	0x080097dd
 8009830:	080097dd 	.word	0x080097dd
 8009834:	08009961 	.word	0x08009961
 8009838:	080097dd 	.word	0x080097dd
 800983c:	080097dd 	.word	0x080097dd
 8009840:	080097dd 	.word	0x080097dd
 8009844:	080097dd 	.word	0x080097dd
 8009848:	08009919 	.word	0x08009919
 800984c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009850:	e7db      	b.n	800980a <_scanf_float+0x8e>
 8009852:	290e      	cmp	r1, #14
 8009854:	d8c2      	bhi.n	80097dc <_scanf_float+0x60>
 8009856:	a001      	add	r0, pc, #4	; (adr r0, 800985c <_scanf_float+0xe0>)
 8009858:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800985c:	0800990b 	.word	0x0800990b
 8009860:	080097dd 	.word	0x080097dd
 8009864:	0800990b 	.word	0x0800990b
 8009868:	0800999f 	.word	0x0800999f
 800986c:	080097dd 	.word	0x080097dd
 8009870:	080098b9 	.word	0x080098b9
 8009874:	080098f5 	.word	0x080098f5
 8009878:	080098f5 	.word	0x080098f5
 800987c:	080098f5 	.word	0x080098f5
 8009880:	080098f5 	.word	0x080098f5
 8009884:	080098f5 	.word	0x080098f5
 8009888:	080098f5 	.word	0x080098f5
 800988c:	080098f5 	.word	0x080098f5
 8009890:	080098f5 	.word	0x080098f5
 8009894:	080098f5 	.word	0x080098f5
 8009898:	2b6e      	cmp	r3, #110	; 0x6e
 800989a:	d809      	bhi.n	80098b0 <_scanf_float+0x134>
 800989c:	2b60      	cmp	r3, #96	; 0x60
 800989e:	d8b2      	bhi.n	8009806 <_scanf_float+0x8a>
 80098a0:	2b54      	cmp	r3, #84	; 0x54
 80098a2:	d077      	beq.n	8009994 <_scanf_float+0x218>
 80098a4:	2b59      	cmp	r3, #89	; 0x59
 80098a6:	d199      	bne.n	80097dc <_scanf_float+0x60>
 80098a8:	2d07      	cmp	r5, #7
 80098aa:	d197      	bne.n	80097dc <_scanf_float+0x60>
 80098ac:	2508      	movs	r5, #8
 80098ae:	e029      	b.n	8009904 <_scanf_float+0x188>
 80098b0:	2b74      	cmp	r3, #116	; 0x74
 80098b2:	d06f      	beq.n	8009994 <_scanf_float+0x218>
 80098b4:	2b79      	cmp	r3, #121	; 0x79
 80098b6:	e7f6      	b.n	80098a6 <_scanf_float+0x12a>
 80098b8:	6821      	ldr	r1, [r4, #0]
 80098ba:	05c8      	lsls	r0, r1, #23
 80098bc:	d51a      	bpl.n	80098f4 <_scanf_float+0x178>
 80098be:	9b02      	ldr	r3, [sp, #8]
 80098c0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80098c4:	6021      	str	r1, [r4, #0]
 80098c6:	f109 0901 	add.w	r9, r9, #1
 80098ca:	b11b      	cbz	r3, 80098d4 <_scanf_float+0x158>
 80098cc:	3b01      	subs	r3, #1
 80098ce:	3201      	adds	r2, #1
 80098d0:	9302      	str	r3, [sp, #8]
 80098d2:	60a2      	str	r2, [r4, #8]
 80098d4:	68a3      	ldr	r3, [r4, #8]
 80098d6:	3b01      	subs	r3, #1
 80098d8:	60a3      	str	r3, [r4, #8]
 80098da:	6923      	ldr	r3, [r4, #16]
 80098dc:	3301      	adds	r3, #1
 80098de:	6123      	str	r3, [r4, #16]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	3b01      	subs	r3, #1
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	607b      	str	r3, [r7, #4]
 80098e8:	f340 8084 	ble.w	80099f4 <_scanf_float+0x278>
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	3301      	adds	r3, #1
 80098f0:	603b      	str	r3, [r7, #0]
 80098f2:	e766      	b.n	80097c2 <_scanf_float+0x46>
 80098f4:	eb1a 0f05 	cmn.w	sl, r5
 80098f8:	f47f af70 	bne.w	80097dc <_scanf_float+0x60>
 80098fc:	6822      	ldr	r2, [r4, #0]
 80098fe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009902:	6022      	str	r2, [r4, #0]
 8009904:	f806 3b01 	strb.w	r3, [r6], #1
 8009908:	e7e4      	b.n	80098d4 <_scanf_float+0x158>
 800990a:	6822      	ldr	r2, [r4, #0]
 800990c:	0610      	lsls	r0, r2, #24
 800990e:	f57f af65 	bpl.w	80097dc <_scanf_float+0x60>
 8009912:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009916:	e7f4      	b.n	8009902 <_scanf_float+0x186>
 8009918:	f1ba 0f00 	cmp.w	sl, #0
 800991c:	d10e      	bne.n	800993c <_scanf_float+0x1c0>
 800991e:	f1b9 0f00 	cmp.w	r9, #0
 8009922:	d10e      	bne.n	8009942 <_scanf_float+0x1c6>
 8009924:	6822      	ldr	r2, [r4, #0]
 8009926:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800992a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800992e:	d108      	bne.n	8009942 <_scanf_float+0x1c6>
 8009930:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009934:	6022      	str	r2, [r4, #0]
 8009936:	f04f 0a01 	mov.w	sl, #1
 800993a:	e7e3      	b.n	8009904 <_scanf_float+0x188>
 800993c:	f1ba 0f02 	cmp.w	sl, #2
 8009940:	d055      	beq.n	80099ee <_scanf_float+0x272>
 8009942:	2d01      	cmp	r5, #1
 8009944:	d002      	beq.n	800994c <_scanf_float+0x1d0>
 8009946:	2d04      	cmp	r5, #4
 8009948:	f47f af48 	bne.w	80097dc <_scanf_float+0x60>
 800994c:	3501      	adds	r5, #1
 800994e:	b2ed      	uxtb	r5, r5
 8009950:	e7d8      	b.n	8009904 <_scanf_float+0x188>
 8009952:	f1ba 0f01 	cmp.w	sl, #1
 8009956:	f47f af41 	bne.w	80097dc <_scanf_float+0x60>
 800995a:	f04f 0a02 	mov.w	sl, #2
 800995e:	e7d1      	b.n	8009904 <_scanf_float+0x188>
 8009960:	b97d      	cbnz	r5, 8009982 <_scanf_float+0x206>
 8009962:	f1b9 0f00 	cmp.w	r9, #0
 8009966:	f47f af3c 	bne.w	80097e2 <_scanf_float+0x66>
 800996a:	6822      	ldr	r2, [r4, #0]
 800996c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009970:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009974:	f47f af39 	bne.w	80097ea <_scanf_float+0x6e>
 8009978:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800997c:	6022      	str	r2, [r4, #0]
 800997e:	2501      	movs	r5, #1
 8009980:	e7c0      	b.n	8009904 <_scanf_float+0x188>
 8009982:	2d03      	cmp	r5, #3
 8009984:	d0e2      	beq.n	800994c <_scanf_float+0x1d0>
 8009986:	2d05      	cmp	r5, #5
 8009988:	e7de      	b.n	8009948 <_scanf_float+0x1cc>
 800998a:	2d02      	cmp	r5, #2
 800998c:	f47f af26 	bne.w	80097dc <_scanf_float+0x60>
 8009990:	2503      	movs	r5, #3
 8009992:	e7b7      	b.n	8009904 <_scanf_float+0x188>
 8009994:	2d06      	cmp	r5, #6
 8009996:	f47f af21 	bne.w	80097dc <_scanf_float+0x60>
 800999a:	2507      	movs	r5, #7
 800999c:	e7b2      	b.n	8009904 <_scanf_float+0x188>
 800999e:	6822      	ldr	r2, [r4, #0]
 80099a0:	0591      	lsls	r1, r2, #22
 80099a2:	f57f af1b 	bpl.w	80097dc <_scanf_float+0x60>
 80099a6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80099aa:	6022      	str	r2, [r4, #0]
 80099ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80099b0:	e7a8      	b.n	8009904 <_scanf_float+0x188>
 80099b2:	6822      	ldr	r2, [r4, #0]
 80099b4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80099b8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80099bc:	d006      	beq.n	80099cc <_scanf_float+0x250>
 80099be:	0550      	lsls	r0, r2, #21
 80099c0:	f57f af0c 	bpl.w	80097dc <_scanf_float+0x60>
 80099c4:	f1b9 0f00 	cmp.w	r9, #0
 80099c8:	f43f af0f 	beq.w	80097ea <_scanf_float+0x6e>
 80099cc:	0591      	lsls	r1, r2, #22
 80099ce:	bf58      	it	pl
 80099d0:	9901      	ldrpl	r1, [sp, #4]
 80099d2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80099d6:	bf58      	it	pl
 80099d8:	eba9 0101 	subpl.w	r1, r9, r1
 80099dc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80099e0:	bf58      	it	pl
 80099e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80099e6:	6022      	str	r2, [r4, #0]
 80099e8:	f04f 0900 	mov.w	r9, #0
 80099ec:	e78a      	b.n	8009904 <_scanf_float+0x188>
 80099ee:	f04f 0a03 	mov.w	sl, #3
 80099f2:	e787      	b.n	8009904 <_scanf_float+0x188>
 80099f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80099f8:	4639      	mov	r1, r7
 80099fa:	4640      	mov	r0, r8
 80099fc:	4798      	blx	r3
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f43f aedf 	beq.w	80097c2 <_scanf_float+0x46>
 8009a04:	e6ea      	b.n	80097dc <_scanf_float+0x60>
 8009a06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009a0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009a0e:	463a      	mov	r2, r7
 8009a10:	4640      	mov	r0, r8
 8009a12:	4798      	blx	r3
 8009a14:	6923      	ldr	r3, [r4, #16]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	6123      	str	r3, [r4, #16]
 8009a1a:	e6ec      	b.n	80097f6 <_scanf_float+0x7a>
 8009a1c:	1e6b      	subs	r3, r5, #1
 8009a1e:	2b06      	cmp	r3, #6
 8009a20:	d825      	bhi.n	8009a6e <_scanf_float+0x2f2>
 8009a22:	2d02      	cmp	r5, #2
 8009a24:	d836      	bhi.n	8009a94 <_scanf_float+0x318>
 8009a26:	455e      	cmp	r6, fp
 8009a28:	f67f aee8 	bls.w	80097fc <_scanf_float+0x80>
 8009a2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009a30:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009a34:	463a      	mov	r2, r7
 8009a36:	4640      	mov	r0, r8
 8009a38:	4798      	blx	r3
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	6123      	str	r3, [r4, #16]
 8009a40:	e7f1      	b.n	8009a26 <_scanf_float+0x2aa>
 8009a42:	9802      	ldr	r0, [sp, #8]
 8009a44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009a48:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009a4c:	9002      	str	r0, [sp, #8]
 8009a4e:	463a      	mov	r2, r7
 8009a50:	4640      	mov	r0, r8
 8009a52:	4798      	blx	r3
 8009a54:	6923      	ldr	r3, [r4, #16]
 8009a56:	3b01      	subs	r3, #1
 8009a58:	6123      	str	r3, [r4, #16]
 8009a5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a5e:	fa5f fa8a 	uxtb.w	sl, sl
 8009a62:	f1ba 0f02 	cmp.w	sl, #2
 8009a66:	d1ec      	bne.n	8009a42 <_scanf_float+0x2c6>
 8009a68:	3d03      	subs	r5, #3
 8009a6a:	b2ed      	uxtb	r5, r5
 8009a6c:	1b76      	subs	r6, r6, r5
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	05da      	lsls	r2, r3, #23
 8009a72:	d52f      	bpl.n	8009ad4 <_scanf_float+0x358>
 8009a74:	055b      	lsls	r3, r3, #21
 8009a76:	d510      	bpl.n	8009a9a <_scanf_float+0x31e>
 8009a78:	455e      	cmp	r6, fp
 8009a7a:	f67f aebf 	bls.w	80097fc <_scanf_float+0x80>
 8009a7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009a82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009a86:	463a      	mov	r2, r7
 8009a88:	4640      	mov	r0, r8
 8009a8a:	4798      	blx	r3
 8009a8c:	6923      	ldr	r3, [r4, #16]
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	6123      	str	r3, [r4, #16]
 8009a92:	e7f1      	b.n	8009a78 <_scanf_float+0x2fc>
 8009a94:	46aa      	mov	sl, r5
 8009a96:	9602      	str	r6, [sp, #8]
 8009a98:	e7df      	b.n	8009a5a <_scanf_float+0x2de>
 8009a9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009a9e:	6923      	ldr	r3, [r4, #16]
 8009aa0:	2965      	cmp	r1, #101	; 0x65
 8009aa2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009aa6:	f106 35ff 	add.w	r5, r6, #4294967295
 8009aaa:	6123      	str	r3, [r4, #16]
 8009aac:	d00c      	beq.n	8009ac8 <_scanf_float+0x34c>
 8009aae:	2945      	cmp	r1, #69	; 0x45
 8009ab0:	d00a      	beq.n	8009ac8 <_scanf_float+0x34c>
 8009ab2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ab6:	463a      	mov	r2, r7
 8009ab8:	4640      	mov	r0, r8
 8009aba:	4798      	blx	r3
 8009abc:	6923      	ldr	r3, [r4, #16]
 8009abe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	1eb5      	subs	r5, r6, #2
 8009ac6:	6123      	str	r3, [r4, #16]
 8009ac8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009acc:	463a      	mov	r2, r7
 8009ace:	4640      	mov	r0, r8
 8009ad0:	4798      	blx	r3
 8009ad2:	462e      	mov	r6, r5
 8009ad4:	6825      	ldr	r5, [r4, #0]
 8009ad6:	f015 0510 	ands.w	r5, r5, #16
 8009ada:	d158      	bne.n	8009b8e <_scanf_float+0x412>
 8009adc:	7035      	strb	r5, [r6, #0]
 8009ade:	6823      	ldr	r3, [r4, #0]
 8009ae0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ae8:	d11c      	bne.n	8009b24 <_scanf_float+0x3a8>
 8009aea:	9b01      	ldr	r3, [sp, #4]
 8009aec:	454b      	cmp	r3, r9
 8009aee:	eba3 0209 	sub.w	r2, r3, r9
 8009af2:	d124      	bne.n	8009b3e <_scanf_float+0x3c2>
 8009af4:	2200      	movs	r2, #0
 8009af6:	4659      	mov	r1, fp
 8009af8:	4640      	mov	r0, r8
 8009afa:	f002 fc65 	bl	800c3c8 <_strtod_r>
 8009afe:	9b03      	ldr	r3, [sp, #12]
 8009b00:	6821      	ldr	r1, [r4, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f011 0f02 	tst.w	r1, #2
 8009b08:	ec57 6b10 	vmov	r6, r7, d0
 8009b0c:	f103 0204 	add.w	r2, r3, #4
 8009b10:	d020      	beq.n	8009b54 <_scanf_float+0x3d8>
 8009b12:	9903      	ldr	r1, [sp, #12]
 8009b14:	600a      	str	r2, [r1, #0]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	e9c3 6700 	strd	r6, r7, [r3]
 8009b1c:	68e3      	ldr	r3, [r4, #12]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	60e3      	str	r3, [r4, #12]
 8009b22:	e66c      	b.n	80097fe <_scanf_float+0x82>
 8009b24:	9b04      	ldr	r3, [sp, #16]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d0e4      	beq.n	8009af4 <_scanf_float+0x378>
 8009b2a:	9905      	ldr	r1, [sp, #20]
 8009b2c:	230a      	movs	r3, #10
 8009b2e:	462a      	mov	r2, r5
 8009b30:	3101      	adds	r1, #1
 8009b32:	4640      	mov	r0, r8
 8009b34:	f002 fcd0 	bl	800c4d8 <_strtol_r>
 8009b38:	9b04      	ldr	r3, [sp, #16]
 8009b3a:	9e05      	ldr	r6, [sp, #20]
 8009b3c:	1ac2      	subs	r2, r0, r3
 8009b3e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009b42:	429e      	cmp	r6, r3
 8009b44:	bf28      	it	cs
 8009b46:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009b4a:	4912      	ldr	r1, [pc, #72]	; (8009b94 <_scanf_float+0x418>)
 8009b4c:	4630      	mov	r0, r6
 8009b4e:	f000 f91b 	bl	8009d88 <siprintf>
 8009b52:	e7cf      	b.n	8009af4 <_scanf_float+0x378>
 8009b54:	f011 0f04 	tst.w	r1, #4
 8009b58:	9903      	ldr	r1, [sp, #12]
 8009b5a:	600a      	str	r2, [r1, #0]
 8009b5c:	d1db      	bne.n	8009b16 <_scanf_float+0x39a>
 8009b5e:	f8d3 8000 	ldr.w	r8, [r3]
 8009b62:	ee10 2a10 	vmov	r2, s0
 8009b66:	ee10 0a10 	vmov	r0, s0
 8009b6a:	463b      	mov	r3, r7
 8009b6c:	4639      	mov	r1, r7
 8009b6e:	f7f7 f80d 	bl	8000b8c <__aeabi_dcmpun>
 8009b72:	b128      	cbz	r0, 8009b80 <_scanf_float+0x404>
 8009b74:	4808      	ldr	r0, [pc, #32]	; (8009b98 <_scanf_float+0x41c>)
 8009b76:	f000 f9eb 	bl	8009f50 <nanf>
 8009b7a:	ed88 0a00 	vstr	s0, [r8]
 8009b7e:	e7cd      	b.n	8009b1c <_scanf_float+0x3a0>
 8009b80:	4630      	mov	r0, r6
 8009b82:	4639      	mov	r1, r7
 8009b84:	f7f7 f860 	bl	8000c48 <__aeabi_d2f>
 8009b88:	f8c8 0000 	str.w	r0, [r8]
 8009b8c:	e7c6      	b.n	8009b1c <_scanf_float+0x3a0>
 8009b8e:	2500      	movs	r5, #0
 8009b90:	e635      	b.n	80097fe <_scanf_float+0x82>
 8009b92:	bf00      	nop
 8009b94:	0800d780 	.word	0x0800d780
 8009b98:	0800db15 	.word	0x0800db15

08009b9c <std>:
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	b510      	push	{r4, lr}
 8009ba0:	4604      	mov	r4, r0
 8009ba2:	e9c0 3300 	strd	r3, r3, [r0]
 8009ba6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009baa:	6083      	str	r3, [r0, #8]
 8009bac:	8181      	strh	r1, [r0, #12]
 8009bae:	6643      	str	r3, [r0, #100]	; 0x64
 8009bb0:	81c2      	strh	r2, [r0, #14]
 8009bb2:	6183      	str	r3, [r0, #24]
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	2208      	movs	r2, #8
 8009bb8:	305c      	adds	r0, #92	; 0x5c
 8009bba:	f000 f948 	bl	8009e4e <memset>
 8009bbe:	4b0d      	ldr	r3, [pc, #52]	; (8009bf4 <std+0x58>)
 8009bc0:	6263      	str	r3, [r4, #36]	; 0x24
 8009bc2:	4b0d      	ldr	r3, [pc, #52]	; (8009bf8 <std+0x5c>)
 8009bc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009bc6:	4b0d      	ldr	r3, [pc, #52]	; (8009bfc <std+0x60>)
 8009bc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009bca:	4b0d      	ldr	r3, [pc, #52]	; (8009c00 <std+0x64>)
 8009bcc:	6323      	str	r3, [r4, #48]	; 0x30
 8009bce:	4b0d      	ldr	r3, [pc, #52]	; (8009c04 <std+0x68>)
 8009bd0:	6224      	str	r4, [r4, #32]
 8009bd2:	429c      	cmp	r4, r3
 8009bd4:	d006      	beq.n	8009be4 <std+0x48>
 8009bd6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009bda:	4294      	cmp	r4, r2
 8009bdc:	d002      	beq.n	8009be4 <std+0x48>
 8009bde:	33d0      	adds	r3, #208	; 0xd0
 8009be0:	429c      	cmp	r4, r3
 8009be2:	d105      	bne.n	8009bf0 <std+0x54>
 8009be4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bec:	f000 b9ac 	b.w	8009f48 <__retarget_lock_init_recursive>
 8009bf0:	bd10      	pop	{r4, pc}
 8009bf2:	bf00      	nop
 8009bf4:	08009dc9 	.word	0x08009dc9
 8009bf8:	08009deb 	.word	0x08009deb
 8009bfc:	08009e23 	.word	0x08009e23
 8009c00:	08009e47 	.word	0x08009e47
 8009c04:	20000be0 	.word	0x20000be0

08009c08 <stdio_exit_handler>:
 8009c08:	4a02      	ldr	r2, [pc, #8]	; (8009c14 <stdio_exit_handler+0xc>)
 8009c0a:	4903      	ldr	r1, [pc, #12]	; (8009c18 <stdio_exit_handler+0x10>)
 8009c0c:	4803      	ldr	r0, [pc, #12]	; (8009c1c <stdio_exit_handler+0x14>)
 8009c0e:	f000 b869 	b.w	8009ce4 <_fwalk_sglue>
 8009c12:	bf00      	nop
 8009c14:	20000070 	.word	0x20000070
 8009c18:	0800c899 	.word	0x0800c899
 8009c1c:	2000007c 	.word	0x2000007c

08009c20 <cleanup_stdio>:
 8009c20:	6841      	ldr	r1, [r0, #4]
 8009c22:	4b0c      	ldr	r3, [pc, #48]	; (8009c54 <cleanup_stdio+0x34>)
 8009c24:	4299      	cmp	r1, r3
 8009c26:	b510      	push	{r4, lr}
 8009c28:	4604      	mov	r4, r0
 8009c2a:	d001      	beq.n	8009c30 <cleanup_stdio+0x10>
 8009c2c:	f002 fe34 	bl	800c898 <_fflush_r>
 8009c30:	68a1      	ldr	r1, [r4, #8]
 8009c32:	4b09      	ldr	r3, [pc, #36]	; (8009c58 <cleanup_stdio+0x38>)
 8009c34:	4299      	cmp	r1, r3
 8009c36:	d002      	beq.n	8009c3e <cleanup_stdio+0x1e>
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f002 fe2d 	bl	800c898 <_fflush_r>
 8009c3e:	68e1      	ldr	r1, [r4, #12]
 8009c40:	4b06      	ldr	r3, [pc, #24]	; (8009c5c <cleanup_stdio+0x3c>)
 8009c42:	4299      	cmp	r1, r3
 8009c44:	d004      	beq.n	8009c50 <cleanup_stdio+0x30>
 8009c46:	4620      	mov	r0, r4
 8009c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c4c:	f002 be24 	b.w	800c898 <_fflush_r>
 8009c50:	bd10      	pop	{r4, pc}
 8009c52:	bf00      	nop
 8009c54:	20000be0 	.word	0x20000be0
 8009c58:	20000c48 	.word	0x20000c48
 8009c5c:	20000cb0 	.word	0x20000cb0

08009c60 <global_stdio_init.part.0>:
 8009c60:	b510      	push	{r4, lr}
 8009c62:	4b0b      	ldr	r3, [pc, #44]	; (8009c90 <global_stdio_init.part.0+0x30>)
 8009c64:	4c0b      	ldr	r4, [pc, #44]	; (8009c94 <global_stdio_init.part.0+0x34>)
 8009c66:	4a0c      	ldr	r2, [pc, #48]	; (8009c98 <global_stdio_init.part.0+0x38>)
 8009c68:	601a      	str	r2, [r3, #0]
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	2104      	movs	r1, #4
 8009c70:	f7ff ff94 	bl	8009b9c <std>
 8009c74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009c78:	2201      	movs	r2, #1
 8009c7a:	2109      	movs	r1, #9
 8009c7c:	f7ff ff8e 	bl	8009b9c <std>
 8009c80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009c84:	2202      	movs	r2, #2
 8009c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c8a:	2112      	movs	r1, #18
 8009c8c:	f7ff bf86 	b.w	8009b9c <std>
 8009c90:	20000d18 	.word	0x20000d18
 8009c94:	20000be0 	.word	0x20000be0
 8009c98:	08009c09 	.word	0x08009c09

08009c9c <__sfp_lock_acquire>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	; (8009ca4 <__sfp_lock_acquire+0x8>)
 8009c9e:	f000 b954 	b.w	8009f4a <__retarget_lock_acquire_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	20000d21 	.word	0x20000d21

08009ca8 <__sfp_lock_release>:
 8009ca8:	4801      	ldr	r0, [pc, #4]	; (8009cb0 <__sfp_lock_release+0x8>)
 8009caa:	f000 b94f 	b.w	8009f4c <__retarget_lock_release_recursive>
 8009cae:	bf00      	nop
 8009cb0:	20000d21 	.word	0x20000d21

08009cb4 <__sinit>:
 8009cb4:	b510      	push	{r4, lr}
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	f7ff fff0 	bl	8009c9c <__sfp_lock_acquire>
 8009cbc:	6a23      	ldr	r3, [r4, #32]
 8009cbe:	b11b      	cbz	r3, 8009cc8 <__sinit+0x14>
 8009cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cc4:	f7ff bff0 	b.w	8009ca8 <__sfp_lock_release>
 8009cc8:	4b04      	ldr	r3, [pc, #16]	; (8009cdc <__sinit+0x28>)
 8009cca:	6223      	str	r3, [r4, #32]
 8009ccc:	4b04      	ldr	r3, [pc, #16]	; (8009ce0 <__sinit+0x2c>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1f5      	bne.n	8009cc0 <__sinit+0xc>
 8009cd4:	f7ff ffc4 	bl	8009c60 <global_stdio_init.part.0>
 8009cd8:	e7f2      	b.n	8009cc0 <__sinit+0xc>
 8009cda:	bf00      	nop
 8009cdc:	08009c21 	.word	0x08009c21
 8009ce0:	20000d18 	.word	0x20000d18

08009ce4 <_fwalk_sglue>:
 8009ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ce8:	4607      	mov	r7, r0
 8009cea:	4688      	mov	r8, r1
 8009cec:	4614      	mov	r4, r2
 8009cee:	2600      	movs	r6, #0
 8009cf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009cf4:	f1b9 0901 	subs.w	r9, r9, #1
 8009cf8:	d505      	bpl.n	8009d06 <_fwalk_sglue+0x22>
 8009cfa:	6824      	ldr	r4, [r4, #0]
 8009cfc:	2c00      	cmp	r4, #0
 8009cfe:	d1f7      	bne.n	8009cf0 <_fwalk_sglue+0xc>
 8009d00:	4630      	mov	r0, r6
 8009d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d06:	89ab      	ldrh	r3, [r5, #12]
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d907      	bls.n	8009d1c <_fwalk_sglue+0x38>
 8009d0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d10:	3301      	adds	r3, #1
 8009d12:	d003      	beq.n	8009d1c <_fwalk_sglue+0x38>
 8009d14:	4629      	mov	r1, r5
 8009d16:	4638      	mov	r0, r7
 8009d18:	47c0      	blx	r8
 8009d1a:	4306      	orrs	r6, r0
 8009d1c:	3568      	adds	r5, #104	; 0x68
 8009d1e:	e7e9      	b.n	8009cf4 <_fwalk_sglue+0x10>

08009d20 <sniprintf>:
 8009d20:	b40c      	push	{r2, r3}
 8009d22:	b530      	push	{r4, r5, lr}
 8009d24:	4b17      	ldr	r3, [pc, #92]	; (8009d84 <sniprintf+0x64>)
 8009d26:	1e0c      	subs	r4, r1, #0
 8009d28:	681d      	ldr	r5, [r3, #0]
 8009d2a:	b09d      	sub	sp, #116	; 0x74
 8009d2c:	da08      	bge.n	8009d40 <sniprintf+0x20>
 8009d2e:	238b      	movs	r3, #139	; 0x8b
 8009d30:	602b      	str	r3, [r5, #0]
 8009d32:	f04f 30ff 	mov.w	r0, #4294967295
 8009d36:	b01d      	add	sp, #116	; 0x74
 8009d38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d3c:	b002      	add	sp, #8
 8009d3e:	4770      	bx	lr
 8009d40:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009d44:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d48:	bf14      	ite	ne
 8009d4a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009d4e:	4623      	moveq	r3, r4
 8009d50:	9304      	str	r3, [sp, #16]
 8009d52:	9307      	str	r3, [sp, #28]
 8009d54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d58:	9002      	str	r0, [sp, #8]
 8009d5a:	9006      	str	r0, [sp, #24]
 8009d5c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d60:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d62:	ab21      	add	r3, sp, #132	; 0x84
 8009d64:	a902      	add	r1, sp, #8
 8009d66:	4628      	mov	r0, r5
 8009d68:	9301      	str	r3, [sp, #4]
 8009d6a:	f002 fc11 	bl	800c590 <_svfiprintf_r>
 8009d6e:	1c43      	adds	r3, r0, #1
 8009d70:	bfbc      	itt	lt
 8009d72:	238b      	movlt	r3, #139	; 0x8b
 8009d74:	602b      	strlt	r3, [r5, #0]
 8009d76:	2c00      	cmp	r4, #0
 8009d78:	d0dd      	beq.n	8009d36 <sniprintf+0x16>
 8009d7a:	9b02      	ldr	r3, [sp, #8]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	701a      	strb	r2, [r3, #0]
 8009d80:	e7d9      	b.n	8009d36 <sniprintf+0x16>
 8009d82:	bf00      	nop
 8009d84:	200000c8 	.word	0x200000c8

08009d88 <siprintf>:
 8009d88:	b40e      	push	{r1, r2, r3}
 8009d8a:	b500      	push	{lr}
 8009d8c:	b09c      	sub	sp, #112	; 0x70
 8009d8e:	ab1d      	add	r3, sp, #116	; 0x74
 8009d90:	9002      	str	r0, [sp, #8]
 8009d92:	9006      	str	r0, [sp, #24]
 8009d94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009d98:	4809      	ldr	r0, [pc, #36]	; (8009dc0 <siprintf+0x38>)
 8009d9a:	9107      	str	r1, [sp, #28]
 8009d9c:	9104      	str	r1, [sp, #16]
 8009d9e:	4909      	ldr	r1, [pc, #36]	; (8009dc4 <siprintf+0x3c>)
 8009da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009da4:	9105      	str	r1, [sp, #20]
 8009da6:	6800      	ldr	r0, [r0, #0]
 8009da8:	9301      	str	r3, [sp, #4]
 8009daa:	a902      	add	r1, sp, #8
 8009dac:	f002 fbf0 	bl	800c590 <_svfiprintf_r>
 8009db0:	9b02      	ldr	r3, [sp, #8]
 8009db2:	2200      	movs	r2, #0
 8009db4:	701a      	strb	r2, [r3, #0]
 8009db6:	b01c      	add	sp, #112	; 0x70
 8009db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dbc:	b003      	add	sp, #12
 8009dbe:	4770      	bx	lr
 8009dc0:	200000c8 	.word	0x200000c8
 8009dc4:	ffff0208 	.word	0xffff0208

08009dc8 <__sread>:
 8009dc8:	b510      	push	{r4, lr}
 8009dca:	460c      	mov	r4, r1
 8009dcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dd0:	f000 f86c 	bl	8009eac <_read_r>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	bfab      	itete	ge
 8009dd8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009dda:	89a3      	ldrhlt	r3, [r4, #12]
 8009ddc:	181b      	addge	r3, r3, r0
 8009dde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009de2:	bfac      	ite	ge
 8009de4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009de6:	81a3      	strhlt	r3, [r4, #12]
 8009de8:	bd10      	pop	{r4, pc}

08009dea <__swrite>:
 8009dea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dee:	461f      	mov	r7, r3
 8009df0:	898b      	ldrh	r3, [r1, #12]
 8009df2:	05db      	lsls	r3, r3, #23
 8009df4:	4605      	mov	r5, r0
 8009df6:	460c      	mov	r4, r1
 8009df8:	4616      	mov	r6, r2
 8009dfa:	d505      	bpl.n	8009e08 <__swrite+0x1e>
 8009dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e00:	2302      	movs	r3, #2
 8009e02:	2200      	movs	r2, #0
 8009e04:	f000 f840 	bl	8009e88 <_lseek_r>
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e12:	81a3      	strh	r3, [r4, #12]
 8009e14:	4632      	mov	r2, r6
 8009e16:	463b      	mov	r3, r7
 8009e18:	4628      	mov	r0, r5
 8009e1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e1e:	f000 b857 	b.w	8009ed0 <_write_r>

08009e22 <__sseek>:
 8009e22:	b510      	push	{r4, lr}
 8009e24:	460c      	mov	r4, r1
 8009e26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e2a:	f000 f82d 	bl	8009e88 <_lseek_r>
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	89a3      	ldrh	r3, [r4, #12]
 8009e32:	bf15      	itete	ne
 8009e34:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e3e:	81a3      	strheq	r3, [r4, #12]
 8009e40:	bf18      	it	ne
 8009e42:	81a3      	strhne	r3, [r4, #12]
 8009e44:	bd10      	pop	{r4, pc}

08009e46 <__sclose>:
 8009e46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4a:	f000 b80d 	b.w	8009e68 <_close_r>

08009e4e <memset>:
 8009e4e:	4402      	add	r2, r0
 8009e50:	4603      	mov	r3, r0
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d100      	bne.n	8009e58 <memset+0xa>
 8009e56:	4770      	bx	lr
 8009e58:	f803 1b01 	strb.w	r1, [r3], #1
 8009e5c:	e7f9      	b.n	8009e52 <memset+0x4>
	...

08009e60 <_localeconv_r>:
 8009e60:	4800      	ldr	r0, [pc, #0]	; (8009e64 <_localeconv_r+0x4>)
 8009e62:	4770      	bx	lr
 8009e64:	200001bc 	.word	0x200001bc

08009e68 <_close_r>:
 8009e68:	b538      	push	{r3, r4, r5, lr}
 8009e6a:	4d06      	ldr	r5, [pc, #24]	; (8009e84 <_close_r+0x1c>)
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	4604      	mov	r4, r0
 8009e70:	4608      	mov	r0, r1
 8009e72:	602b      	str	r3, [r5, #0]
 8009e74:	f7f7 ff61 	bl	8001d3a <_close>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d102      	bne.n	8009e82 <_close_r+0x1a>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	b103      	cbz	r3, 8009e82 <_close_r+0x1a>
 8009e80:	6023      	str	r3, [r4, #0]
 8009e82:	bd38      	pop	{r3, r4, r5, pc}
 8009e84:	20000d1c 	.word	0x20000d1c

08009e88 <_lseek_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4d07      	ldr	r5, [pc, #28]	; (8009ea8 <_lseek_r+0x20>)
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	4608      	mov	r0, r1
 8009e90:	4611      	mov	r1, r2
 8009e92:	2200      	movs	r2, #0
 8009e94:	602a      	str	r2, [r5, #0]
 8009e96:	461a      	mov	r2, r3
 8009e98:	f7f7 ff76 	bl	8001d88 <_lseek>
 8009e9c:	1c43      	adds	r3, r0, #1
 8009e9e:	d102      	bne.n	8009ea6 <_lseek_r+0x1e>
 8009ea0:	682b      	ldr	r3, [r5, #0]
 8009ea2:	b103      	cbz	r3, 8009ea6 <_lseek_r+0x1e>
 8009ea4:	6023      	str	r3, [r4, #0]
 8009ea6:	bd38      	pop	{r3, r4, r5, pc}
 8009ea8:	20000d1c 	.word	0x20000d1c

08009eac <_read_r>:
 8009eac:	b538      	push	{r3, r4, r5, lr}
 8009eae:	4d07      	ldr	r5, [pc, #28]	; (8009ecc <_read_r+0x20>)
 8009eb0:	4604      	mov	r4, r0
 8009eb2:	4608      	mov	r0, r1
 8009eb4:	4611      	mov	r1, r2
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	602a      	str	r2, [r5, #0]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	f7f7 ff04 	bl	8001cc8 <_read>
 8009ec0:	1c43      	adds	r3, r0, #1
 8009ec2:	d102      	bne.n	8009eca <_read_r+0x1e>
 8009ec4:	682b      	ldr	r3, [r5, #0]
 8009ec6:	b103      	cbz	r3, 8009eca <_read_r+0x1e>
 8009ec8:	6023      	str	r3, [r4, #0]
 8009eca:	bd38      	pop	{r3, r4, r5, pc}
 8009ecc:	20000d1c 	.word	0x20000d1c

08009ed0 <_write_r>:
 8009ed0:	b538      	push	{r3, r4, r5, lr}
 8009ed2:	4d07      	ldr	r5, [pc, #28]	; (8009ef0 <_write_r+0x20>)
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	4608      	mov	r0, r1
 8009ed8:	4611      	mov	r1, r2
 8009eda:	2200      	movs	r2, #0
 8009edc:	602a      	str	r2, [r5, #0]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	f7f7 ff0f 	bl	8001d02 <_write>
 8009ee4:	1c43      	adds	r3, r0, #1
 8009ee6:	d102      	bne.n	8009eee <_write_r+0x1e>
 8009ee8:	682b      	ldr	r3, [r5, #0]
 8009eea:	b103      	cbz	r3, 8009eee <_write_r+0x1e>
 8009eec:	6023      	str	r3, [r4, #0]
 8009eee:	bd38      	pop	{r3, r4, r5, pc}
 8009ef0:	20000d1c 	.word	0x20000d1c

08009ef4 <__errno>:
 8009ef4:	4b01      	ldr	r3, [pc, #4]	; (8009efc <__errno+0x8>)
 8009ef6:	6818      	ldr	r0, [r3, #0]
 8009ef8:	4770      	bx	lr
 8009efa:	bf00      	nop
 8009efc:	200000c8 	.word	0x200000c8

08009f00 <__libc_init_array>:
 8009f00:	b570      	push	{r4, r5, r6, lr}
 8009f02:	4d0d      	ldr	r5, [pc, #52]	; (8009f38 <__libc_init_array+0x38>)
 8009f04:	4c0d      	ldr	r4, [pc, #52]	; (8009f3c <__libc_init_array+0x3c>)
 8009f06:	1b64      	subs	r4, r4, r5
 8009f08:	10a4      	asrs	r4, r4, #2
 8009f0a:	2600      	movs	r6, #0
 8009f0c:	42a6      	cmp	r6, r4
 8009f0e:	d109      	bne.n	8009f24 <__libc_init_array+0x24>
 8009f10:	4d0b      	ldr	r5, [pc, #44]	; (8009f40 <__libc_init_array+0x40>)
 8009f12:	4c0c      	ldr	r4, [pc, #48]	; (8009f44 <__libc_init_array+0x44>)
 8009f14:	f003 fbd8 	bl	800d6c8 <_init>
 8009f18:	1b64      	subs	r4, r4, r5
 8009f1a:	10a4      	asrs	r4, r4, #2
 8009f1c:	2600      	movs	r6, #0
 8009f1e:	42a6      	cmp	r6, r4
 8009f20:	d105      	bne.n	8009f2e <__libc_init_array+0x2e>
 8009f22:	bd70      	pop	{r4, r5, r6, pc}
 8009f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f28:	4798      	blx	r3
 8009f2a:	3601      	adds	r6, #1
 8009f2c:	e7ee      	b.n	8009f0c <__libc_init_array+0xc>
 8009f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f32:	4798      	blx	r3
 8009f34:	3601      	adds	r6, #1
 8009f36:	e7f2      	b.n	8009f1e <__libc_init_array+0x1e>
 8009f38:	0800db80 	.word	0x0800db80
 8009f3c:	0800db80 	.word	0x0800db80
 8009f40:	0800db80 	.word	0x0800db80
 8009f44:	0800db84 	.word	0x0800db84

08009f48 <__retarget_lock_init_recursive>:
 8009f48:	4770      	bx	lr

08009f4a <__retarget_lock_acquire_recursive>:
 8009f4a:	4770      	bx	lr

08009f4c <__retarget_lock_release_recursive>:
 8009f4c:	4770      	bx	lr
	...

08009f50 <nanf>:
 8009f50:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009f58 <nanf+0x8>
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop
 8009f58:	7fc00000 	.word	0x7fc00000

08009f5c <quorem>:
 8009f5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f60:	6903      	ldr	r3, [r0, #16]
 8009f62:	690c      	ldr	r4, [r1, #16]
 8009f64:	42a3      	cmp	r3, r4
 8009f66:	4607      	mov	r7, r0
 8009f68:	db7e      	blt.n	800a068 <quorem+0x10c>
 8009f6a:	3c01      	subs	r4, #1
 8009f6c:	f101 0814 	add.w	r8, r1, #20
 8009f70:	f100 0514 	add.w	r5, r0, #20
 8009f74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f78:	9301      	str	r3, [sp, #4]
 8009f7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f82:	3301      	adds	r3, #1
 8009f84:	429a      	cmp	r2, r3
 8009f86:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f8e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f92:	d331      	bcc.n	8009ff8 <quorem+0x9c>
 8009f94:	f04f 0e00 	mov.w	lr, #0
 8009f98:	4640      	mov	r0, r8
 8009f9a:	46ac      	mov	ip, r5
 8009f9c:	46f2      	mov	sl, lr
 8009f9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fa2:	b293      	uxth	r3, r2
 8009fa4:	fb06 e303 	mla	r3, r6, r3, lr
 8009fa8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fac:	0c1a      	lsrs	r2, r3, #16
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	ebaa 0303 	sub.w	r3, sl, r3
 8009fb4:	f8dc a000 	ldr.w	sl, [ip]
 8009fb8:	fa13 f38a 	uxtah	r3, r3, sl
 8009fbc:	fb06 220e 	mla	r2, r6, lr, r2
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	9b00      	ldr	r3, [sp, #0]
 8009fc4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fc8:	b292      	uxth	r2, r2
 8009fca:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009fce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fd2:	f8bd 3000 	ldrh.w	r3, [sp]
 8009fd6:	4581      	cmp	r9, r0
 8009fd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fdc:	f84c 3b04 	str.w	r3, [ip], #4
 8009fe0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009fe4:	d2db      	bcs.n	8009f9e <quorem+0x42>
 8009fe6:	f855 300b 	ldr.w	r3, [r5, fp]
 8009fea:	b92b      	cbnz	r3, 8009ff8 <quorem+0x9c>
 8009fec:	9b01      	ldr	r3, [sp, #4]
 8009fee:	3b04      	subs	r3, #4
 8009ff0:	429d      	cmp	r5, r3
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	d32c      	bcc.n	800a050 <quorem+0xf4>
 8009ff6:	613c      	str	r4, [r7, #16]
 8009ff8:	4638      	mov	r0, r7
 8009ffa:	f001 f9f1 	bl	800b3e0 <__mcmp>
 8009ffe:	2800      	cmp	r0, #0
 800a000:	db22      	blt.n	800a048 <quorem+0xec>
 800a002:	3601      	adds	r6, #1
 800a004:	4629      	mov	r1, r5
 800a006:	2000      	movs	r0, #0
 800a008:	f858 2b04 	ldr.w	r2, [r8], #4
 800a00c:	f8d1 c000 	ldr.w	ip, [r1]
 800a010:	b293      	uxth	r3, r2
 800a012:	1ac3      	subs	r3, r0, r3
 800a014:	0c12      	lsrs	r2, r2, #16
 800a016:	fa13 f38c 	uxtah	r3, r3, ip
 800a01a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a01e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a022:	b29b      	uxth	r3, r3
 800a024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a028:	45c1      	cmp	r9, r8
 800a02a:	f841 3b04 	str.w	r3, [r1], #4
 800a02e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a032:	d2e9      	bcs.n	800a008 <quorem+0xac>
 800a034:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a038:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a03c:	b922      	cbnz	r2, 800a048 <quorem+0xec>
 800a03e:	3b04      	subs	r3, #4
 800a040:	429d      	cmp	r5, r3
 800a042:	461a      	mov	r2, r3
 800a044:	d30a      	bcc.n	800a05c <quorem+0x100>
 800a046:	613c      	str	r4, [r7, #16]
 800a048:	4630      	mov	r0, r6
 800a04a:	b003      	add	sp, #12
 800a04c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a050:	6812      	ldr	r2, [r2, #0]
 800a052:	3b04      	subs	r3, #4
 800a054:	2a00      	cmp	r2, #0
 800a056:	d1ce      	bne.n	8009ff6 <quorem+0x9a>
 800a058:	3c01      	subs	r4, #1
 800a05a:	e7c9      	b.n	8009ff0 <quorem+0x94>
 800a05c:	6812      	ldr	r2, [r2, #0]
 800a05e:	3b04      	subs	r3, #4
 800a060:	2a00      	cmp	r2, #0
 800a062:	d1f0      	bne.n	800a046 <quorem+0xea>
 800a064:	3c01      	subs	r4, #1
 800a066:	e7eb      	b.n	800a040 <quorem+0xe4>
 800a068:	2000      	movs	r0, #0
 800a06a:	e7ee      	b.n	800a04a <quorem+0xee>
 800a06c:	0000      	movs	r0, r0
	...

0800a070 <_dtoa_r>:
 800a070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a074:	ed2d 8b04 	vpush	{d8-d9}
 800a078:	69c5      	ldr	r5, [r0, #28]
 800a07a:	b093      	sub	sp, #76	; 0x4c
 800a07c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a080:	ec57 6b10 	vmov	r6, r7, d0
 800a084:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a088:	9107      	str	r1, [sp, #28]
 800a08a:	4604      	mov	r4, r0
 800a08c:	920a      	str	r2, [sp, #40]	; 0x28
 800a08e:	930d      	str	r3, [sp, #52]	; 0x34
 800a090:	b975      	cbnz	r5, 800a0b0 <_dtoa_r+0x40>
 800a092:	2010      	movs	r0, #16
 800a094:	f000 fe2a 	bl	800acec <malloc>
 800a098:	4602      	mov	r2, r0
 800a09a:	61e0      	str	r0, [r4, #28]
 800a09c:	b920      	cbnz	r0, 800a0a8 <_dtoa_r+0x38>
 800a09e:	4bae      	ldr	r3, [pc, #696]	; (800a358 <_dtoa_r+0x2e8>)
 800a0a0:	21ef      	movs	r1, #239	; 0xef
 800a0a2:	48ae      	ldr	r0, [pc, #696]	; (800a35c <_dtoa_r+0x2ec>)
 800a0a4:	f002 fc74 	bl	800c990 <__assert_func>
 800a0a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a0ac:	6005      	str	r5, [r0, #0]
 800a0ae:	60c5      	str	r5, [r0, #12]
 800a0b0:	69e3      	ldr	r3, [r4, #28]
 800a0b2:	6819      	ldr	r1, [r3, #0]
 800a0b4:	b151      	cbz	r1, 800a0cc <_dtoa_r+0x5c>
 800a0b6:	685a      	ldr	r2, [r3, #4]
 800a0b8:	604a      	str	r2, [r1, #4]
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	4093      	lsls	r3, r2
 800a0be:	608b      	str	r3, [r1, #8]
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f000 ff07 	bl	800aed4 <_Bfree>
 800a0c6:	69e3      	ldr	r3, [r4, #28]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	601a      	str	r2, [r3, #0]
 800a0cc:	1e3b      	subs	r3, r7, #0
 800a0ce:	bfbb      	ittet	lt
 800a0d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a0d4:	9303      	strlt	r3, [sp, #12]
 800a0d6:	2300      	movge	r3, #0
 800a0d8:	2201      	movlt	r2, #1
 800a0da:	bfac      	ite	ge
 800a0dc:	f8c8 3000 	strge.w	r3, [r8]
 800a0e0:	f8c8 2000 	strlt.w	r2, [r8]
 800a0e4:	4b9e      	ldr	r3, [pc, #632]	; (800a360 <_dtoa_r+0x2f0>)
 800a0e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a0ea:	ea33 0308 	bics.w	r3, r3, r8
 800a0ee:	d11b      	bne.n	800a128 <_dtoa_r+0xb8>
 800a0f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a0f2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0f6:	6013      	str	r3, [r2, #0]
 800a0f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a0fc:	4333      	orrs	r3, r6
 800a0fe:	f000 8593 	beq.w	800ac28 <_dtoa_r+0xbb8>
 800a102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a104:	b963      	cbnz	r3, 800a120 <_dtoa_r+0xb0>
 800a106:	4b97      	ldr	r3, [pc, #604]	; (800a364 <_dtoa_r+0x2f4>)
 800a108:	e027      	b.n	800a15a <_dtoa_r+0xea>
 800a10a:	4b97      	ldr	r3, [pc, #604]	; (800a368 <_dtoa_r+0x2f8>)
 800a10c:	9300      	str	r3, [sp, #0]
 800a10e:	3308      	adds	r3, #8
 800a110:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a112:	6013      	str	r3, [r2, #0]
 800a114:	9800      	ldr	r0, [sp, #0]
 800a116:	b013      	add	sp, #76	; 0x4c
 800a118:	ecbd 8b04 	vpop	{d8-d9}
 800a11c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a120:	4b90      	ldr	r3, [pc, #576]	; (800a364 <_dtoa_r+0x2f4>)
 800a122:	9300      	str	r3, [sp, #0]
 800a124:	3303      	adds	r3, #3
 800a126:	e7f3      	b.n	800a110 <_dtoa_r+0xa0>
 800a128:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a12c:	2200      	movs	r2, #0
 800a12e:	ec51 0b17 	vmov	r0, r1, d7
 800a132:	eeb0 8a47 	vmov.f32	s16, s14
 800a136:	eef0 8a67 	vmov.f32	s17, s15
 800a13a:	2300      	movs	r3, #0
 800a13c:	f7f6 fcf4 	bl	8000b28 <__aeabi_dcmpeq>
 800a140:	4681      	mov	r9, r0
 800a142:	b160      	cbz	r0, 800a15e <_dtoa_r+0xee>
 800a144:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a146:	2301      	movs	r3, #1
 800a148:	6013      	str	r3, [r2, #0]
 800a14a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	f000 8568 	beq.w	800ac22 <_dtoa_r+0xbb2>
 800a152:	4b86      	ldr	r3, [pc, #536]	; (800a36c <_dtoa_r+0x2fc>)
 800a154:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a156:	6013      	str	r3, [r2, #0]
 800a158:	3b01      	subs	r3, #1
 800a15a:	9300      	str	r3, [sp, #0]
 800a15c:	e7da      	b.n	800a114 <_dtoa_r+0xa4>
 800a15e:	aa10      	add	r2, sp, #64	; 0x40
 800a160:	a911      	add	r1, sp, #68	; 0x44
 800a162:	4620      	mov	r0, r4
 800a164:	eeb0 0a48 	vmov.f32	s0, s16
 800a168:	eef0 0a68 	vmov.f32	s1, s17
 800a16c:	f001 fa4e 	bl	800b60c <__d2b>
 800a170:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a174:	4682      	mov	sl, r0
 800a176:	2d00      	cmp	r5, #0
 800a178:	d07f      	beq.n	800a27a <_dtoa_r+0x20a>
 800a17a:	ee18 3a90 	vmov	r3, s17
 800a17e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a182:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a186:	ec51 0b18 	vmov	r0, r1, d8
 800a18a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a18e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a192:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a196:	4619      	mov	r1, r3
 800a198:	2200      	movs	r2, #0
 800a19a:	4b75      	ldr	r3, [pc, #468]	; (800a370 <_dtoa_r+0x300>)
 800a19c:	f7f6 f8a4 	bl	80002e8 <__aeabi_dsub>
 800a1a0:	a367      	add	r3, pc, #412	; (adr r3, 800a340 <_dtoa_r+0x2d0>)
 800a1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a6:	f7f6 fa57 	bl	8000658 <__aeabi_dmul>
 800a1aa:	a367      	add	r3, pc, #412	; (adr r3, 800a348 <_dtoa_r+0x2d8>)
 800a1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b0:	f7f6 f89c 	bl	80002ec <__adddf3>
 800a1b4:	4606      	mov	r6, r0
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	460f      	mov	r7, r1
 800a1ba:	f7f6 f9e3 	bl	8000584 <__aeabi_i2d>
 800a1be:	a364      	add	r3, pc, #400	; (adr r3, 800a350 <_dtoa_r+0x2e0>)
 800a1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c4:	f7f6 fa48 	bl	8000658 <__aeabi_dmul>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	4639      	mov	r1, r7
 800a1d0:	f7f6 f88c 	bl	80002ec <__adddf3>
 800a1d4:	4606      	mov	r6, r0
 800a1d6:	460f      	mov	r7, r1
 800a1d8:	f7f6 fcee 	bl	8000bb8 <__aeabi_d2iz>
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4683      	mov	fp, r0
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	4639      	mov	r1, r7
 800a1e6:	f7f6 fca9 	bl	8000b3c <__aeabi_dcmplt>
 800a1ea:	b148      	cbz	r0, 800a200 <_dtoa_r+0x190>
 800a1ec:	4658      	mov	r0, fp
 800a1ee:	f7f6 f9c9 	bl	8000584 <__aeabi_i2d>
 800a1f2:	4632      	mov	r2, r6
 800a1f4:	463b      	mov	r3, r7
 800a1f6:	f7f6 fc97 	bl	8000b28 <__aeabi_dcmpeq>
 800a1fa:	b908      	cbnz	r0, 800a200 <_dtoa_r+0x190>
 800a1fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a200:	f1bb 0f16 	cmp.w	fp, #22
 800a204:	d857      	bhi.n	800a2b6 <_dtoa_r+0x246>
 800a206:	4b5b      	ldr	r3, [pc, #364]	; (800a374 <_dtoa_r+0x304>)
 800a208:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a210:	ec51 0b18 	vmov	r0, r1, d8
 800a214:	f7f6 fc92 	bl	8000b3c <__aeabi_dcmplt>
 800a218:	2800      	cmp	r0, #0
 800a21a:	d04e      	beq.n	800a2ba <_dtoa_r+0x24a>
 800a21c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a220:	2300      	movs	r3, #0
 800a222:	930c      	str	r3, [sp, #48]	; 0x30
 800a224:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a226:	1b5b      	subs	r3, r3, r5
 800a228:	1e5a      	subs	r2, r3, #1
 800a22a:	bf45      	ittet	mi
 800a22c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a230:	9305      	strmi	r3, [sp, #20]
 800a232:	2300      	movpl	r3, #0
 800a234:	2300      	movmi	r3, #0
 800a236:	9206      	str	r2, [sp, #24]
 800a238:	bf54      	ite	pl
 800a23a:	9305      	strpl	r3, [sp, #20]
 800a23c:	9306      	strmi	r3, [sp, #24]
 800a23e:	f1bb 0f00 	cmp.w	fp, #0
 800a242:	db3c      	blt.n	800a2be <_dtoa_r+0x24e>
 800a244:	9b06      	ldr	r3, [sp, #24]
 800a246:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a24a:	445b      	add	r3, fp
 800a24c:	9306      	str	r3, [sp, #24]
 800a24e:	2300      	movs	r3, #0
 800a250:	9308      	str	r3, [sp, #32]
 800a252:	9b07      	ldr	r3, [sp, #28]
 800a254:	2b09      	cmp	r3, #9
 800a256:	d868      	bhi.n	800a32a <_dtoa_r+0x2ba>
 800a258:	2b05      	cmp	r3, #5
 800a25a:	bfc4      	itt	gt
 800a25c:	3b04      	subgt	r3, #4
 800a25e:	9307      	strgt	r3, [sp, #28]
 800a260:	9b07      	ldr	r3, [sp, #28]
 800a262:	f1a3 0302 	sub.w	r3, r3, #2
 800a266:	bfcc      	ite	gt
 800a268:	2500      	movgt	r5, #0
 800a26a:	2501      	movle	r5, #1
 800a26c:	2b03      	cmp	r3, #3
 800a26e:	f200 8085 	bhi.w	800a37c <_dtoa_r+0x30c>
 800a272:	e8df f003 	tbb	[pc, r3]
 800a276:	3b2e      	.short	0x3b2e
 800a278:	5839      	.short	0x5839
 800a27a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a27e:	441d      	add	r5, r3
 800a280:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a284:	2b20      	cmp	r3, #32
 800a286:	bfc1      	itttt	gt
 800a288:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a28c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a290:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a294:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a298:	bfd6      	itet	le
 800a29a:	f1c3 0320 	rsble	r3, r3, #32
 800a29e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a2a2:	fa06 f003 	lslle.w	r0, r6, r3
 800a2a6:	f7f6 f95d 	bl	8000564 <__aeabi_ui2d>
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a2b0:	3d01      	subs	r5, #1
 800a2b2:	920e      	str	r2, [sp, #56]	; 0x38
 800a2b4:	e76f      	b.n	800a196 <_dtoa_r+0x126>
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e7b3      	b.n	800a222 <_dtoa_r+0x1b2>
 800a2ba:	900c      	str	r0, [sp, #48]	; 0x30
 800a2bc:	e7b2      	b.n	800a224 <_dtoa_r+0x1b4>
 800a2be:	9b05      	ldr	r3, [sp, #20]
 800a2c0:	eba3 030b 	sub.w	r3, r3, fp
 800a2c4:	9305      	str	r3, [sp, #20]
 800a2c6:	f1cb 0300 	rsb	r3, fp, #0
 800a2ca:	9308      	str	r3, [sp, #32]
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2d0:	e7bf      	b.n	800a252 <_dtoa_r+0x1e2>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9309      	str	r3, [sp, #36]	; 0x24
 800a2d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	dc52      	bgt.n	800a382 <_dtoa_r+0x312>
 800a2dc:	2301      	movs	r3, #1
 800a2de:	9301      	str	r3, [sp, #4]
 800a2e0:	9304      	str	r3, [sp, #16]
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	920a      	str	r2, [sp, #40]	; 0x28
 800a2e6:	e00b      	b.n	800a300 <_dtoa_r+0x290>
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e7f3      	b.n	800a2d4 <_dtoa_r+0x264>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a2f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2f2:	445b      	add	r3, fp
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	9304      	str	r3, [sp, #16]
 800a2fc:	bfb8      	it	lt
 800a2fe:	2301      	movlt	r3, #1
 800a300:	69e0      	ldr	r0, [r4, #28]
 800a302:	2100      	movs	r1, #0
 800a304:	2204      	movs	r2, #4
 800a306:	f102 0614 	add.w	r6, r2, #20
 800a30a:	429e      	cmp	r6, r3
 800a30c:	d93d      	bls.n	800a38a <_dtoa_r+0x31a>
 800a30e:	6041      	str	r1, [r0, #4]
 800a310:	4620      	mov	r0, r4
 800a312:	f000 fd9f 	bl	800ae54 <_Balloc>
 800a316:	9000      	str	r0, [sp, #0]
 800a318:	2800      	cmp	r0, #0
 800a31a:	d139      	bne.n	800a390 <_dtoa_r+0x320>
 800a31c:	4b16      	ldr	r3, [pc, #88]	; (800a378 <_dtoa_r+0x308>)
 800a31e:	4602      	mov	r2, r0
 800a320:	f240 11af 	movw	r1, #431	; 0x1af
 800a324:	e6bd      	b.n	800a0a2 <_dtoa_r+0x32>
 800a326:	2301      	movs	r3, #1
 800a328:	e7e1      	b.n	800a2ee <_dtoa_r+0x27e>
 800a32a:	2501      	movs	r5, #1
 800a32c:	2300      	movs	r3, #0
 800a32e:	9307      	str	r3, [sp, #28]
 800a330:	9509      	str	r5, [sp, #36]	; 0x24
 800a332:	f04f 33ff 	mov.w	r3, #4294967295
 800a336:	9301      	str	r3, [sp, #4]
 800a338:	9304      	str	r3, [sp, #16]
 800a33a:	2200      	movs	r2, #0
 800a33c:	2312      	movs	r3, #18
 800a33e:	e7d1      	b.n	800a2e4 <_dtoa_r+0x274>
 800a340:	636f4361 	.word	0x636f4361
 800a344:	3fd287a7 	.word	0x3fd287a7
 800a348:	8b60c8b3 	.word	0x8b60c8b3
 800a34c:	3fc68a28 	.word	0x3fc68a28
 800a350:	509f79fb 	.word	0x509f79fb
 800a354:	3fd34413 	.word	0x3fd34413
 800a358:	0800d792 	.word	0x0800d792
 800a35c:	0800d7a9 	.word	0x0800d7a9
 800a360:	7ff00000 	.word	0x7ff00000
 800a364:	0800d78e 	.word	0x0800d78e
 800a368:	0800d785 	.word	0x0800d785
 800a36c:	0800d75d 	.word	0x0800d75d
 800a370:	3ff80000 	.word	0x3ff80000
 800a374:	0800d898 	.word	0x0800d898
 800a378:	0800d801 	.word	0x0800d801
 800a37c:	2301      	movs	r3, #1
 800a37e:	9309      	str	r3, [sp, #36]	; 0x24
 800a380:	e7d7      	b.n	800a332 <_dtoa_r+0x2c2>
 800a382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a384:	9301      	str	r3, [sp, #4]
 800a386:	9304      	str	r3, [sp, #16]
 800a388:	e7ba      	b.n	800a300 <_dtoa_r+0x290>
 800a38a:	3101      	adds	r1, #1
 800a38c:	0052      	lsls	r2, r2, #1
 800a38e:	e7ba      	b.n	800a306 <_dtoa_r+0x296>
 800a390:	69e3      	ldr	r3, [r4, #28]
 800a392:	9a00      	ldr	r2, [sp, #0]
 800a394:	601a      	str	r2, [r3, #0]
 800a396:	9b04      	ldr	r3, [sp, #16]
 800a398:	2b0e      	cmp	r3, #14
 800a39a:	f200 80a8 	bhi.w	800a4ee <_dtoa_r+0x47e>
 800a39e:	2d00      	cmp	r5, #0
 800a3a0:	f000 80a5 	beq.w	800a4ee <_dtoa_r+0x47e>
 800a3a4:	f1bb 0f00 	cmp.w	fp, #0
 800a3a8:	dd38      	ble.n	800a41c <_dtoa_r+0x3ac>
 800a3aa:	4bc0      	ldr	r3, [pc, #768]	; (800a6ac <_dtoa_r+0x63c>)
 800a3ac:	f00b 020f 	and.w	r2, fp, #15
 800a3b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a3b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a3bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a3c0:	d019      	beq.n	800a3f6 <_dtoa_r+0x386>
 800a3c2:	4bbb      	ldr	r3, [pc, #748]	; (800a6b0 <_dtoa_r+0x640>)
 800a3c4:	ec51 0b18 	vmov	r0, r1, d8
 800a3c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3cc:	f7f6 fa6e 	bl	80008ac <__aeabi_ddiv>
 800a3d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3d4:	f008 080f 	and.w	r8, r8, #15
 800a3d8:	2503      	movs	r5, #3
 800a3da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a6b0 <_dtoa_r+0x640>
 800a3de:	f1b8 0f00 	cmp.w	r8, #0
 800a3e2:	d10a      	bne.n	800a3fa <_dtoa_r+0x38a>
 800a3e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3e8:	4632      	mov	r2, r6
 800a3ea:	463b      	mov	r3, r7
 800a3ec:	f7f6 fa5e 	bl	80008ac <__aeabi_ddiv>
 800a3f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3f4:	e02b      	b.n	800a44e <_dtoa_r+0x3de>
 800a3f6:	2502      	movs	r5, #2
 800a3f8:	e7ef      	b.n	800a3da <_dtoa_r+0x36a>
 800a3fa:	f018 0f01 	tst.w	r8, #1
 800a3fe:	d008      	beq.n	800a412 <_dtoa_r+0x3a2>
 800a400:	4630      	mov	r0, r6
 800a402:	4639      	mov	r1, r7
 800a404:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a408:	f7f6 f926 	bl	8000658 <__aeabi_dmul>
 800a40c:	3501      	adds	r5, #1
 800a40e:	4606      	mov	r6, r0
 800a410:	460f      	mov	r7, r1
 800a412:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a416:	f109 0908 	add.w	r9, r9, #8
 800a41a:	e7e0      	b.n	800a3de <_dtoa_r+0x36e>
 800a41c:	f000 809f 	beq.w	800a55e <_dtoa_r+0x4ee>
 800a420:	f1cb 0600 	rsb	r6, fp, #0
 800a424:	4ba1      	ldr	r3, [pc, #644]	; (800a6ac <_dtoa_r+0x63c>)
 800a426:	4fa2      	ldr	r7, [pc, #648]	; (800a6b0 <_dtoa_r+0x640>)
 800a428:	f006 020f 	and.w	r2, r6, #15
 800a42c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a434:	ec51 0b18 	vmov	r0, r1, d8
 800a438:	f7f6 f90e 	bl	8000658 <__aeabi_dmul>
 800a43c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a440:	1136      	asrs	r6, r6, #4
 800a442:	2300      	movs	r3, #0
 800a444:	2502      	movs	r5, #2
 800a446:	2e00      	cmp	r6, #0
 800a448:	d17e      	bne.n	800a548 <_dtoa_r+0x4d8>
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1d0      	bne.n	800a3f0 <_dtoa_r+0x380>
 800a44e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a450:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 8084 	beq.w	800a562 <_dtoa_r+0x4f2>
 800a45a:	4b96      	ldr	r3, [pc, #600]	; (800a6b4 <_dtoa_r+0x644>)
 800a45c:	2200      	movs	r2, #0
 800a45e:	4640      	mov	r0, r8
 800a460:	4649      	mov	r1, r9
 800a462:	f7f6 fb6b 	bl	8000b3c <__aeabi_dcmplt>
 800a466:	2800      	cmp	r0, #0
 800a468:	d07b      	beq.n	800a562 <_dtoa_r+0x4f2>
 800a46a:	9b04      	ldr	r3, [sp, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d078      	beq.n	800a562 <_dtoa_r+0x4f2>
 800a470:	9b01      	ldr	r3, [sp, #4]
 800a472:	2b00      	cmp	r3, #0
 800a474:	dd39      	ble.n	800a4ea <_dtoa_r+0x47a>
 800a476:	4b90      	ldr	r3, [pc, #576]	; (800a6b8 <_dtoa_r+0x648>)
 800a478:	2200      	movs	r2, #0
 800a47a:	4640      	mov	r0, r8
 800a47c:	4649      	mov	r1, r9
 800a47e:	f7f6 f8eb 	bl	8000658 <__aeabi_dmul>
 800a482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a486:	9e01      	ldr	r6, [sp, #4]
 800a488:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a48c:	3501      	adds	r5, #1
 800a48e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a492:	4628      	mov	r0, r5
 800a494:	f7f6 f876 	bl	8000584 <__aeabi_i2d>
 800a498:	4642      	mov	r2, r8
 800a49a:	464b      	mov	r3, r9
 800a49c:	f7f6 f8dc 	bl	8000658 <__aeabi_dmul>
 800a4a0:	4b86      	ldr	r3, [pc, #536]	; (800a6bc <_dtoa_r+0x64c>)
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	f7f5 ff22 	bl	80002ec <__adddf3>
 800a4a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a4ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4b0:	9303      	str	r3, [sp, #12]
 800a4b2:	2e00      	cmp	r6, #0
 800a4b4:	d158      	bne.n	800a568 <_dtoa_r+0x4f8>
 800a4b6:	4b82      	ldr	r3, [pc, #520]	; (800a6c0 <_dtoa_r+0x650>)
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	4640      	mov	r0, r8
 800a4bc:	4649      	mov	r1, r9
 800a4be:	f7f5 ff13 	bl	80002e8 <__aeabi_dsub>
 800a4c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4c6:	4680      	mov	r8, r0
 800a4c8:	4689      	mov	r9, r1
 800a4ca:	f7f6 fb55 	bl	8000b78 <__aeabi_dcmpgt>
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	f040 8296 	bne.w	800aa00 <_dtoa_r+0x990>
 800a4d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a4d8:	4640      	mov	r0, r8
 800a4da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4de:	4649      	mov	r1, r9
 800a4e0:	f7f6 fb2c 	bl	8000b3c <__aeabi_dcmplt>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	f040 8289 	bne.w	800a9fc <_dtoa_r+0x98c>
 800a4ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a4ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f2c0 814e 	blt.w	800a792 <_dtoa_r+0x722>
 800a4f6:	f1bb 0f0e 	cmp.w	fp, #14
 800a4fa:	f300 814a 	bgt.w	800a792 <_dtoa_r+0x722>
 800a4fe:	4b6b      	ldr	r3, [pc, #428]	; (800a6ac <_dtoa_r+0x63c>)
 800a500:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a504:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	f280 80dc 	bge.w	800a6c8 <_dtoa_r+0x658>
 800a510:	9b04      	ldr	r3, [sp, #16]
 800a512:	2b00      	cmp	r3, #0
 800a514:	f300 80d8 	bgt.w	800a6c8 <_dtoa_r+0x658>
 800a518:	f040 826f 	bne.w	800a9fa <_dtoa_r+0x98a>
 800a51c:	4b68      	ldr	r3, [pc, #416]	; (800a6c0 <_dtoa_r+0x650>)
 800a51e:	2200      	movs	r2, #0
 800a520:	4640      	mov	r0, r8
 800a522:	4649      	mov	r1, r9
 800a524:	f7f6 f898 	bl	8000658 <__aeabi_dmul>
 800a528:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a52c:	f7f6 fb1a 	bl	8000b64 <__aeabi_dcmpge>
 800a530:	9e04      	ldr	r6, [sp, #16]
 800a532:	4637      	mov	r7, r6
 800a534:	2800      	cmp	r0, #0
 800a536:	f040 8245 	bne.w	800a9c4 <_dtoa_r+0x954>
 800a53a:	9d00      	ldr	r5, [sp, #0]
 800a53c:	2331      	movs	r3, #49	; 0x31
 800a53e:	f805 3b01 	strb.w	r3, [r5], #1
 800a542:	f10b 0b01 	add.w	fp, fp, #1
 800a546:	e241      	b.n	800a9cc <_dtoa_r+0x95c>
 800a548:	07f2      	lsls	r2, r6, #31
 800a54a:	d505      	bpl.n	800a558 <_dtoa_r+0x4e8>
 800a54c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a550:	f7f6 f882 	bl	8000658 <__aeabi_dmul>
 800a554:	3501      	adds	r5, #1
 800a556:	2301      	movs	r3, #1
 800a558:	1076      	asrs	r6, r6, #1
 800a55a:	3708      	adds	r7, #8
 800a55c:	e773      	b.n	800a446 <_dtoa_r+0x3d6>
 800a55e:	2502      	movs	r5, #2
 800a560:	e775      	b.n	800a44e <_dtoa_r+0x3de>
 800a562:	9e04      	ldr	r6, [sp, #16]
 800a564:	465f      	mov	r7, fp
 800a566:	e792      	b.n	800a48e <_dtoa_r+0x41e>
 800a568:	9900      	ldr	r1, [sp, #0]
 800a56a:	4b50      	ldr	r3, [pc, #320]	; (800a6ac <_dtoa_r+0x63c>)
 800a56c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a570:	4431      	add	r1, r6
 800a572:	9102      	str	r1, [sp, #8]
 800a574:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a576:	eeb0 9a47 	vmov.f32	s18, s14
 800a57a:	eef0 9a67 	vmov.f32	s19, s15
 800a57e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a582:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a586:	2900      	cmp	r1, #0
 800a588:	d044      	beq.n	800a614 <_dtoa_r+0x5a4>
 800a58a:	494e      	ldr	r1, [pc, #312]	; (800a6c4 <_dtoa_r+0x654>)
 800a58c:	2000      	movs	r0, #0
 800a58e:	f7f6 f98d 	bl	80008ac <__aeabi_ddiv>
 800a592:	ec53 2b19 	vmov	r2, r3, d9
 800a596:	f7f5 fea7 	bl	80002e8 <__aeabi_dsub>
 800a59a:	9d00      	ldr	r5, [sp, #0]
 800a59c:	ec41 0b19 	vmov	d9, r0, r1
 800a5a0:	4649      	mov	r1, r9
 800a5a2:	4640      	mov	r0, r8
 800a5a4:	f7f6 fb08 	bl	8000bb8 <__aeabi_d2iz>
 800a5a8:	4606      	mov	r6, r0
 800a5aa:	f7f5 ffeb 	bl	8000584 <__aeabi_i2d>
 800a5ae:	4602      	mov	r2, r0
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	4640      	mov	r0, r8
 800a5b4:	4649      	mov	r1, r9
 800a5b6:	f7f5 fe97 	bl	80002e8 <__aeabi_dsub>
 800a5ba:	3630      	adds	r6, #48	; 0x30
 800a5bc:	f805 6b01 	strb.w	r6, [r5], #1
 800a5c0:	ec53 2b19 	vmov	r2, r3, d9
 800a5c4:	4680      	mov	r8, r0
 800a5c6:	4689      	mov	r9, r1
 800a5c8:	f7f6 fab8 	bl	8000b3c <__aeabi_dcmplt>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	d164      	bne.n	800a69a <_dtoa_r+0x62a>
 800a5d0:	4642      	mov	r2, r8
 800a5d2:	464b      	mov	r3, r9
 800a5d4:	4937      	ldr	r1, [pc, #220]	; (800a6b4 <_dtoa_r+0x644>)
 800a5d6:	2000      	movs	r0, #0
 800a5d8:	f7f5 fe86 	bl	80002e8 <__aeabi_dsub>
 800a5dc:	ec53 2b19 	vmov	r2, r3, d9
 800a5e0:	f7f6 faac 	bl	8000b3c <__aeabi_dcmplt>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	f040 80b6 	bne.w	800a756 <_dtoa_r+0x6e6>
 800a5ea:	9b02      	ldr	r3, [sp, #8]
 800a5ec:	429d      	cmp	r5, r3
 800a5ee:	f43f af7c 	beq.w	800a4ea <_dtoa_r+0x47a>
 800a5f2:	4b31      	ldr	r3, [pc, #196]	; (800a6b8 <_dtoa_r+0x648>)
 800a5f4:	ec51 0b19 	vmov	r0, r1, d9
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f7f6 f82d 	bl	8000658 <__aeabi_dmul>
 800a5fe:	4b2e      	ldr	r3, [pc, #184]	; (800a6b8 <_dtoa_r+0x648>)
 800a600:	ec41 0b19 	vmov	d9, r0, r1
 800a604:	2200      	movs	r2, #0
 800a606:	4640      	mov	r0, r8
 800a608:	4649      	mov	r1, r9
 800a60a:	f7f6 f825 	bl	8000658 <__aeabi_dmul>
 800a60e:	4680      	mov	r8, r0
 800a610:	4689      	mov	r9, r1
 800a612:	e7c5      	b.n	800a5a0 <_dtoa_r+0x530>
 800a614:	ec51 0b17 	vmov	r0, r1, d7
 800a618:	f7f6 f81e 	bl	8000658 <__aeabi_dmul>
 800a61c:	9b02      	ldr	r3, [sp, #8]
 800a61e:	9d00      	ldr	r5, [sp, #0]
 800a620:	930f      	str	r3, [sp, #60]	; 0x3c
 800a622:	ec41 0b19 	vmov	d9, r0, r1
 800a626:	4649      	mov	r1, r9
 800a628:	4640      	mov	r0, r8
 800a62a:	f7f6 fac5 	bl	8000bb8 <__aeabi_d2iz>
 800a62e:	4606      	mov	r6, r0
 800a630:	f7f5 ffa8 	bl	8000584 <__aeabi_i2d>
 800a634:	3630      	adds	r6, #48	; 0x30
 800a636:	4602      	mov	r2, r0
 800a638:	460b      	mov	r3, r1
 800a63a:	4640      	mov	r0, r8
 800a63c:	4649      	mov	r1, r9
 800a63e:	f7f5 fe53 	bl	80002e8 <__aeabi_dsub>
 800a642:	f805 6b01 	strb.w	r6, [r5], #1
 800a646:	9b02      	ldr	r3, [sp, #8]
 800a648:	429d      	cmp	r5, r3
 800a64a:	4680      	mov	r8, r0
 800a64c:	4689      	mov	r9, r1
 800a64e:	f04f 0200 	mov.w	r2, #0
 800a652:	d124      	bne.n	800a69e <_dtoa_r+0x62e>
 800a654:	4b1b      	ldr	r3, [pc, #108]	; (800a6c4 <_dtoa_r+0x654>)
 800a656:	ec51 0b19 	vmov	r0, r1, d9
 800a65a:	f7f5 fe47 	bl	80002ec <__adddf3>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4640      	mov	r0, r8
 800a664:	4649      	mov	r1, r9
 800a666:	f7f6 fa87 	bl	8000b78 <__aeabi_dcmpgt>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	d173      	bne.n	800a756 <_dtoa_r+0x6e6>
 800a66e:	ec53 2b19 	vmov	r2, r3, d9
 800a672:	4914      	ldr	r1, [pc, #80]	; (800a6c4 <_dtoa_r+0x654>)
 800a674:	2000      	movs	r0, #0
 800a676:	f7f5 fe37 	bl	80002e8 <__aeabi_dsub>
 800a67a:	4602      	mov	r2, r0
 800a67c:	460b      	mov	r3, r1
 800a67e:	4640      	mov	r0, r8
 800a680:	4649      	mov	r1, r9
 800a682:	f7f6 fa5b 	bl	8000b3c <__aeabi_dcmplt>
 800a686:	2800      	cmp	r0, #0
 800a688:	f43f af2f 	beq.w	800a4ea <_dtoa_r+0x47a>
 800a68c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a68e:	1e6b      	subs	r3, r5, #1
 800a690:	930f      	str	r3, [sp, #60]	; 0x3c
 800a692:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a696:	2b30      	cmp	r3, #48	; 0x30
 800a698:	d0f8      	beq.n	800a68c <_dtoa_r+0x61c>
 800a69a:	46bb      	mov	fp, r7
 800a69c:	e04a      	b.n	800a734 <_dtoa_r+0x6c4>
 800a69e:	4b06      	ldr	r3, [pc, #24]	; (800a6b8 <_dtoa_r+0x648>)
 800a6a0:	f7f5 ffda 	bl	8000658 <__aeabi_dmul>
 800a6a4:	4680      	mov	r8, r0
 800a6a6:	4689      	mov	r9, r1
 800a6a8:	e7bd      	b.n	800a626 <_dtoa_r+0x5b6>
 800a6aa:	bf00      	nop
 800a6ac:	0800d898 	.word	0x0800d898
 800a6b0:	0800d870 	.word	0x0800d870
 800a6b4:	3ff00000 	.word	0x3ff00000
 800a6b8:	40240000 	.word	0x40240000
 800a6bc:	401c0000 	.word	0x401c0000
 800a6c0:	40140000 	.word	0x40140000
 800a6c4:	3fe00000 	.word	0x3fe00000
 800a6c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a6cc:	9d00      	ldr	r5, [sp, #0]
 800a6ce:	4642      	mov	r2, r8
 800a6d0:	464b      	mov	r3, r9
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	4639      	mov	r1, r7
 800a6d6:	f7f6 f8e9 	bl	80008ac <__aeabi_ddiv>
 800a6da:	f7f6 fa6d 	bl	8000bb8 <__aeabi_d2iz>
 800a6de:	9001      	str	r0, [sp, #4]
 800a6e0:	f7f5 ff50 	bl	8000584 <__aeabi_i2d>
 800a6e4:	4642      	mov	r2, r8
 800a6e6:	464b      	mov	r3, r9
 800a6e8:	f7f5 ffb6 	bl	8000658 <__aeabi_dmul>
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	4630      	mov	r0, r6
 800a6f2:	4639      	mov	r1, r7
 800a6f4:	f7f5 fdf8 	bl	80002e8 <__aeabi_dsub>
 800a6f8:	9e01      	ldr	r6, [sp, #4]
 800a6fa:	9f04      	ldr	r7, [sp, #16]
 800a6fc:	3630      	adds	r6, #48	; 0x30
 800a6fe:	f805 6b01 	strb.w	r6, [r5], #1
 800a702:	9e00      	ldr	r6, [sp, #0]
 800a704:	1bae      	subs	r6, r5, r6
 800a706:	42b7      	cmp	r7, r6
 800a708:	4602      	mov	r2, r0
 800a70a:	460b      	mov	r3, r1
 800a70c:	d134      	bne.n	800a778 <_dtoa_r+0x708>
 800a70e:	f7f5 fded 	bl	80002ec <__adddf3>
 800a712:	4642      	mov	r2, r8
 800a714:	464b      	mov	r3, r9
 800a716:	4606      	mov	r6, r0
 800a718:	460f      	mov	r7, r1
 800a71a:	f7f6 fa2d 	bl	8000b78 <__aeabi_dcmpgt>
 800a71e:	b9c8      	cbnz	r0, 800a754 <_dtoa_r+0x6e4>
 800a720:	4642      	mov	r2, r8
 800a722:	464b      	mov	r3, r9
 800a724:	4630      	mov	r0, r6
 800a726:	4639      	mov	r1, r7
 800a728:	f7f6 f9fe 	bl	8000b28 <__aeabi_dcmpeq>
 800a72c:	b110      	cbz	r0, 800a734 <_dtoa_r+0x6c4>
 800a72e:	9b01      	ldr	r3, [sp, #4]
 800a730:	07db      	lsls	r3, r3, #31
 800a732:	d40f      	bmi.n	800a754 <_dtoa_r+0x6e4>
 800a734:	4651      	mov	r1, sl
 800a736:	4620      	mov	r0, r4
 800a738:	f000 fbcc 	bl	800aed4 <_Bfree>
 800a73c:	2300      	movs	r3, #0
 800a73e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a740:	702b      	strb	r3, [r5, #0]
 800a742:	f10b 0301 	add.w	r3, fp, #1
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	f43f ace2 	beq.w	800a114 <_dtoa_r+0xa4>
 800a750:	601d      	str	r5, [r3, #0]
 800a752:	e4df      	b.n	800a114 <_dtoa_r+0xa4>
 800a754:	465f      	mov	r7, fp
 800a756:	462b      	mov	r3, r5
 800a758:	461d      	mov	r5, r3
 800a75a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a75e:	2a39      	cmp	r2, #57	; 0x39
 800a760:	d106      	bne.n	800a770 <_dtoa_r+0x700>
 800a762:	9a00      	ldr	r2, [sp, #0]
 800a764:	429a      	cmp	r2, r3
 800a766:	d1f7      	bne.n	800a758 <_dtoa_r+0x6e8>
 800a768:	9900      	ldr	r1, [sp, #0]
 800a76a:	2230      	movs	r2, #48	; 0x30
 800a76c:	3701      	adds	r7, #1
 800a76e:	700a      	strb	r2, [r1, #0]
 800a770:	781a      	ldrb	r2, [r3, #0]
 800a772:	3201      	adds	r2, #1
 800a774:	701a      	strb	r2, [r3, #0]
 800a776:	e790      	b.n	800a69a <_dtoa_r+0x62a>
 800a778:	4ba3      	ldr	r3, [pc, #652]	; (800aa08 <_dtoa_r+0x998>)
 800a77a:	2200      	movs	r2, #0
 800a77c:	f7f5 ff6c 	bl	8000658 <__aeabi_dmul>
 800a780:	2200      	movs	r2, #0
 800a782:	2300      	movs	r3, #0
 800a784:	4606      	mov	r6, r0
 800a786:	460f      	mov	r7, r1
 800a788:	f7f6 f9ce 	bl	8000b28 <__aeabi_dcmpeq>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d09e      	beq.n	800a6ce <_dtoa_r+0x65e>
 800a790:	e7d0      	b.n	800a734 <_dtoa_r+0x6c4>
 800a792:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a794:	2a00      	cmp	r2, #0
 800a796:	f000 80ca 	beq.w	800a92e <_dtoa_r+0x8be>
 800a79a:	9a07      	ldr	r2, [sp, #28]
 800a79c:	2a01      	cmp	r2, #1
 800a79e:	f300 80ad 	bgt.w	800a8fc <_dtoa_r+0x88c>
 800a7a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a7a4:	2a00      	cmp	r2, #0
 800a7a6:	f000 80a5 	beq.w	800a8f4 <_dtoa_r+0x884>
 800a7aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a7ae:	9e08      	ldr	r6, [sp, #32]
 800a7b0:	9d05      	ldr	r5, [sp, #20]
 800a7b2:	9a05      	ldr	r2, [sp, #20]
 800a7b4:	441a      	add	r2, r3
 800a7b6:	9205      	str	r2, [sp, #20]
 800a7b8:	9a06      	ldr	r2, [sp, #24]
 800a7ba:	2101      	movs	r1, #1
 800a7bc:	441a      	add	r2, r3
 800a7be:	4620      	mov	r0, r4
 800a7c0:	9206      	str	r2, [sp, #24]
 800a7c2:	f000 fc87 	bl	800b0d4 <__i2b>
 800a7c6:	4607      	mov	r7, r0
 800a7c8:	b165      	cbz	r5, 800a7e4 <_dtoa_r+0x774>
 800a7ca:	9b06      	ldr	r3, [sp, #24]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	dd09      	ble.n	800a7e4 <_dtoa_r+0x774>
 800a7d0:	42ab      	cmp	r3, r5
 800a7d2:	9a05      	ldr	r2, [sp, #20]
 800a7d4:	bfa8      	it	ge
 800a7d6:	462b      	movge	r3, r5
 800a7d8:	1ad2      	subs	r2, r2, r3
 800a7da:	9205      	str	r2, [sp, #20]
 800a7dc:	9a06      	ldr	r2, [sp, #24]
 800a7de:	1aed      	subs	r5, r5, r3
 800a7e0:	1ad3      	subs	r3, r2, r3
 800a7e2:	9306      	str	r3, [sp, #24]
 800a7e4:	9b08      	ldr	r3, [sp, #32]
 800a7e6:	b1f3      	cbz	r3, 800a826 <_dtoa_r+0x7b6>
 800a7e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	f000 80a3 	beq.w	800a936 <_dtoa_r+0x8c6>
 800a7f0:	2e00      	cmp	r6, #0
 800a7f2:	dd10      	ble.n	800a816 <_dtoa_r+0x7a6>
 800a7f4:	4639      	mov	r1, r7
 800a7f6:	4632      	mov	r2, r6
 800a7f8:	4620      	mov	r0, r4
 800a7fa:	f000 fd2b 	bl	800b254 <__pow5mult>
 800a7fe:	4652      	mov	r2, sl
 800a800:	4601      	mov	r1, r0
 800a802:	4607      	mov	r7, r0
 800a804:	4620      	mov	r0, r4
 800a806:	f000 fc7b 	bl	800b100 <__multiply>
 800a80a:	4651      	mov	r1, sl
 800a80c:	4680      	mov	r8, r0
 800a80e:	4620      	mov	r0, r4
 800a810:	f000 fb60 	bl	800aed4 <_Bfree>
 800a814:	46c2      	mov	sl, r8
 800a816:	9b08      	ldr	r3, [sp, #32]
 800a818:	1b9a      	subs	r2, r3, r6
 800a81a:	d004      	beq.n	800a826 <_dtoa_r+0x7b6>
 800a81c:	4651      	mov	r1, sl
 800a81e:	4620      	mov	r0, r4
 800a820:	f000 fd18 	bl	800b254 <__pow5mult>
 800a824:	4682      	mov	sl, r0
 800a826:	2101      	movs	r1, #1
 800a828:	4620      	mov	r0, r4
 800a82a:	f000 fc53 	bl	800b0d4 <__i2b>
 800a82e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a830:	2b00      	cmp	r3, #0
 800a832:	4606      	mov	r6, r0
 800a834:	f340 8081 	ble.w	800a93a <_dtoa_r+0x8ca>
 800a838:	461a      	mov	r2, r3
 800a83a:	4601      	mov	r1, r0
 800a83c:	4620      	mov	r0, r4
 800a83e:	f000 fd09 	bl	800b254 <__pow5mult>
 800a842:	9b07      	ldr	r3, [sp, #28]
 800a844:	2b01      	cmp	r3, #1
 800a846:	4606      	mov	r6, r0
 800a848:	dd7a      	ble.n	800a940 <_dtoa_r+0x8d0>
 800a84a:	f04f 0800 	mov.w	r8, #0
 800a84e:	6933      	ldr	r3, [r6, #16]
 800a850:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a854:	6918      	ldr	r0, [r3, #16]
 800a856:	f000 fbef 	bl	800b038 <__hi0bits>
 800a85a:	f1c0 0020 	rsb	r0, r0, #32
 800a85e:	9b06      	ldr	r3, [sp, #24]
 800a860:	4418      	add	r0, r3
 800a862:	f010 001f 	ands.w	r0, r0, #31
 800a866:	f000 8094 	beq.w	800a992 <_dtoa_r+0x922>
 800a86a:	f1c0 0320 	rsb	r3, r0, #32
 800a86e:	2b04      	cmp	r3, #4
 800a870:	f340 8085 	ble.w	800a97e <_dtoa_r+0x90e>
 800a874:	9b05      	ldr	r3, [sp, #20]
 800a876:	f1c0 001c 	rsb	r0, r0, #28
 800a87a:	4403      	add	r3, r0
 800a87c:	9305      	str	r3, [sp, #20]
 800a87e:	9b06      	ldr	r3, [sp, #24]
 800a880:	4403      	add	r3, r0
 800a882:	4405      	add	r5, r0
 800a884:	9306      	str	r3, [sp, #24]
 800a886:	9b05      	ldr	r3, [sp, #20]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	dd05      	ble.n	800a898 <_dtoa_r+0x828>
 800a88c:	4651      	mov	r1, sl
 800a88e:	461a      	mov	r2, r3
 800a890:	4620      	mov	r0, r4
 800a892:	f000 fd39 	bl	800b308 <__lshift>
 800a896:	4682      	mov	sl, r0
 800a898:	9b06      	ldr	r3, [sp, #24]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	dd05      	ble.n	800a8aa <_dtoa_r+0x83a>
 800a89e:	4631      	mov	r1, r6
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f000 fd30 	bl	800b308 <__lshift>
 800a8a8:	4606      	mov	r6, r0
 800a8aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d072      	beq.n	800a996 <_dtoa_r+0x926>
 800a8b0:	4631      	mov	r1, r6
 800a8b2:	4650      	mov	r0, sl
 800a8b4:	f000 fd94 	bl	800b3e0 <__mcmp>
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	da6c      	bge.n	800a996 <_dtoa_r+0x926>
 800a8bc:	2300      	movs	r3, #0
 800a8be:	4651      	mov	r1, sl
 800a8c0:	220a      	movs	r2, #10
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	f000 fb28 	bl	800af18 <__multadd>
 800a8c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8ce:	4682      	mov	sl, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f000 81b0 	beq.w	800ac36 <_dtoa_r+0xbc6>
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	4639      	mov	r1, r7
 800a8da:	220a      	movs	r2, #10
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f000 fb1b 	bl	800af18 <__multadd>
 800a8e2:	9b01      	ldr	r3, [sp, #4]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	4607      	mov	r7, r0
 800a8e8:	f300 8096 	bgt.w	800aa18 <_dtoa_r+0x9a8>
 800a8ec:	9b07      	ldr	r3, [sp, #28]
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	dc59      	bgt.n	800a9a6 <_dtoa_r+0x936>
 800a8f2:	e091      	b.n	800aa18 <_dtoa_r+0x9a8>
 800a8f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a8fa:	e758      	b.n	800a7ae <_dtoa_r+0x73e>
 800a8fc:	9b04      	ldr	r3, [sp, #16]
 800a8fe:	1e5e      	subs	r6, r3, #1
 800a900:	9b08      	ldr	r3, [sp, #32]
 800a902:	42b3      	cmp	r3, r6
 800a904:	bfbf      	itttt	lt
 800a906:	9b08      	ldrlt	r3, [sp, #32]
 800a908:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a90a:	9608      	strlt	r6, [sp, #32]
 800a90c:	1af3      	sublt	r3, r6, r3
 800a90e:	bfb4      	ite	lt
 800a910:	18d2      	addlt	r2, r2, r3
 800a912:	1b9e      	subge	r6, r3, r6
 800a914:	9b04      	ldr	r3, [sp, #16]
 800a916:	bfbc      	itt	lt
 800a918:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a91a:	2600      	movlt	r6, #0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	bfb7      	itett	lt
 800a920:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a924:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a928:	1a9d      	sublt	r5, r3, r2
 800a92a:	2300      	movlt	r3, #0
 800a92c:	e741      	b.n	800a7b2 <_dtoa_r+0x742>
 800a92e:	9e08      	ldr	r6, [sp, #32]
 800a930:	9d05      	ldr	r5, [sp, #20]
 800a932:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a934:	e748      	b.n	800a7c8 <_dtoa_r+0x758>
 800a936:	9a08      	ldr	r2, [sp, #32]
 800a938:	e770      	b.n	800a81c <_dtoa_r+0x7ac>
 800a93a:	9b07      	ldr	r3, [sp, #28]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	dc19      	bgt.n	800a974 <_dtoa_r+0x904>
 800a940:	9b02      	ldr	r3, [sp, #8]
 800a942:	b9bb      	cbnz	r3, 800a974 <_dtoa_r+0x904>
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a94a:	b99b      	cbnz	r3, 800a974 <_dtoa_r+0x904>
 800a94c:	9b03      	ldr	r3, [sp, #12]
 800a94e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a952:	0d1b      	lsrs	r3, r3, #20
 800a954:	051b      	lsls	r3, r3, #20
 800a956:	b183      	cbz	r3, 800a97a <_dtoa_r+0x90a>
 800a958:	9b05      	ldr	r3, [sp, #20]
 800a95a:	3301      	adds	r3, #1
 800a95c:	9305      	str	r3, [sp, #20]
 800a95e:	9b06      	ldr	r3, [sp, #24]
 800a960:	3301      	adds	r3, #1
 800a962:	9306      	str	r3, [sp, #24]
 800a964:	f04f 0801 	mov.w	r8, #1
 800a968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f47f af6f 	bne.w	800a84e <_dtoa_r+0x7de>
 800a970:	2001      	movs	r0, #1
 800a972:	e774      	b.n	800a85e <_dtoa_r+0x7ee>
 800a974:	f04f 0800 	mov.w	r8, #0
 800a978:	e7f6      	b.n	800a968 <_dtoa_r+0x8f8>
 800a97a:	4698      	mov	r8, r3
 800a97c:	e7f4      	b.n	800a968 <_dtoa_r+0x8f8>
 800a97e:	d082      	beq.n	800a886 <_dtoa_r+0x816>
 800a980:	9a05      	ldr	r2, [sp, #20]
 800a982:	331c      	adds	r3, #28
 800a984:	441a      	add	r2, r3
 800a986:	9205      	str	r2, [sp, #20]
 800a988:	9a06      	ldr	r2, [sp, #24]
 800a98a:	441a      	add	r2, r3
 800a98c:	441d      	add	r5, r3
 800a98e:	9206      	str	r2, [sp, #24]
 800a990:	e779      	b.n	800a886 <_dtoa_r+0x816>
 800a992:	4603      	mov	r3, r0
 800a994:	e7f4      	b.n	800a980 <_dtoa_r+0x910>
 800a996:	9b04      	ldr	r3, [sp, #16]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	dc37      	bgt.n	800aa0c <_dtoa_r+0x99c>
 800a99c:	9b07      	ldr	r3, [sp, #28]
 800a99e:	2b02      	cmp	r3, #2
 800a9a0:	dd34      	ble.n	800aa0c <_dtoa_r+0x99c>
 800a9a2:	9b04      	ldr	r3, [sp, #16]
 800a9a4:	9301      	str	r3, [sp, #4]
 800a9a6:	9b01      	ldr	r3, [sp, #4]
 800a9a8:	b963      	cbnz	r3, 800a9c4 <_dtoa_r+0x954>
 800a9aa:	4631      	mov	r1, r6
 800a9ac:	2205      	movs	r2, #5
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	f000 fab2 	bl	800af18 <__multadd>
 800a9b4:	4601      	mov	r1, r0
 800a9b6:	4606      	mov	r6, r0
 800a9b8:	4650      	mov	r0, sl
 800a9ba:	f000 fd11 	bl	800b3e0 <__mcmp>
 800a9be:	2800      	cmp	r0, #0
 800a9c0:	f73f adbb 	bgt.w	800a53a <_dtoa_r+0x4ca>
 800a9c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c6:	9d00      	ldr	r5, [sp, #0]
 800a9c8:	ea6f 0b03 	mvn.w	fp, r3
 800a9cc:	f04f 0800 	mov.w	r8, #0
 800a9d0:	4631      	mov	r1, r6
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	f000 fa7e 	bl	800aed4 <_Bfree>
 800a9d8:	2f00      	cmp	r7, #0
 800a9da:	f43f aeab 	beq.w	800a734 <_dtoa_r+0x6c4>
 800a9de:	f1b8 0f00 	cmp.w	r8, #0
 800a9e2:	d005      	beq.n	800a9f0 <_dtoa_r+0x980>
 800a9e4:	45b8      	cmp	r8, r7
 800a9e6:	d003      	beq.n	800a9f0 <_dtoa_r+0x980>
 800a9e8:	4641      	mov	r1, r8
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	f000 fa72 	bl	800aed4 <_Bfree>
 800a9f0:	4639      	mov	r1, r7
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f000 fa6e 	bl	800aed4 <_Bfree>
 800a9f8:	e69c      	b.n	800a734 <_dtoa_r+0x6c4>
 800a9fa:	2600      	movs	r6, #0
 800a9fc:	4637      	mov	r7, r6
 800a9fe:	e7e1      	b.n	800a9c4 <_dtoa_r+0x954>
 800aa00:	46bb      	mov	fp, r7
 800aa02:	4637      	mov	r7, r6
 800aa04:	e599      	b.n	800a53a <_dtoa_r+0x4ca>
 800aa06:	bf00      	nop
 800aa08:	40240000 	.word	0x40240000
 800aa0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	f000 80c8 	beq.w	800aba4 <_dtoa_r+0xb34>
 800aa14:	9b04      	ldr	r3, [sp, #16]
 800aa16:	9301      	str	r3, [sp, #4]
 800aa18:	2d00      	cmp	r5, #0
 800aa1a:	dd05      	ble.n	800aa28 <_dtoa_r+0x9b8>
 800aa1c:	4639      	mov	r1, r7
 800aa1e:	462a      	mov	r2, r5
 800aa20:	4620      	mov	r0, r4
 800aa22:	f000 fc71 	bl	800b308 <__lshift>
 800aa26:	4607      	mov	r7, r0
 800aa28:	f1b8 0f00 	cmp.w	r8, #0
 800aa2c:	d05b      	beq.n	800aae6 <_dtoa_r+0xa76>
 800aa2e:	6879      	ldr	r1, [r7, #4]
 800aa30:	4620      	mov	r0, r4
 800aa32:	f000 fa0f 	bl	800ae54 <_Balloc>
 800aa36:	4605      	mov	r5, r0
 800aa38:	b928      	cbnz	r0, 800aa46 <_dtoa_r+0x9d6>
 800aa3a:	4b83      	ldr	r3, [pc, #524]	; (800ac48 <_dtoa_r+0xbd8>)
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800aa42:	f7ff bb2e 	b.w	800a0a2 <_dtoa_r+0x32>
 800aa46:	693a      	ldr	r2, [r7, #16]
 800aa48:	3202      	adds	r2, #2
 800aa4a:	0092      	lsls	r2, r2, #2
 800aa4c:	f107 010c 	add.w	r1, r7, #12
 800aa50:	300c      	adds	r0, #12
 800aa52:	f001 ff85 	bl	800c960 <memcpy>
 800aa56:	2201      	movs	r2, #1
 800aa58:	4629      	mov	r1, r5
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	f000 fc54 	bl	800b308 <__lshift>
 800aa60:	9b00      	ldr	r3, [sp, #0]
 800aa62:	3301      	adds	r3, #1
 800aa64:	9304      	str	r3, [sp, #16]
 800aa66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	9308      	str	r3, [sp, #32]
 800aa6e:	9b02      	ldr	r3, [sp, #8]
 800aa70:	f003 0301 	and.w	r3, r3, #1
 800aa74:	46b8      	mov	r8, r7
 800aa76:	9306      	str	r3, [sp, #24]
 800aa78:	4607      	mov	r7, r0
 800aa7a:	9b04      	ldr	r3, [sp, #16]
 800aa7c:	4631      	mov	r1, r6
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	4650      	mov	r0, sl
 800aa82:	9301      	str	r3, [sp, #4]
 800aa84:	f7ff fa6a 	bl	8009f5c <quorem>
 800aa88:	4641      	mov	r1, r8
 800aa8a:	9002      	str	r0, [sp, #8]
 800aa8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800aa90:	4650      	mov	r0, sl
 800aa92:	f000 fca5 	bl	800b3e0 <__mcmp>
 800aa96:	463a      	mov	r2, r7
 800aa98:	9005      	str	r0, [sp, #20]
 800aa9a:	4631      	mov	r1, r6
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f000 fcbb 	bl	800b418 <__mdiff>
 800aaa2:	68c2      	ldr	r2, [r0, #12]
 800aaa4:	4605      	mov	r5, r0
 800aaa6:	bb02      	cbnz	r2, 800aaea <_dtoa_r+0xa7a>
 800aaa8:	4601      	mov	r1, r0
 800aaaa:	4650      	mov	r0, sl
 800aaac:	f000 fc98 	bl	800b3e0 <__mcmp>
 800aab0:	4602      	mov	r2, r0
 800aab2:	4629      	mov	r1, r5
 800aab4:	4620      	mov	r0, r4
 800aab6:	9209      	str	r2, [sp, #36]	; 0x24
 800aab8:	f000 fa0c 	bl	800aed4 <_Bfree>
 800aabc:	9b07      	ldr	r3, [sp, #28]
 800aabe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aac0:	9d04      	ldr	r5, [sp, #16]
 800aac2:	ea43 0102 	orr.w	r1, r3, r2
 800aac6:	9b06      	ldr	r3, [sp, #24]
 800aac8:	4319      	orrs	r1, r3
 800aaca:	d110      	bne.n	800aaee <_dtoa_r+0xa7e>
 800aacc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aad0:	d029      	beq.n	800ab26 <_dtoa_r+0xab6>
 800aad2:	9b05      	ldr	r3, [sp, #20]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	dd02      	ble.n	800aade <_dtoa_r+0xa6e>
 800aad8:	9b02      	ldr	r3, [sp, #8]
 800aada:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800aade:	9b01      	ldr	r3, [sp, #4]
 800aae0:	f883 9000 	strb.w	r9, [r3]
 800aae4:	e774      	b.n	800a9d0 <_dtoa_r+0x960>
 800aae6:	4638      	mov	r0, r7
 800aae8:	e7ba      	b.n	800aa60 <_dtoa_r+0x9f0>
 800aaea:	2201      	movs	r2, #1
 800aaec:	e7e1      	b.n	800aab2 <_dtoa_r+0xa42>
 800aaee:	9b05      	ldr	r3, [sp, #20]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	db04      	blt.n	800aafe <_dtoa_r+0xa8e>
 800aaf4:	9907      	ldr	r1, [sp, #28]
 800aaf6:	430b      	orrs	r3, r1
 800aaf8:	9906      	ldr	r1, [sp, #24]
 800aafa:	430b      	orrs	r3, r1
 800aafc:	d120      	bne.n	800ab40 <_dtoa_r+0xad0>
 800aafe:	2a00      	cmp	r2, #0
 800ab00:	dded      	ble.n	800aade <_dtoa_r+0xa6e>
 800ab02:	4651      	mov	r1, sl
 800ab04:	2201      	movs	r2, #1
 800ab06:	4620      	mov	r0, r4
 800ab08:	f000 fbfe 	bl	800b308 <__lshift>
 800ab0c:	4631      	mov	r1, r6
 800ab0e:	4682      	mov	sl, r0
 800ab10:	f000 fc66 	bl	800b3e0 <__mcmp>
 800ab14:	2800      	cmp	r0, #0
 800ab16:	dc03      	bgt.n	800ab20 <_dtoa_r+0xab0>
 800ab18:	d1e1      	bne.n	800aade <_dtoa_r+0xa6e>
 800ab1a:	f019 0f01 	tst.w	r9, #1
 800ab1e:	d0de      	beq.n	800aade <_dtoa_r+0xa6e>
 800ab20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ab24:	d1d8      	bne.n	800aad8 <_dtoa_r+0xa68>
 800ab26:	9a01      	ldr	r2, [sp, #4]
 800ab28:	2339      	movs	r3, #57	; 0x39
 800ab2a:	7013      	strb	r3, [r2, #0]
 800ab2c:	462b      	mov	r3, r5
 800ab2e:	461d      	mov	r5, r3
 800ab30:	3b01      	subs	r3, #1
 800ab32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab36:	2a39      	cmp	r2, #57	; 0x39
 800ab38:	d06c      	beq.n	800ac14 <_dtoa_r+0xba4>
 800ab3a:	3201      	adds	r2, #1
 800ab3c:	701a      	strb	r2, [r3, #0]
 800ab3e:	e747      	b.n	800a9d0 <_dtoa_r+0x960>
 800ab40:	2a00      	cmp	r2, #0
 800ab42:	dd07      	ble.n	800ab54 <_dtoa_r+0xae4>
 800ab44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ab48:	d0ed      	beq.n	800ab26 <_dtoa_r+0xab6>
 800ab4a:	9a01      	ldr	r2, [sp, #4]
 800ab4c:	f109 0301 	add.w	r3, r9, #1
 800ab50:	7013      	strb	r3, [r2, #0]
 800ab52:	e73d      	b.n	800a9d0 <_dtoa_r+0x960>
 800ab54:	9b04      	ldr	r3, [sp, #16]
 800ab56:	9a08      	ldr	r2, [sp, #32]
 800ab58:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d043      	beq.n	800abe8 <_dtoa_r+0xb78>
 800ab60:	4651      	mov	r1, sl
 800ab62:	2300      	movs	r3, #0
 800ab64:	220a      	movs	r2, #10
 800ab66:	4620      	mov	r0, r4
 800ab68:	f000 f9d6 	bl	800af18 <__multadd>
 800ab6c:	45b8      	cmp	r8, r7
 800ab6e:	4682      	mov	sl, r0
 800ab70:	f04f 0300 	mov.w	r3, #0
 800ab74:	f04f 020a 	mov.w	r2, #10
 800ab78:	4641      	mov	r1, r8
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	d107      	bne.n	800ab8e <_dtoa_r+0xb1e>
 800ab7e:	f000 f9cb 	bl	800af18 <__multadd>
 800ab82:	4680      	mov	r8, r0
 800ab84:	4607      	mov	r7, r0
 800ab86:	9b04      	ldr	r3, [sp, #16]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	9304      	str	r3, [sp, #16]
 800ab8c:	e775      	b.n	800aa7a <_dtoa_r+0xa0a>
 800ab8e:	f000 f9c3 	bl	800af18 <__multadd>
 800ab92:	4639      	mov	r1, r7
 800ab94:	4680      	mov	r8, r0
 800ab96:	2300      	movs	r3, #0
 800ab98:	220a      	movs	r2, #10
 800ab9a:	4620      	mov	r0, r4
 800ab9c:	f000 f9bc 	bl	800af18 <__multadd>
 800aba0:	4607      	mov	r7, r0
 800aba2:	e7f0      	b.n	800ab86 <_dtoa_r+0xb16>
 800aba4:	9b04      	ldr	r3, [sp, #16]
 800aba6:	9301      	str	r3, [sp, #4]
 800aba8:	9d00      	ldr	r5, [sp, #0]
 800abaa:	4631      	mov	r1, r6
 800abac:	4650      	mov	r0, sl
 800abae:	f7ff f9d5 	bl	8009f5c <quorem>
 800abb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800abb6:	9b00      	ldr	r3, [sp, #0]
 800abb8:	f805 9b01 	strb.w	r9, [r5], #1
 800abbc:	1aea      	subs	r2, r5, r3
 800abbe:	9b01      	ldr	r3, [sp, #4]
 800abc0:	4293      	cmp	r3, r2
 800abc2:	dd07      	ble.n	800abd4 <_dtoa_r+0xb64>
 800abc4:	4651      	mov	r1, sl
 800abc6:	2300      	movs	r3, #0
 800abc8:	220a      	movs	r2, #10
 800abca:	4620      	mov	r0, r4
 800abcc:	f000 f9a4 	bl	800af18 <__multadd>
 800abd0:	4682      	mov	sl, r0
 800abd2:	e7ea      	b.n	800abaa <_dtoa_r+0xb3a>
 800abd4:	9b01      	ldr	r3, [sp, #4]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	bfc8      	it	gt
 800abda:	461d      	movgt	r5, r3
 800abdc:	9b00      	ldr	r3, [sp, #0]
 800abde:	bfd8      	it	le
 800abe0:	2501      	movle	r5, #1
 800abe2:	441d      	add	r5, r3
 800abe4:	f04f 0800 	mov.w	r8, #0
 800abe8:	4651      	mov	r1, sl
 800abea:	2201      	movs	r2, #1
 800abec:	4620      	mov	r0, r4
 800abee:	f000 fb8b 	bl	800b308 <__lshift>
 800abf2:	4631      	mov	r1, r6
 800abf4:	4682      	mov	sl, r0
 800abf6:	f000 fbf3 	bl	800b3e0 <__mcmp>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	dc96      	bgt.n	800ab2c <_dtoa_r+0xabc>
 800abfe:	d102      	bne.n	800ac06 <_dtoa_r+0xb96>
 800ac00:	f019 0f01 	tst.w	r9, #1
 800ac04:	d192      	bne.n	800ab2c <_dtoa_r+0xabc>
 800ac06:	462b      	mov	r3, r5
 800ac08:	461d      	mov	r5, r3
 800ac0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac0e:	2a30      	cmp	r2, #48	; 0x30
 800ac10:	d0fa      	beq.n	800ac08 <_dtoa_r+0xb98>
 800ac12:	e6dd      	b.n	800a9d0 <_dtoa_r+0x960>
 800ac14:	9a00      	ldr	r2, [sp, #0]
 800ac16:	429a      	cmp	r2, r3
 800ac18:	d189      	bne.n	800ab2e <_dtoa_r+0xabe>
 800ac1a:	f10b 0b01 	add.w	fp, fp, #1
 800ac1e:	2331      	movs	r3, #49	; 0x31
 800ac20:	e796      	b.n	800ab50 <_dtoa_r+0xae0>
 800ac22:	4b0a      	ldr	r3, [pc, #40]	; (800ac4c <_dtoa_r+0xbdc>)
 800ac24:	f7ff ba99 	b.w	800a15a <_dtoa_r+0xea>
 800ac28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f47f aa6d 	bne.w	800a10a <_dtoa_r+0x9a>
 800ac30:	4b07      	ldr	r3, [pc, #28]	; (800ac50 <_dtoa_r+0xbe0>)
 800ac32:	f7ff ba92 	b.w	800a15a <_dtoa_r+0xea>
 800ac36:	9b01      	ldr	r3, [sp, #4]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	dcb5      	bgt.n	800aba8 <_dtoa_r+0xb38>
 800ac3c:	9b07      	ldr	r3, [sp, #28]
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	f73f aeb1 	bgt.w	800a9a6 <_dtoa_r+0x936>
 800ac44:	e7b0      	b.n	800aba8 <_dtoa_r+0xb38>
 800ac46:	bf00      	nop
 800ac48:	0800d801 	.word	0x0800d801
 800ac4c:	0800d75c 	.word	0x0800d75c
 800ac50:	0800d785 	.word	0x0800d785

0800ac54 <_free_r>:
 800ac54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac56:	2900      	cmp	r1, #0
 800ac58:	d044      	beq.n	800ace4 <_free_r+0x90>
 800ac5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac5e:	9001      	str	r0, [sp, #4]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f1a1 0404 	sub.w	r4, r1, #4
 800ac66:	bfb8      	it	lt
 800ac68:	18e4      	addlt	r4, r4, r3
 800ac6a:	f000 f8e7 	bl	800ae3c <__malloc_lock>
 800ac6e:	4a1e      	ldr	r2, [pc, #120]	; (800ace8 <_free_r+0x94>)
 800ac70:	9801      	ldr	r0, [sp, #4]
 800ac72:	6813      	ldr	r3, [r2, #0]
 800ac74:	b933      	cbnz	r3, 800ac84 <_free_r+0x30>
 800ac76:	6063      	str	r3, [r4, #4]
 800ac78:	6014      	str	r4, [r2, #0]
 800ac7a:	b003      	add	sp, #12
 800ac7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac80:	f000 b8e2 	b.w	800ae48 <__malloc_unlock>
 800ac84:	42a3      	cmp	r3, r4
 800ac86:	d908      	bls.n	800ac9a <_free_r+0x46>
 800ac88:	6825      	ldr	r5, [r4, #0]
 800ac8a:	1961      	adds	r1, r4, r5
 800ac8c:	428b      	cmp	r3, r1
 800ac8e:	bf01      	itttt	eq
 800ac90:	6819      	ldreq	r1, [r3, #0]
 800ac92:	685b      	ldreq	r3, [r3, #4]
 800ac94:	1949      	addeq	r1, r1, r5
 800ac96:	6021      	streq	r1, [r4, #0]
 800ac98:	e7ed      	b.n	800ac76 <_free_r+0x22>
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	b10b      	cbz	r3, 800aca4 <_free_r+0x50>
 800aca0:	42a3      	cmp	r3, r4
 800aca2:	d9fa      	bls.n	800ac9a <_free_r+0x46>
 800aca4:	6811      	ldr	r1, [r2, #0]
 800aca6:	1855      	adds	r5, r2, r1
 800aca8:	42a5      	cmp	r5, r4
 800acaa:	d10b      	bne.n	800acc4 <_free_r+0x70>
 800acac:	6824      	ldr	r4, [r4, #0]
 800acae:	4421      	add	r1, r4
 800acb0:	1854      	adds	r4, r2, r1
 800acb2:	42a3      	cmp	r3, r4
 800acb4:	6011      	str	r1, [r2, #0]
 800acb6:	d1e0      	bne.n	800ac7a <_free_r+0x26>
 800acb8:	681c      	ldr	r4, [r3, #0]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	6053      	str	r3, [r2, #4]
 800acbe:	440c      	add	r4, r1
 800acc0:	6014      	str	r4, [r2, #0]
 800acc2:	e7da      	b.n	800ac7a <_free_r+0x26>
 800acc4:	d902      	bls.n	800accc <_free_r+0x78>
 800acc6:	230c      	movs	r3, #12
 800acc8:	6003      	str	r3, [r0, #0]
 800acca:	e7d6      	b.n	800ac7a <_free_r+0x26>
 800accc:	6825      	ldr	r5, [r4, #0]
 800acce:	1961      	adds	r1, r4, r5
 800acd0:	428b      	cmp	r3, r1
 800acd2:	bf04      	itt	eq
 800acd4:	6819      	ldreq	r1, [r3, #0]
 800acd6:	685b      	ldreq	r3, [r3, #4]
 800acd8:	6063      	str	r3, [r4, #4]
 800acda:	bf04      	itt	eq
 800acdc:	1949      	addeq	r1, r1, r5
 800acde:	6021      	streq	r1, [r4, #0]
 800ace0:	6054      	str	r4, [r2, #4]
 800ace2:	e7ca      	b.n	800ac7a <_free_r+0x26>
 800ace4:	b003      	add	sp, #12
 800ace6:	bd30      	pop	{r4, r5, pc}
 800ace8:	20000d24 	.word	0x20000d24

0800acec <malloc>:
 800acec:	4b02      	ldr	r3, [pc, #8]	; (800acf8 <malloc+0xc>)
 800acee:	4601      	mov	r1, r0
 800acf0:	6818      	ldr	r0, [r3, #0]
 800acf2:	f000 b823 	b.w	800ad3c <_malloc_r>
 800acf6:	bf00      	nop
 800acf8:	200000c8 	.word	0x200000c8

0800acfc <sbrk_aligned>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	4e0e      	ldr	r6, [pc, #56]	; (800ad38 <sbrk_aligned+0x3c>)
 800ad00:	460c      	mov	r4, r1
 800ad02:	6831      	ldr	r1, [r6, #0]
 800ad04:	4605      	mov	r5, r0
 800ad06:	b911      	cbnz	r1, 800ad0e <sbrk_aligned+0x12>
 800ad08:	f001 fe1a 	bl	800c940 <_sbrk_r>
 800ad0c:	6030      	str	r0, [r6, #0]
 800ad0e:	4621      	mov	r1, r4
 800ad10:	4628      	mov	r0, r5
 800ad12:	f001 fe15 	bl	800c940 <_sbrk_r>
 800ad16:	1c43      	adds	r3, r0, #1
 800ad18:	d00a      	beq.n	800ad30 <sbrk_aligned+0x34>
 800ad1a:	1cc4      	adds	r4, r0, #3
 800ad1c:	f024 0403 	bic.w	r4, r4, #3
 800ad20:	42a0      	cmp	r0, r4
 800ad22:	d007      	beq.n	800ad34 <sbrk_aligned+0x38>
 800ad24:	1a21      	subs	r1, r4, r0
 800ad26:	4628      	mov	r0, r5
 800ad28:	f001 fe0a 	bl	800c940 <_sbrk_r>
 800ad2c:	3001      	adds	r0, #1
 800ad2e:	d101      	bne.n	800ad34 <sbrk_aligned+0x38>
 800ad30:	f04f 34ff 	mov.w	r4, #4294967295
 800ad34:	4620      	mov	r0, r4
 800ad36:	bd70      	pop	{r4, r5, r6, pc}
 800ad38:	20000d28 	.word	0x20000d28

0800ad3c <_malloc_r>:
 800ad3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad40:	1ccd      	adds	r5, r1, #3
 800ad42:	f025 0503 	bic.w	r5, r5, #3
 800ad46:	3508      	adds	r5, #8
 800ad48:	2d0c      	cmp	r5, #12
 800ad4a:	bf38      	it	cc
 800ad4c:	250c      	movcc	r5, #12
 800ad4e:	2d00      	cmp	r5, #0
 800ad50:	4607      	mov	r7, r0
 800ad52:	db01      	blt.n	800ad58 <_malloc_r+0x1c>
 800ad54:	42a9      	cmp	r1, r5
 800ad56:	d905      	bls.n	800ad64 <_malloc_r+0x28>
 800ad58:	230c      	movs	r3, #12
 800ad5a:	603b      	str	r3, [r7, #0]
 800ad5c:	2600      	movs	r6, #0
 800ad5e:	4630      	mov	r0, r6
 800ad60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ae38 <_malloc_r+0xfc>
 800ad68:	f000 f868 	bl	800ae3c <__malloc_lock>
 800ad6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ad70:	461c      	mov	r4, r3
 800ad72:	bb5c      	cbnz	r4, 800adcc <_malloc_r+0x90>
 800ad74:	4629      	mov	r1, r5
 800ad76:	4638      	mov	r0, r7
 800ad78:	f7ff ffc0 	bl	800acfc <sbrk_aligned>
 800ad7c:	1c43      	adds	r3, r0, #1
 800ad7e:	4604      	mov	r4, r0
 800ad80:	d155      	bne.n	800ae2e <_malloc_r+0xf2>
 800ad82:	f8d8 4000 	ldr.w	r4, [r8]
 800ad86:	4626      	mov	r6, r4
 800ad88:	2e00      	cmp	r6, #0
 800ad8a:	d145      	bne.n	800ae18 <_malloc_r+0xdc>
 800ad8c:	2c00      	cmp	r4, #0
 800ad8e:	d048      	beq.n	800ae22 <_malloc_r+0xe6>
 800ad90:	6823      	ldr	r3, [r4, #0]
 800ad92:	4631      	mov	r1, r6
 800ad94:	4638      	mov	r0, r7
 800ad96:	eb04 0903 	add.w	r9, r4, r3
 800ad9a:	f001 fdd1 	bl	800c940 <_sbrk_r>
 800ad9e:	4581      	cmp	r9, r0
 800ada0:	d13f      	bne.n	800ae22 <_malloc_r+0xe6>
 800ada2:	6821      	ldr	r1, [r4, #0]
 800ada4:	1a6d      	subs	r5, r5, r1
 800ada6:	4629      	mov	r1, r5
 800ada8:	4638      	mov	r0, r7
 800adaa:	f7ff ffa7 	bl	800acfc <sbrk_aligned>
 800adae:	3001      	adds	r0, #1
 800adb0:	d037      	beq.n	800ae22 <_malloc_r+0xe6>
 800adb2:	6823      	ldr	r3, [r4, #0]
 800adb4:	442b      	add	r3, r5
 800adb6:	6023      	str	r3, [r4, #0]
 800adb8:	f8d8 3000 	ldr.w	r3, [r8]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d038      	beq.n	800ae32 <_malloc_r+0xf6>
 800adc0:	685a      	ldr	r2, [r3, #4]
 800adc2:	42a2      	cmp	r2, r4
 800adc4:	d12b      	bne.n	800ae1e <_malloc_r+0xe2>
 800adc6:	2200      	movs	r2, #0
 800adc8:	605a      	str	r2, [r3, #4]
 800adca:	e00f      	b.n	800adec <_malloc_r+0xb0>
 800adcc:	6822      	ldr	r2, [r4, #0]
 800adce:	1b52      	subs	r2, r2, r5
 800add0:	d41f      	bmi.n	800ae12 <_malloc_r+0xd6>
 800add2:	2a0b      	cmp	r2, #11
 800add4:	d917      	bls.n	800ae06 <_malloc_r+0xca>
 800add6:	1961      	adds	r1, r4, r5
 800add8:	42a3      	cmp	r3, r4
 800adda:	6025      	str	r5, [r4, #0]
 800addc:	bf18      	it	ne
 800adde:	6059      	strne	r1, [r3, #4]
 800ade0:	6863      	ldr	r3, [r4, #4]
 800ade2:	bf08      	it	eq
 800ade4:	f8c8 1000 	streq.w	r1, [r8]
 800ade8:	5162      	str	r2, [r4, r5]
 800adea:	604b      	str	r3, [r1, #4]
 800adec:	4638      	mov	r0, r7
 800adee:	f104 060b 	add.w	r6, r4, #11
 800adf2:	f000 f829 	bl	800ae48 <__malloc_unlock>
 800adf6:	f026 0607 	bic.w	r6, r6, #7
 800adfa:	1d23      	adds	r3, r4, #4
 800adfc:	1af2      	subs	r2, r6, r3
 800adfe:	d0ae      	beq.n	800ad5e <_malloc_r+0x22>
 800ae00:	1b9b      	subs	r3, r3, r6
 800ae02:	50a3      	str	r3, [r4, r2]
 800ae04:	e7ab      	b.n	800ad5e <_malloc_r+0x22>
 800ae06:	42a3      	cmp	r3, r4
 800ae08:	6862      	ldr	r2, [r4, #4]
 800ae0a:	d1dd      	bne.n	800adc8 <_malloc_r+0x8c>
 800ae0c:	f8c8 2000 	str.w	r2, [r8]
 800ae10:	e7ec      	b.n	800adec <_malloc_r+0xb0>
 800ae12:	4623      	mov	r3, r4
 800ae14:	6864      	ldr	r4, [r4, #4]
 800ae16:	e7ac      	b.n	800ad72 <_malloc_r+0x36>
 800ae18:	4634      	mov	r4, r6
 800ae1a:	6876      	ldr	r6, [r6, #4]
 800ae1c:	e7b4      	b.n	800ad88 <_malloc_r+0x4c>
 800ae1e:	4613      	mov	r3, r2
 800ae20:	e7cc      	b.n	800adbc <_malloc_r+0x80>
 800ae22:	230c      	movs	r3, #12
 800ae24:	603b      	str	r3, [r7, #0]
 800ae26:	4638      	mov	r0, r7
 800ae28:	f000 f80e 	bl	800ae48 <__malloc_unlock>
 800ae2c:	e797      	b.n	800ad5e <_malloc_r+0x22>
 800ae2e:	6025      	str	r5, [r4, #0]
 800ae30:	e7dc      	b.n	800adec <_malloc_r+0xb0>
 800ae32:	605b      	str	r3, [r3, #4]
 800ae34:	deff      	udf	#255	; 0xff
 800ae36:	bf00      	nop
 800ae38:	20000d24 	.word	0x20000d24

0800ae3c <__malloc_lock>:
 800ae3c:	4801      	ldr	r0, [pc, #4]	; (800ae44 <__malloc_lock+0x8>)
 800ae3e:	f7ff b884 	b.w	8009f4a <__retarget_lock_acquire_recursive>
 800ae42:	bf00      	nop
 800ae44:	20000d20 	.word	0x20000d20

0800ae48 <__malloc_unlock>:
 800ae48:	4801      	ldr	r0, [pc, #4]	; (800ae50 <__malloc_unlock+0x8>)
 800ae4a:	f7ff b87f 	b.w	8009f4c <__retarget_lock_release_recursive>
 800ae4e:	bf00      	nop
 800ae50:	20000d20 	.word	0x20000d20

0800ae54 <_Balloc>:
 800ae54:	b570      	push	{r4, r5, r6, lr}
 800ae56:	69c6      	ldr	r6, [r0, #28]
 800ae58:	4604      	mov	r4, r0
 800ae5a:	460d      	mov	r5, r1
 800ae5c:	b976      	cbnz	r6, 800ae7c <_Balloc+0x28>
 800ae5e:	2010      	movs	r0, #16
 800ae60:	f7ff ff44 	bl	800acec <malloc>
 800ae64:	4602      	mov	r2, r0
 800ae66:	61e0      	str	r0, [r4, #28]
 800ae68:	b920      	cbnz	r0, 800ae74 <_Balloc+0x20>
 800ae6a:	4b18      	ldr	r3, [pc, #96]	; (800aecc <_Balloc+0x78>)
 800ae6c:	4818      	ldr	r0, [pc, #96]	; (800aed0 <_Balloc+0x7c>)
 800ae6e:	216b      	movs	r1, #107	; 0x6b
 800ae70:	f001 fd8e 	bl	800c990 <__assert_func>
 800ae74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae78:	6006      	str	r6, [r0, #0]
 800ae7a:	60c6      	str	r6, [r0, #12]
 800ae7c:	69e6      	ldr	r6, [r4, #28]
 800ae7e:	68f3      	ldr	r3, [r6, #12]
 800ae80:	b183      	cbz	r3, 800aea4 <_Balloc+0x50>
 800ae82:	69e3      	ldr	r3, [r4, #28]
 800ae84:	68db      	ldr	r3, [r3, #12]
 800ae86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae8a:	b9b8      	cbnz	r0, 800aebc <_Balloc+0x68>
 800ae8c:	2101      	movs	r1, #1
 800ae8e:	fa01 f605 	lsl.w	r6, r1, r5
 800ae92:	1d72      	adds	r2, r6, #5
 800ae94:	0092      	lsls	r2, r2, #2
 800ae96:	4620      	mov	r0, r4
 800ae98:	f001 fd98 	bl	800c9cc <_calloc_r>
 800ae9c:	b160      	cbz	r0, 800aeb8 <_Balloc+0x64>
 800ae9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aea2:	e00e      	b.n	800aec2 <_Balloc+0x6e>
 800aea4:	2221      	movs	r2, #33	; 0x21
 800aea6:	2104      	movs	r1, #4
 800aea8:	4620      	mov	r0, r4
 800aeaa:	f001 fd8f 	bl	800c9cc <_calloc_r>
 800aeae:	69e3      	ldr	r3, [r4, #28]
 800aeb0:	60f0      	str	r0, [r6, #12]
 800aeb2:	68db      	ldr	r3, [r3, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d1e4      	bne.n	800ae82 <_Balloc+0x2e>
 800aeb8:	2000      	movs	r0, #0
 800aeba:	bd70      	pop	{r4, r5, r6, pc}
 800aebc:	6802      	ldr	r2, [r0, #0]
 800aebe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aec2:	2300      	movs	r3, #0
 800aec4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aec8:	e7f7      	b.n	800aeba <_Balloc+0x66>
 800aeca:	bf00      	nop
 800aecc:	0800d792 	.word	0x0800d792
 800aed0:	0800d812 	.word	0x0800d812

0800aed4 <_Bfree>:
 800aed4:	b570      	push	{r4, r5, r6, lr}
 800aed6:	69c6      	ldr	r6, [r0, #28]
 800aed8:	4605      	mov	r5, r0
 800aeda:	460c      	mov	r4, r1
 800aedc:	b976      	cbnz	r6, 800aefc <_Bfree+0x28>
 800aede:	2010      	movs	r0, #16
 800aee0:	f7ff ff04 	bl	800acec <malloc>
 800aee4:	4602      	mov	r2, r0
 800aee6:	61e8      	str	r0, [r5, #28]
 800aee8:	b920      	cbnz	r0, 800aef4 <_Bfree+0x20>
 800aeea:	4b09      	ldr	r3, [pc, #36]	; (800af10 <_Bfree+0x3c>)
 800aeec:	4809      	ldr	r0, [pc, #36]	; (800af14 <_Bfree+0x40>)
 800aeee:	218f      	movs	r1, #143	; 0x8f
 800aef0:	f001 fd4e 	bl	800c990 <__assert_func>
 800aef4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aef8:	6006      	str	r6, [r0, #0]
 800aefa:	60c6      	str	r6, [r0, #12]
 800aefc:	b13c      	cbz	r4, 800af0e <_Bfree+0x3a>
 800aefe:	69eb      	ldr	r3, [r5, #28]
 800af00:	6862      	ldr	r2, [r4, #4]
 800af02:	68db      	ldr	r3, [r3, #12]
 800af04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af08:	6021      	str	r1, [r4, #0]
 800af0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af0e:	bd70      	pop	{r4, r5, r6, pc}
 800af10:	0800d792 	.word	0x0800d792
 800af14:	0800d812 	.word	0x0800d812

0800af18 <__multadd>:
 800af18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af1c:	690d      	ldr	r5, [r1, #16]
 800af1e:	4607      	mov	r7, r0
 800af20:	460c      	mov	r4, r1
 800af22:	461e      	mov	r6, r3
 800af24:	f101 0c14 	add.w	ip, r1, #20
 800af28:	2000      	movs	r0, #0
 800af2a:	f8dc 3000 	ldr.w	r3, [ip]
 800af2e:	b299      	uxth	r1, r3
 800af30:	fb02 6101 	mla	r1, r2, r1, r6
 800af34:	0c1e      	lsrs	r6, r3, #16
 800af36:	0c0b      	lsrs	r3, r1, #16
 800af38:	fb02 3306 	mla	r3, r2, r6, r3
 800af3c:	b289      	uxth	r1, r1
 800af3e:	3001      	adds	r0, #1
 800af40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af44:	4285      	cmp	r5, r0
 800af46:	f84c 1b04 	str.w	r1, [ip], #4
 800af4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af4e:	dcec      	bgt.n	800af2a <__multadd+0x12>
 800af50:	b30e      	cbz	r6, 800af96 <__multadd+0x7e>
 800af52:	68a3      	ldr	r3, [r4, #8]
 800af54:	42ab      	cmp	r3, r5
 800af56:	dc19      	bgt.n	800af8c <__multadd+0x74>
 800af58:	6861      	ldr	r1, [r4, #4]
 800af5a:	4638      	mov	r0, r7
 800af5c:	3101      	adds	r1, #1
 800af5e:	f7ff ff79 	bl	800ae54 <_Balloc>
 800af62:	4680      	mov	r8, r0
 800af64:	b928      	cbnz	r0, 800af72 <__multadd+0x5a>
 800af66:	4602      	mov	r2, r0
 800af68:	4b0c      	ldr	r3, [pc, #48]	; (800af9c <__multadd+0x84>)
 800af6a:	480d      	ldr	r0, [pc, #52]	; (800afa0 <__multadd+0x88>)
 800af6c:	21ba      	movs	r1, #186	; 0xba
 800af6e:	f001 fd0f 	bl	800c990 <__assert_func>
 800af72:	6922      	ldr	r2, [r4, #16]
 800af74:	3202      	adds	r2, #2
 800af76:	f104 010c 	add.w	r1, r4, #12
 800af7a:	0092      	lsls	r2, r2, #2
 800af7c:	300c      	adds	r0, #12
 800af7e:	f001 fcef 	bl	800c960 <memcpy>
 800af82:	4621      	mov	r1, r4
 800af84:	4638      	mov	r0, r7
 800af86:	f7ff ffa5 	bl	800aed4 <_Bfree>
 800af8a:	4644      	mov	r4, r8
 800af8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af90:	3501      	adds	r5, #1
 800af92:	615e      	str	r6, [r3, #20]
 800af94:	6125      	str	r5, [r4, #16]
 800af96:	4620      	mov	r0, r4
 800af98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af9c:	0800d801 	.word	0x0800d801
 800afa0:	0800d812 	.word	0x0800d812

0800afa4 <__s2b>:
 800afa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afa8:	460c      	mov	r4, r1
 800afaa:	4615      	mov	r5, r2
 800afac:	461f      	mov	r7, r3
 800afae:	2209      	movs	r2, #9
 800afb0:	3308      	adds	r3, #8
 800afb2:	4606      	mov	r6, r0
 800afb4:	fb93 f3f2 	sdiv	r3, r3, r2
 800afb8:	2100      	movs	r1, #0
 800afba:	2201      	movs	r2, #1
 800afbc:	429a      	cmp	r2, r3
 800afbe:	db09      	blt.n	800afd4 <__s2b+0x30>
 800afc0:	4630      	mov	r0, r6
 800afc2:	f7ff ff47 	bl	800ae54 <_Balloc>
 800afc6:	b940      	cbnz	r0, 800afda <__s2b+0x36>
 800afc8:	4602      	mov	r2, r0
 800afca:	4b19      	ldr	r3, [pc, #100]	; (800b030 <__s2b+0x8c>)
 800afcc:	4819      	ldr	r0, [pc, #100]	; (800b034 <__s2b+0x90>)
 800afce:	21d3      	movs	r1, #211	; 0xd3
 800afd0:	f001 fcde 	bl	800c990 <__assert_func>
 800afd4:	0052      	lsls	r2, r2, #1
 800afd6:	3101      	adds	r1, #1
 800afd8:	e7f0      	b.n	800afbc <__s2b+0x18>
 800afda:	9b08      	ldr	r3, [sp, #32]
 800afdc:	6143      	str	r3, [r0, #20]
 800afde:	2d09      	cmp	r5, #9
 800afe0:	f04f 0301 	mov.w	r3, #1
 800afe4:	6103      	str	r3, [r0, #16]
 800afe6:	dd16      	ble.n	800b016 <__s2b+0x72>
 800afe8:	f104 0909 	add.w	r9, r4, #9
 800afec:	46c8      	mov	r8, r9
 800afee:	442c      	add	r4, r5
 800aff0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aff4:	4601      	mov	r1, r0
 800aff6:	3b30      	subs	r3, #48	; 0x30
 800aff8:	220a      	movs	r2, #10
 800affa:	4630      	mov	r0, r6
 800affc:	f7ff ff8c 	bl	800af18 <__multadd>
 800b000:	45a0      	cmp	r8, r4
 800b002:	d1f5      	bne.n	800aff0 <__s2b+0x4c>
 800b004:	f1a5 0408 	sub.w	r4, r5, #8
 800b008:	444c      	add	r4, r9
 800b00a:	1b2d      	subs	r5, r5, r4
 800b00c:	1963      	adds	r3, r4, r5
 800b00e:	42bb      	cmp	r3, r7
 800b010:	db04      	blt.n	800b01c <__s2b+0x78>
 800b012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b016:	340a      	adds	r4, #10
 800b018:	2509      	movs	r5, #9
 800b01a:	e7f6      	b.n	800b00a <__s2b+0x66>
 800b01c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b020:	4601      	mov	r1, r0
 800b022:	3b30      	subs	r3, #48	; 0x30
 800b024:	220a      	movs	r2, #10
 800b026:	4630      	mov	r0, r6
 800b028:	f7ff ff76 	bl	800af18 <__multadd>
 800b02c:	e7ee      	b.n	800b00c <__s2b+0x68>
 800b02e:	bf00      	nop
 800b030:	0800d801 	.word	0x0800d801
 800b034:	0800d812 	.word	0x0800d812

0800b038 <__hi0bits>:
 800b038:	0c03      	lsrs	r3, r0, #16
 800b03a:	041b      	lsls	r3, r3, #16
 800b03c:	b9d3      	cbnz	r3, 800b074 <__hi0bits+0x3c>
 800b03e:	0400      	lsls	r0, r0, #16
 800b040:	2310      	movs	r3, #16
 800b042:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b046:	bf04      	itt	eq
 800b048:	0200      	lsleq	r0, r0, #8
 800b04a:	3308      	addeq	r3, #8
 800b04c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b050:	bf04      	itt	eq
 800b052:	0100      	lsleq	r0, r0, #4
 800b054:	3304      	addeq	r3, #4
 800b056:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b05a:	bf04      	itt	eq
 800b05c:	0080      	lsleq	r0, r0, #2
 800b05e:	3302      	addeq	r3, #2
 800b060:	2800      	cmp	r0, #0
 800b062:	db05      	blt.n	800b070 <__hi0bits+0x38>
 800b064:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b068:	f103 0301 	add.w	r3, r3, #1
 800b06c:	bf08      	it	eq
 800b06e:	2320      	moveq	r3, #32
 800b070:	4618      	mov	r0, r3
 800b072:	4770      	bx	lr
 800b074:	2300      	movs	r3, #0
 800b076:	e7e4      	b.n	800b042 <__hi0bits+0xa>

0800b078 <__lo0bits>:
 800b078:	6803      	ldr	r3, [r0, #0]
 800b07a:	f013 0207 	ands.w	r2, r3, #7
 800b07e:	d00c      	beq.n	800b09a <__lo0bits+0x22>
 800b080:	07d9      	lsls	r1, r3, #31
 800b082:	d422      	bmi.n	800b0ca <__lo0bits+0x52>
 800b084:	079a      	lsls	r2, r3, #30
 800b086:	bf49      	itett	mi
 800b088:	085b      	lsrmi	r3, r3, #1
 800b08a:	089b      	lsrpl	r3, r3, #2
 800b08c:	6003      	strmi	r3, [r0, #0]
 800b08e:	2201      	movmi	r2, #1
 800b090:	bf5c      	itt	pl
 800b092:	6003      	strpl	r3, [r0, #0]
 800b094:	2202      	movpl	r2, #2
 800b096:	4610      	mov	r0, r2
 800b098:	4770      	bx	lr
 800b09a:	b299      	uxth	r1, r3
 800b09c:	b909      	cbnz	r1, 800b0a2 <__lo0bits+0x2a>
 800b09e:	0c1b      	lsrs	r3, r3, #16
 800b0a0:	2210      	movs	r2, #16
 800b0a2:	b2d9      	uxtb	r1, r3
 800b0a4:	b909      	cbnz	r1, 800b0aa <__lo0bits+0x32>
 800b0a6:	3208      	adds	r2, #8
 800b0a8:	0a1b      	lsrs	r3, r3, #8
 800b0aa:	0719      	lsls	r1, r3, #28
 800b0ac:	bf04      	itt	eq
 800b0ae:	091b      	lsreq	r3, r3, #4
 800b0b0:	3204      	addeq	r2, #4
 800b0b2:	0799      	lsls	r1, r3, #30
 800b0b4:	bf04      	itt	eq
 800b0b6:	089b      	lsreq	r3, r3, #2
 800b0b8:	3202      	addeq	r2, #2
 800b0ba:	07d9      	lsls	r1, r3, #31
 800b0bc:	d403      	bmi.n	800b0c6 <__lo0bits+0x4e>
 800b0be:	085b      	lsrs	r3, r3, #1
 800b0c0:	f102 0201 	add.w	r2, r2, #1
 800b0c4:	d003      	beq.n	800b0ce <__lo0bits+0x56>
 800b0c6:	6003      	str	r3, [r0, #0]
 800b0c8:	e7e5      	b.n	800b096 <__lo0bits+0x1e>
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	e7e3      	b.n	800b096 <__lo0bits+0x1e>
 800b0ce:	2220      	movs	r2, #32
 800b0d0:	e7e1      	b.n	800b096 <__lo0bits+0x1e>
	...

0800b0d4 <__i2b>:
 800b0d4:	b510      	push	{r4, lr}
 800b0d6:	460c      	mov	r4, r1
 800b0d8:	2101      	movs	r1, #1
 800b0da:	f7ff febb 	bl	800ae54 <_Balloc>
 800b0de:	4602      	mov	r2, r0
 800b0e0:	b928      	cbnz	r0, 800b0ee <__i2b+0x1a>
 800b0e2:	4b05      	ldr	r3, [pc, #20]	; (800b0f8 <__i2b+0x24>)
 800b0e4:	4805      	ldr	r0, [pc, #20]	; (800b0fc <__i2b+0x28>)
 800b0e6:	f240 1145 	movw	r1, #325	; 0x145
 800b0ea:	f001 fc51 	bl	800c990 <__assert_func>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	6144      	str	r4, [r0, #20]
 800b0f2:	6103      	str	r3, [r0, #16]
 800b0f4:	bd10      	pop	{r4, pc}
 800b0f6:	bf00      	nop
 800b0f8:	0800d801 	.word	0x0800d801
 800b0fc:	0800d812 	.word	0x0800d812

0800b100 <__multiply>:
 800b100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b104:	4691      	mov	r9, r2
 800b106:	690a      	ldr	r2, [r1, #16]
 800b108:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	bfb8      	it	lt
 800b110:	460b      	movlt	r3, r1
 800b112:	460c      	mov	r4, r1
 800b114:	bfbc      	itt	lt
 800b116:	464c      	movlt	r4, r9
 800b118:	4699      	movlt	r9, r3
 800b11a:	6927      	ldr	r7, [r4, #16]
 800b11c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b120:	68a3      	ldr	r3, [r4, #8]
 800b122:	6861      	ldr	r1, [r4, #4]
 800b124:	eb07 060a 	add.w	r6, r7, sl
 800b128:	42b3      	cmp	r3, r6
 800b12a:	b085      	sub	sp, #20
 800b12c:	bfb8      	it	lt
 800b12e:	3101      	addlt	r1, #1
 800b130:	f7ff fe90 	bl	800ae54 <_Balloc>
 800b134:	b930      	cbnz	r0, 800b144 <__multiply+0x44>
 800b136:	4602      	mov	r2, r0
 800b138:	4b44      	ldr	r3, [pc, #272]	; (800b24c <__multiply+0x14c>)
 800b13a:	4845      	ldr	r0, [pc, #276]	; (800b250 <__multiply+0x150>)
 800b13c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b140:	f001 fc26 	bl	800c990 <__assert_func>
 800b144:	f100 0514 	add.w	r5, r0, #20
 800b148:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b14c:	462b      	mov	r3, r5
 800b14e:	2200      	movs	r2, #0
 800b150:	4543      	cmp	r3, r8
 800b152:	d321      	bcc.n	800b198 <__multiply+0x98>
 800b154:	f104 0314 	add.w	r3, r4, #20
 800b158:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b15c:	f109 0314 	add.w	r3, r9, #20
 800b160:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b164:	9202      	str	r2, [sp, #8]
 800b166:	1b3a      	subs	r2, r7, r4
 800b168:	3a15      	subs	r2, #21
 800b16a:	f022 0203 	bic.w	r2, r2, #3
 800b16e:	3204      	adds	r2, #4
 800b170:	f104 0115 	add.w	r1, r4, #21
 800b174:	428f      	cmp	r7, r1
 800b176:	bf38      	it	cc
 800b178:	2204      	movcc	r2, #4
 800b17a:	9201      	str	r2, [sp, #4]
 800b17c:	9a02      	ldr	r2, [sp, #8]
 800b17e:	9303      	str	r3, [sp, #12]
 800b180:	429a      	cmp	r2, r3
 800b182:	d80c      	bhi.n	800b19e <__multiply+0x9e>
 800b184:	2e00      	cmp	r6, #0
 800b186:	dd03      	ble.n	800b190 <__multiply+0x90>
 800b188:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d05b      	beq.n	800b248 <__multiply+0x148>
 800b190:	6106      	str	r6, [r0, #16]
 800b192:	b005      	add	sp, #20
 800b194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b198:	f843 2b04 	str.w	r2, [r3], #4
 800b19c:	e7d8      	b.n	800b150 <__multiply+0x50>
 800b19e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b1a2:	f1ba 0f00 	cmp.w	sl, #0
 800b1a6:	d024      	beq.n	800b1f2 <__multiply+0xf2>
 800b1a8:	f104 0e14 	add.w	lr, r4, #20
 800b1ac:	46a9      	mov	r9, r5
 800b1ae:	f04f 0c00 	mov.w	ip, #0
 800b1b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b1b6:	f8d9 1000 	ldr.w	r1, [r9]
 800b1ba:	fa1f fb82 	uxth.w	fp, r2
 800b1be:	b289      	uxth	r1, r1
 800b1c0:	fb0a 110b 	mla	r1, sl, fp, r1
 800b1c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b1c8:	f8d9 2000 	ldr.w	r2, [r9]
 800b1cc:	4461      	add	r1, ip
 800b1ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b1d2:	fb0a c20b 	mla	r2, sl, fp, ip
 800b1d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b1da:	b289      	uxth	r1, r1
 800b1dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b1e0:	4577      	cmp	r7, lr
 800b1e2:	f849 1b04 	str.w	r1, [r9], #4
 800b1e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b1ea:	d8e2      	bhi.n	800b1b2 <__multiply+0xb2>
 800b1ec:	9a01      	ldr	r2, [sp, #4]
 800b1ee:	f845 c002 	str.w	ip, [r5, r2]
 800b1f2:	9a03      	ldr	r2, [sp, #12]
 800b1f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b1f8:	3304      	adds	r3, #4
 800b1fa:	f1b9 0f00 	cmp.w	r9, #0
 800b1fe:	d021      	beq.n	800b244 <__multiply+0x144>
 800b200:	6829      	ldr	r1, [r5, #0]
 800b202:	f104 0c14 	add.w	ip, r4, #20
 800b206:	46ae      	mov	lr, r5
 800b208:	f04f 0a00 	mov.w	sl, #0
 800b20c:	f8bc b000 	ldrh.w	fp, [ip]
 800b210:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b214:	fb09 220b 	mla	r2, r9, fp, r2
 800b218:	4452      	add	r2, sl
 800b21a:	b289      	uxth	r1, r1
 800b21c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b220:	f84e 1b04 	str.w	r1, [lr], #4
 800b224:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b228:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b22c:	f8be 1000 	ldrh.w	r1, [lr]
 800b230:	fb09 110a 	mla	r1, r9, sl, r1
 800b234:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b238:	4567      	cmp	r7, ip
 800b23a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b23e:	d8e5      	bhi.n	800b20c <__multiply+0x10c>
 800b240:	9a01      	ldr	r2, [sp, #4]
 800b242:	50a9      	str	r1, [r5, r2]
 800b244:	3504      	adds	r5, #4
 800b246:	e799      	b.n	800b17c <__multiply+0x7c>
 800b248:	3e01      	subs	r6, #1
 800b24a:	e79b      	b.n	800b184 <__multiply+0x84>
 800b24c:	0800d801 	.word	0x0800d801
 800b250:	0800d812 	.word	0x0800d812

0800b254 <__pow5mult>:
 800b254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b258:	4615      	mov	r5, r2
 800b25a:	f012 0203 	ands.w	r2, r2, #3
 800b25e:	4606      	mov	r6, r0
 800b260:	460f      	mov	r7, r1
 800b262:	d007      	beq.n	800b274 <__pow5mult+0x20>
 800b264:	4c25      	ldr	r4, [pc, #148]	; (800b2fc <__pow5mult+0xa8>)
 800b266:	3a01      	subs	r2, #1
 800b268:	2300      	movs	r3, #0
 800b26a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b26e:	f7ff fe53 	bl	800af18 <__multadd>
 800b272:	4607      	mov	r7, r0
 800b274:	10ad      	asrs	r5, r5, #2
 800b276:	d03d      	beq.n	800b2f4 <__pow5mult+0xa0>
 800b278:	69f4      	ldr	r4, [r6, #28]
 800b27a:	b97c      	cbnz	r4, 800b29c <__pow5mult+0x48>
 800b27c:	2010      	movs	r0, #16
 800b27e:	f7ff fd35 	bl	800acec <malloc>
 800b282:	4602      	mov	r2, r0
 800b284:	61f0      	str	r0, [r6, #28]
 800b286:	b928      	cbnz	r0, 800b294 <__pow5mult+0x40>
 800b288:	4b1d      	ldr	r3, [pc, #116]	; (800b300 <__pow5mult+0xac>)
 800b28a:	481e      	ldr	r0, [pc, #120]	; (800b304 <__pow5mult+0xb0>)
 800b28c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b290:	f001 fb7e 	bl	800c990 <__assert_func>
 800b294:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b298:	6004      	str	r4, [r0, #0]
 800b29a:	60c4      	str	r4, [r0, #12]
 800b29c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b2a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2a4:	b94c      	cbnz	r4, 800b2ba <__pow5mult+0x66>
 800b2a6:	f240 2171 	movw	r1, #625	; 0x271
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	f7ff ff12 	bl	800b0d4 <__i2b>
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2b6:	4604      	mov	r4, r0
 800b2b8:	6003      	str	r3, [r0, #0]
 800b2ba:	f04f 0900 	mov.w	r9, #0
 800b2be:	07eb      	lsls	r3, r5, #31
 800b2c0:	d50a      	bpl.n	800b2d8 <__pow5mult+0x84>
 800b2c2:	4639      	mov	r1, r7
 800b2c4:	4622      	mov	r2, r4
 800b2c6:	4630      	mov	r0, r6
 800b2c8:	f7ff ff1a 	bl	800b100 <__multiply>
 800b2cc:	4639      	mov	r1, r7
 800b2ce:	4680      	mov	r8, r0
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	f7ff fdff 	bl	800aed4 <_Bfree>
 800b2d6:	4647      	mov	r7, r8
 800b2d8:	106d      	asrs	r5, r5, #1
 800b2da:	d00b      	beq.n	800b2f4 <__pow5mult+0xa0>
 800b2dc:	6820      	ldr	r0, [r4, #0]
 800b2de:	b938      	cbnz	r0, 800b2f0 <__pow5mult+0x9c>
 800b2e0:	4622      	mov	r2, r4
 800b2e2:	4621      	mov	r1, r4
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	f7ff ff0b 	bl	800b100 <__multiply>
 800b2ea:	6020      	str	r0, [r4, #0]
 800b2ec:	f8c0 9000 	str.w	r9, [r0]
 800b2f0:	4604      	mov	r4, r0
 800b2f2:	e7e4      	b.n	800b2be <__pow5mult+0x6a>
 800b2f4:	4638      	mov	r0, r7
 800b2f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2fa:	bf00      	nop
 800b2fc:	0800d960 	.word	0x0800d960
 800b300:	0800d792 	.word	0x0800d792
 800b304:	0800d812 	.word	0x0800d812

0800b308 <__lshift>:
 800b308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b30c:	460c      	mov	r4, r1
 800b30e:	6849      	ldr	r1, [r1, #4]
 800b310:	6923      	ldr	r3, [r4, #16]
 800b312:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b316:	68a3      	ldr	r3, [r4, #8]
 800b318:	4607      	mov	r7, r0
 800b31a:	4691      	mov	r9, r2
 800b31c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b320:	f108 0601 	add.w	r6, r8, #1
 800b324:	42b3      	cmp	r3, r6
 800b326:	db0b      	blt.n	800b340 <__lshift+0x38>
 800b328:	4638      	mov	r0, r7
 800b32a:	f7ff fd93 	bl	800ae54 <_Balloc>
 800b32e:	4605      	mov	r5, r0
 800b330:	b948      	cbnz	r0, 800b346 <__lshift+0x3e>
 800b332:	4602      	mov	r2, r0
 800b334:	4b28      	ldr	r3, [pc, #160]	; (800b3d8 <__lshift+0xd0>)
 800b336:	4829      	ldr	r0, [pc, #164]	; (800b3dc <__lshift+0xd4>)
 800b338:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b33c:	f001 fb28 	bl	800c990 <__assert_func>
 800b340:	3101      	adds	r1, #1
 800b342:	005b      	lsls	r3, r3, #1
 800b344:	e7ee      	b.n	800b324 <__lshift+0x1c>
 800b346:	2300      	movs	r3, #0
 800b348:	f100 0114 	add.w	r1, r0, #20
 800b34c:	f100 0210 	add.w	r2, r0, #16
 800b350:	4618      	mov	r0, r3
 800b352:	4553      	cmp	r3, sl
 800b354:	db33      	blt.n	800b3be <__lshift+0xb6>
 800b356:	6920      	ldr	r0, [r4, #16]
 800b358:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b35c:	f104 0314 	add.w	r3, r4, #20
 800b360:	f019 091f 	ands.w	r9, r9, #31
 800b364:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b368:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b36c:	d02b      	beq.n	800b3c6 <__lshift+0xbe>
 800b36e:	f1c9 0e20 	rsb	lr, r9, #32
 800b372:	468a      	mov	sl, r1
 800b374:	2200      	movs	r2, #0
 800b376:	6818      	ldr	r0, [r3, #0]
 800b378:	fa00 f009 	lsl.w	r0, r0, r9
 800b37c:	4310      	orrs	r0, r2
 800b37e:	f84a 0b04 	str.w	r0, [sl], #4
 800b382:	f853 2b04 	ldr.w	r2, [r3], #4
 800b386:	459c      	cmp	ip, r3
 800b388:	fa22 f20e 	lsr.w	r2, r2, lr
 800b38c:	d8f3      	bhi.n	800b376 <__lshift+0x6e>
 800b38e:	ebac 0304 	sub.w	r3, ip, r4
 800b392:	3b15      	subs	r3, #21
 800b394:	f023 0303 	bic.w	r3, r3, #3
 800b398:	3304      	adds	r3, #4
 800b39a:	f104 0015 	add.w	r0, r4, #21
 800b39e:	4584      	cmp	ip, r0
 800b3a0:	bf38      	it	cc
 800b3a2:	2304      	movcc	r3, #4
 800b3a4:	50ca      	str	r2, [r1, r3]
 800b3a6:	b10a      	cbz	r2, 800b3ac <__lshift+0xa4>
 800b3a8:	f108 0602 	add.w	r6, r8, #2
 800b3ac:	3e01      	subs	r6, #1
 800b3ae:	4638      	mov	r0, r7
 800b3b0:	612e      	str	r6, [r5, #16]
 800b3b2:	4621      	mov	r1, r4
 800b3b4:	f7ff fd8e 	bl	800aed4 <_Bfree>
 800b3b8:	4628      	mov	r0, r5
 800b3ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3be:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	e7c5      	b.n	800b352 <__lshift+0x4a>
 800b3c6:	3904      	subs	r1, #4
 800b3c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3d0:	459c      	cmp	ip, r3
 800b3d2:	d8f9      	bhi.n	800b3c8 <__lshift+0xc0>
 800b3d4:	e7ea      	b.n	800b3ac <__lshift+0xa4>
 800b3d6:	bf00      	nop
 800b3d8:	0800d801 	.word	0x0800d801
 800b3dc:	0800d812 	.word	0x0800d812

0800b3e0 <__mcmp>:
 800b3e0:	b530      	push	{r4, r5, lr}
 800b3e2:	6902      	ldr	r2, [r0, #16]
 800b3e4:	690c      	ldr	r4, [r1, #16]
 800b3e6:	1b12      	subs	r2, r2, r4
 800b3e8:	d10e      	bne.n	800b408 <__mcmp+0x28>
 800b3ea:	f100 0314 	add.w	r3, r0, #20
 800b3ee:	3114      	adds	r1, #20
 800b3f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b3f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b3f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b3fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b400:	42a5      	cmp	r5, r4
 800b402:	d003      	beq.n	800b40c <__mcmp+0x2c>
 800b404:	d305      	bcc.n	800b412 <__mcmp+0x32>
 800b406:	2201      	movs	r2, #1
 800b408:	4610      	mov	r0, r2
 800b40a:	bd30      	pop	{r4, r5, pc}
 800b40c:	4283      	cmp	r3, r0
 800b40e:	d3f3      	bcc.n	800b3f8 <__mcmp+0x18>
 800b410:	e7fa      	b.n	800b408 <__mcmp+0x28>
 800b412:	f04f 32ff 	mov.w	r2, #4294967295
 800b416:	e7f7      	b.n	800b408 <__mcmp+0x28>

0800b418 <__mdiff>:
 800b418:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b41c:	460c      	mov	r4, r1
 800b41e:	4606      	mov	r6, r0
 800b420:	4611      	mov	r1, r2
 800b422:	4620      	mov	r0, r4
 800b424:	4690      	mov	r8, r2
 800b426:	f7ff ffdb 	bl	800b3e0 <__mcmp>
 800b42a:	1e05      	subs	r5, r0, #0
 800b42c:	d110      	bne.n	800b450 <__mdiff+0x38>
 800b42e:	4629      	mov	r1, r5
 800b430:	4630      	mov	r0, r6
 800b432:	f7ff fd0f 	bl	800ae54 <_Balloc>
 800b436:	b930      	cbnz	r0, 800b446 <__mdiff+0x2e>
 800b438:	4b3a      	ldr	r3, [pc, #232]	; (800b524 <__mdiff+0x10c>)
 800b43a:	4602      	mov	r2, r0
 800b43c:	f240 2137 	movw	r1, #567	; 0x237
 800b440:	4839      	ldr	r0, [pc, #228]	; (800b528 <__mdiff+0x110>)
 800b442:	f001 faa5 	bl	800c990 <__assert_func>
 800b446:	2301      	movs	r3, #1
 800b448:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b44c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b450:	bfa4      	itt	ge
 800b452:	4643      	movge	r3, r8
 800b454:	46a0      	movge	r8, r4
 800b456:	4630      	mov	r0, r6
 800b458:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b45c:	bfa6      	itte	ge
 800b45e:	461c      	movge	r4, r3
 800b460:	2500      	movge	r5, #0
 800b462:	2501      	movlt	r5, #1
 800b464:	f7ff fcf6 	bl	800ae54 <_Balloc>
 800b468:	b920      	cbnz	r0, 800b474 <__mdiff+0x5c>
 800b46a:	4b2e      	ldr	r3, [pc, #184]	; (800b524 <__mdiff+0x10c>)
 800b46c:	4602      	mov	r2, r0
 800b46e:	f240 2145 	movw	r1, #581	; 0x245
 800b472:	e7e5      	b.n	800b440 <__mdiff+0x28>
 800b474:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b478:	6926      	ldr	r6, [r4, #16]
 800b47a:	60c5      	str	r5, [r0, #12]
 800b47c:	f104 0914 	add.w	r9, r4, #20
 800b480:	f108 0514 	add.w	r5, r8, #20
 800b484:	f100 0e14 	add.w	lr, r0, #20
 800b488:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b48c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b490:	f108 0210 	add.w	r2, r8, #16
 800b494:	46f2      	mov	sl, lr
 800b496:	2100      	movs	r1, #0
 800b498:	f859 3b04 	ldr.w	r3, [r9], #4
 800b49c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b4a0:	fa11 f88b 	uxtah	r8, r1, fp
 800b4a4:	b299      	uxth	r1, r3
 800b4a6:	0c1b      	lsrs	r3, r3, #16
 800b4a8:	eba8 0801 	sub.w	r8, r8, r1
 800b4ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b4b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b4b4:	fa1f f888 	uxth.w	r8, r8
 800b4b8:	1419      	asrs	r1, r3, #16
 800b4ba:	454e      	cmp	r6, r9
 800b4bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b4c0:	f84a 3b04 	str.w	r3, [sl], #4
 800b4c4:	d8e8      	bhi.n	800b498 <__mdiff+0x80>
 800b4c6:	1b33      	subs	r3, r6, r4
 800b4c8:	3b15      	subs	r3, #21
 800b4ca:	f023 0303 	bic.w	r3, r3, #3
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	3415      	adds	r4, #21
 800b4d2:	42a6      	cmp	r6, r4
 800b4d4:	bf38      	it	cc
 800b4d6:	2304      	movcc	r3, #4
 800b4d8:	441d      	add	r5, r3
 800b4da:	4473      	add	r3, lr
 800b4dc:	469e      	mov	lr, r3
 800b4de:	462e      	mov	r6, r5
 800b4e0:	4566      	cmp	r6, ip
 800b4e2:	d30e      	bcc.n	800b502 <__mdiff+0xea>
 800b4e4:	f10c 0203 	add.w	r2, ip, #3
 800b4e8:	1b52      	subs	r2, r2, r5
 800b4ea:	f022 0203 	bic.w	r2, r2, #3
 800b4ee:	3d03      	subs	r5, #3
 800b4f0:	45ac      	cmp	ip, r5
 800b4f2:	bf38      	it	cc
 800b4f4:	2200      	movcc	r2, #0
 800b4f6:	4413      	add	r3, r2
 800b4f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b4fc:	b17a      	cbz	r2, 800b51e <__mdiff+0x106>
 800b4fe:	6107      	str	r7, [r0, #16]
 800b500:	e7a4      	b.n	800b44c <__mdiff+0x34>
 800b502:	f856 8b04 	ldr.w	r8, [r6], #4
 800b506:	fa11 f288 	uxtah	r2, r1, r8
 800b50a:	1414      	asrs	r4, r2, #16
 800b50c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b510:	b292      	uxth	r2, r2
 800b512:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b516:	f84e 2b04 	str.w	r2, [lr], #4
 800b51a:	1421      	asrs	r1, r4, #16
 800b51c:	e7e0      	b.n	800b4e0 <__mdiff+0xc8>
 800b51e:	3f01      	subs	r7, #1
 800b520:	e7ea      	b.n	800b4f8 <__mdiff+0xe0>
 800b522:	bf00      	nop
 800b524:	0800d801 	.word	0x0800d801
 800b528:	0800d812 	.word	0x0800d812

0800b52c <__ulp>:
 800b52c:	b082      	sub	sp, #8
 800b52e:	ed8d 0b00 	vstr	d0, [sp]
 800b532:	9a01      	ldr	r2, [sp, #4]
 800b534:	4b0f      	ldr	r3, [pc, #60]	; (800b574 <__ulp+0x48>)
 800b536:	4013      	ands	r3, r2
 800b538:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	dc08      	bgt.n	800b552 <__ulp+0x26>
 800b540:	425b      	negs	r3, r3
 800b542:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b546:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b54a:	da04      	bge.n	800b556 <__ulp+0x2a>
 800b54c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b550:	4113      	asrs	r3, r2
 800b552:	2200      	movs	r2, #0
 800b554:	e008      	b.n	800b568 <__ulp+0x3c>
 800b556:	f1a2 0314 	sub.w	r3, r2, #20
 800b55a:	2b1e      	cmp	r3, #30
 800b55c:	bfda      	itte	le
 800b55e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b562:	40da      	lsrle	r2, r3
 800b564:	2201      	movgt	r2, #1
 800b566:	2300      	movs	r3, #0
 800b568:	4619      	mov	r1, r3
 800b56a:	4610      	mov	r0, r2
 800b56c:	ec41 0b10 	vmov	d0, r0, r1
 800b570:	b002      	add	sp, #8
 800b572:	4770      	bx	lr
 800b574:	7ff00000 	.word	0x7ff00000

0800b578 <__b2d>:
 800b578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b57c:	6906      	ldr	r6, [r0, #16]
 800b57e:	f100 0814 	add.w	r8, r0, #20
 800b582:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b586:	1f37      	subs	r7, r6, #4
 800b588:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b58c:	4610      	mov	r0, r2
 800b58e:	f7ff fd53 	bl	800b038 <__hi0bits>
 800b592:	f1c0 0320 	rsb	r3, r0, #32
 800b596:	280a      	cmp	r0, #10
 800b598:	600b      	str	r3, [r1, #0]
 800b59a:	491b      	ldr	r1, [pc, #108]	; (800b608 <__b2d+0x90>)
 800b59c:	dc15      	bgt.n	800b5ca <__b2d+0x52>
 800b59e:	f1c0 0c0b 	rsb	ip, r0, #11
 800b5a2:	fa22 f30c 	lsr.w	r3, r2, ip
 800b5a6:	45b8      	cmp	r8, r7
 800b5a8:	ea43 0501 	orr.w	r5, r3, r1
 800b5ac:	bf34      	ite	cc
 800b5ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5b2:	2300      	movcs	r3, #0
 800b5b4:	3015      	adds	r0, #21
 800b5b6:	fa02 f000 	lsl.w	r0, r2, r0
 800b5ba:	fa23 f30c 	lsr.w	r3, r3, ip
 800b5be:	4303      	orrs	r3, r0
 800b5c0:	461c      	mov	r4, r3
 800b5c2:	ec45 4b10 	vmov	d0, r4, r5
 800b5c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5ca:	45b8      	cmp	r8, r7
 800b5cc:	bf3a      	itte	cc
 800b5ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5d2:	f1a6 0708 	subcc.w	r7, r6, #8
 800b5d6:	2300      	movcs	r3, #0
 800b5d8:	380b      	subs	r0, #11
 800b5da:	d012      	beq.n	800b602 <__b2d+0x8a>
 800b5dc:	f1c0 0120 	rsb	r1, r0, #32
 800b5e0:	fa23 f401 	lsr.w	r4, r3, r1
 800b5e4:	4082      	lsls	r2, r0
 800b5e6:	4322      	orrs	r2, r4
 800b5e8:	4547      	cmp	r7, r8
 800b5ea:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b5ee:	bf8c      	ite	hi
 800b5f0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b5f4:	2200      	movls	r2, #0
 800b5f6:	4083      	lsls	r3, r0
 800b5f8:	40ca      	lsrs	r2, r1
 800b5fa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b5fe:	4313      	orrs	r3, r2
 800b600:	e7de      	b.n	800b5c0 <__b2d+0x48>
 800b602:	ea42 0501 	orr.w	r5, r2, r1
 800b606:	e7db      	b.n	800b5c0 <__b2d+0x48>
 800b608:	3ff00000 	.word	0x3ff00000

0800b60c <__d2b>:
 800b60c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b610:	460f      	mov	r7, r1
 800b612:	2101      	movs	r1, #1
 800b614:	ec59 8b10 	vmov	r8, r9, d0
 800b618:	4616      	mov	r6, r2
 800b61a:	f7ff fc1b 	bl	800ae54 <_Balloc>
 800b61e:	4604      	mov	r4, r0
 800b620:	b930      	cbnz	r0, 800b630 <__d2b+0x24>
 800b622:	4602      	mov	r2, r0
 800b624:	4b24      	ldr	r3, [pc, #144]	; (800b6b8 <__d2b+0xac>)
 800b626:	4825      	ldr	r0, [pc, #148]	; (800b6bc <__d2b+0xb0>)
 800b628:	f240 310f 	movw	r1, #783	; 0x30f
 800b62c:	f001 f9b0 	bl	800c990 <__assert_func>
 800b630:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b634:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b638:	bb2d      	cbnz	r5, 800b686 <__d2b+0x7a>
 800b63a:	9301      	str	r3, [sp, #4]
 800b63c:	f1b8 0300 	subs.w	r3, r8, #0
 800b640:	d026      	beq.n	800b690 <__d2b+0x84>
 800b642:	4668      	mov	r0, sp
 800b644:	9300      	str	r3, [sp, #0]
 800b646:	f7ff fd17 	bl	800b078 <__lo0bits>
 800b64a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b64e:	b1e8      	cbz	r0, 800b68c <__d2b+0x80>
 800b650:	f1c0 0320 	rsb	r3, r0, #32
 800b654:	fa02 f303 	lsl.w	r3, r2, r3
 800b658:	430b      	orrs	r3, r1
 800b65a:	40c2      	lsrs	r2, r0
 800b65c:	6163      	str	r3, [r4, #20]
 800b65e:	9201      	str	r2, [sp, #4]
 800b660:	9b01      	ldr	r3, [sp, #4]
 800b662:	61a3      	str	r3, [r4, #24]
 800b664:	2b00      	cmp	r3, #0
 800b666:	bf14      	ite	ne
 800b668:	2202      	movne	r2, #2
 800b66a:	2201      	moveq	r2, #1
 800b66c:	6122      	str	r2, [r4, #16]
 800b66e:	b1bd      	cbz	r5, 800b6a0 <__d2b+0x94>
 800b670:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b674:	4405      	add	r5, r0
 800b676:	603d      	str	r5, [r7, #0]
 800b678:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b67c:	6030      	str	r0, [r6, #0]
 800b67e:	4620      	mov	r0, r4
 800b680:	b003      	add	sp, #12
 800b682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b686:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b68a:	e7d6      	b.n	800b63a <__d2b+0x2e>
 800b68c:	6161      	str	r1, [r4, #20]
 800b68e:	e7e7      	b.n	800b660 <__d2b+0x54>
 800b690:	a801      	add	r0, sp, #4
 800b692:	f7ff fcf1 	bl	800b078 <__lo0bits>
 800b696:	9b01      	ldr	r3, [sp, #4]
 800b698:	6163      	str	r3, [r4, #20]
 800b69a:	3020      	adds	r0, #32
 800b69c:	2201      	movs	r2, #1
 800b69e:	e7e5      	b.n	800b66c <__d2b+0x60>
 800b6a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6a8:	6038      	str	r0, [r7, #0]
 800b6aa:	6918      	ldr	r0, [r3, #16]
 800b6ac:	f7ff fcc4 	bl	800b038 <__hi0bits>
 800b6b0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6b4:	e7e2      	b.n	800b67c <__d2b+0x70>
 800b6b6:	bf00      	nop
 800b6b8:	0800d801 	.word	0x0800d801
 800b6bc:	0800d812 	.word	0x0800d812

0800b6c0 <__ratio>:
 800b6c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	4688      	mov	r8, r1
 800b6c6:	4669      	mov	r1, sp
 800b6c8:	4681      	mov	r9, r0
 800b6ca:	f7ff ff55 	bl	800b578 <__b2d>
 800b6ce:	a901      	add	r1, sp, #4
 800b6d0:	4640      	mov	r0, r8
 800b6d2:	ec55 4b10 	vmov	r4, r5, d0
 800b6d6:	f7ff ff4f 	bl	800b578 <__b2d>
 800b6da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b6de:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b6e2:	eba3 0c02 	sub.w	ip, r3, r2
 800b6e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b6ea:	1a9b      	subs	r3, r3, r2
 800b6ec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b6f0:	ec51 0b10 	vmov	r0, r1, d0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	bfd6      	itet	le
 800b6f8:	460a      	movle	r2, r1
 800b6fa:	462a      	movgt	r2, r5
 800b6fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b700:	468b      	mov	fp, r1
 800b702:	462f      	mov	r7, r5
 800b704:	bfd4      	ite	le
 800b706:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b70a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b70e:	4620      	mov	r0, r4
 800b710:	ee10 2a10 	vmov	r2, s0
 800b714:	465b      	mov	r3, fp
 800b716:	4639      	mov	r1, r7
 800b718:	f7f5 f8c8 	bl	80008ac <__aeabi_ddiv>
 800b71c:	ec41 0b10 	vmov	d0, r0, r1
 800b720:	b003      	add	sp, #12
 800b722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b726 <__copybits>:
 800b726:	3901      	subs	r1, #1
 800b728:	b570      	push	{r4, r5, r6, lr}
 800b72a:	1149      	asrs	r1, r1, #5
 800b72c:	6914      	ldr	r4, [r2, #16]
 800b72e:	3101      	adds	r1, #1
 800b730:	f102 0314 	add.w	r3, r2, #20
 800b734:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b738:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b73c:	1f05      	subs	r5, r0, #4
 800b73e:	42a3      	cmp	r3, r4
 800b740:	d30c      	bcc.n	800b75c <__copybits+0x36>
 800b742:	1aa3      	subs	r3, r4, r2
 800b744:	3b11      	subs	r3, #17
 800b746:	f023 0303 	bic.w	r3, r3, #3
 800b74a:	3211      	adds	r2, #17
 800b74c:	42a2      	cmp	r2, r4
 800b74e:	bf88      	it	hi
 800b750:	2300      	movhi	r3, #0
 800b752:	4418      	add	r0, r3
 800b754:	2300      	movs	r3, #0
 800b756:	4288      	cmp	r0, r1
 800b758:	d305      	bcc.n	800b766 <__copybits+0x40>
 800b75a:	bd70      	pop	{r4, r5, r6, pc}
 800b75c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b760:	f845 6f04 	str.w	r6, [r5, #4]!
 800b764:	e7eb      	b.n	800b73e <__copybits+0x18>
 800b766:	f840 3b04 	str.w	r3, [r0], #4
 800b76a:	e7f4      	b.n	800b756 <__copybits+0x30>

0800b76c <__any_on>:
 800b76c:	f100 0214 	add.w	r2, r0, #20
 800b770:	6900      	ldr	r0, [r0, #16]
 800b772:	114b      	asrs	r3, r1, #5
 800b774:	4298      	cmp	r0, r3
 800b776:	b510      	push	{r4, lr}
 800b778:	db11      	blt.n	800b79e <__any_on+0x32>
 800b77a:	dd0a      	ble.n	800b792 <__any_on+0x26>
 800b77c:	f011 011f 	ands.w	r1, r1, #31
 800b780:	d007      	beq.n	800b792 <__any_on+0x26>
 800b782:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b786:	fa24 f001 	lsr.w	r0, r4, r1
 800b78a:	fa00 f101 	lsl.w	r1, r0, r1
 800b78e:	428c      	cmp	r4, r1
 800b790:	d10b      	bne.n	800b7aa <__any_on+0x3e>
 800b792:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b796:	4293      	cmp	r3, r2
 800b798:	d803      	bhi.n	800b7a2 <__any_on+0x36>
 800b79a:	2000      	movs	r0, #0
 800b79c:	bd10      	pop	{r4, pc}
 800b79e:	4603      	mov	r3, r0
 800b7a0:	e7f7      	b.n	800b792 <__any_on+0x26>
 800b7a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7a6:	2900      	cmp	r1, #0
 800b7a8:	d0f5      	beq.n	800b796 <__any_on+0x2a>
 800b7aa:	2001      	movs	r0, #1
 800b7ac:	e7f6      	b.n	800b79c <__any_on+0x30>

0800b7ae <sulp>:
 800b7ae:	b570      	push	{r4, r5, r6, lr}
 800b7b0:	4604      	mov	r4, r0
 800b7b2:	460d      	mov	r5, r1
 800b7b4:	ec45 4b10 	vmov	d0, r4, r5
 800b7b8:	4616      	mov	r6, r2
 800b7ba:	f7ff feb7 	bl	800b52c <__ulp>
 800b7be:	ec51 0b10 	vmov	r0, r1, d0
 800b7c2:	b17e      	cbz	r6, 800b7e4 <sulp+0x36>
 800b7c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b7c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	dd09      	ble.n	800b7e4 <sulp+0x36>
 800b7d0:	051b      	lsls	r3, r3, #20
 800b7d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b7d6:	2400      	movs	r4, #0
 800b7d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b7dc:	4622      	mov	r2, r4
 800b7de:	462b      	mov	r3, r5
 800b7e0:	f7f4 ff3a 	bl	8000658 <__aeabi_dmul>
 800b7e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b7e8 <_strtod_l>:
 800b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	ed2d 8b02 	vpush	{d8}
 800b7f0:	b09b      	sub	sp, #108	; 0x6c
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	9213      	str	r2, [sp, #76]	; 0x4c
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	9216      	str	r2, [sp, #88]	; 0x58
 800b7fa:	460d      	mov	r5, r1
 800b7fc:	f04f 0800 	mov.w	r8, #0
 800b800:	f04f 0900 	mov.w	r9, #0
 800b804:	460a      	mov	r2, r1
 800b806:	9215      	str	r2, [sp, #84]	; 0x54
 800b808:	7811      	ldrb	r1, [r2, #0]
 800b80a:	292b      	cmp	r1, #43	; 0x2b
 800b80c:	d04c      	beq.n	800b8a8 <_strtod_l+0xc0>
 800b80e:	d83a      	bhi.n	800b886 <_strtod_l+0x9e>
 800b810:	290d      	cmp	r1, #13
 800b812:	d834      	bhi.n	800b87e <_strtod_l+0x96>
 800b814:	2908      	cmp	r1, #8
 800b816:	d834      	bhi.n	800b882 <_strtod_l+0x9a>
 800b818:	2900      	cmp	r1, #0
 800b81a:	d03d      	beq.n	800b898 <_strtod_l+0xb0>
 800b81c:	2200      	movs	r2, #0
 800b81e:	920a      	str	r2, [sp, #40]	; 0x28
 800b820:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b822:	7832      	ldrb	r2, [r6, #0]
 800b824:	2a30      	cmp	r2, #48	; 0x30
 800b826:	f040 80b4 	bne.w	800b992 <_strtod_l+0x1aa>
 800b82a:	7872      	ldrb	r2, [r6, #1]
 800b82c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b830:	2a58      	cmp	r2, #88	; 0x58
 800b832:	d170      	bne.n	800b916 <_strtod_l+0x12e>
 800b834:	9302      	str	r3, [sp, #8]
 800b836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b838:	9301      	str	r3, [sp, #4]
 800b83a:	ab16      	add	r3, sp, #88	; 0x58
 800b83c:	9300      	str	r3, [sp, #0]
 800b83e:	4a8e      	ldr	r2, [pc, #568]	; (800ba78 <_strtod_l+0x290>)
 800b840:	ab17      	add	r3, sp, #92	; 0x5c
 800b842:	a915      	add	r1, sp, #84	; 0x54
 800b844:	4620      	mov	r0, r4
 800b846:	f001 f93f 	bl	800cac8 <__gethex>
 800b84a:	f010 070f 	ands.w	r7, r0, #15
 800b84e:	4605      	mov	r5, r0
 800b850:	d005      	beq.n	800b85e <_strtod_l+0x76>
 800b852:	2f06      	cmp	r7, #6
 800b854:	d12a      	bne.n	800b8ac <_strtod_l+0xc4>
 800b856:	3601      	adds	r6, #1
 800b858:	2300      	movs	r3, #0
 800b85a:	9615      	str	r6, [sp, #84]	; 0x54
 800b85c:	930a      	str	r3, [sp, #40]	; 0x28
 800b85e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b860:	2b00      	cmp	r3, #0
 800b862:	f040 857f 	bne.w	800c364 <_strtod_l+0xb7c>
 800b866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b868:	b1db      	cbz	r3, 800b8a2 <_strtod_l+0xba>
 800b86a:	4642      	mov	r2, r8
 800b86c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b870:	ec43 2b10 	vmov	d0, r2, r3
 800b874:	b01b      	add	sp, #108	; 0x6c
 800b876:	ecbd 8b02 	vpop	{d8}
 800b87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b87e:	2920      	cmp	r1, #32
 800b880:	d1cc      	bne.n	800b81c <_strtod_l+0x34>
 800b882:	3201      	adds	r2, #1
 800b884:	e7bf      	b.n	800b806 <_strtod_l+0x1e>
 800b886:	292d      	cmp	r1, #45	; 0x2d
 800b888:	d1c8      	bne.n	800b81c <_strtod_l+0x34>
 800b88a:	2101      	movs	r1, #1
 800b88c:	910a      	str	r1, [sp, #40]	; 0x28
 800b88e:	1c51      	adds	r1, r2, #1
 800b890:	9115      	str	r1, [sp, #84]	; 0x54
 800b892:	7852      	ldrb	r2, [r2, #1]
 800b894:	2a00      	cmp	r2, #0
 800b896:	d1c3      	bne.n	800b820 <_strtod_l+0x38>
 800b898:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b89a:	9515      	str	r5, [sp, #84]	; 0x54
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	f040 855f 	bne.w	800c360 <_strtod_l+0xb78>
 800b8a2:	4642      	mov	r2, r8
 800b8a4:	464b      	mov	r3, r9
 800b8a6:	e7e3      	b.n	800b870 <_strtod_l+0x88>
 800b8a8:	2100      	movs	r1, #0
 800b8aa:	e7ef      	b.n	800b88c <_strtod_l+0xa4>
 800b8ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b8ae:	b13a      	cbz	r2, 800b8c0 <_strtod_l+0xd8>
 800b8b0:	2135      	movs	r1, #53	; 0x35
 800b8b2:	a818      	add	r0, sp, #96	; 0x60
 800b8b4:	f7ff ff37 	bl	800b726 <__copybits>
 800b8b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	f7ff fb0a 	bl	800aed4 <_Bfree>
 800b8c0:	3f01      	subs	r7, #1
 800b8c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b8c4:	2f04      	cmp	r7, #4
 800b8c6:	d806      	bhi.n	800b8d6 <_strtod_l+0xee>
 800b8c8:	e8df f007 	tbb	[pc, r7]
 800b8cc:	201d0314 	.word	0x201d0314
 800b8d0:	14          	.byte	0x14
 800b8d1:	00          	.byte	0x00
 800b8d2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b8d6:	05e9      	lsls	r1, r5, #23
 800b8d8:	bf48      	it	mi
 800b8da:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b8de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b8e2:	0d1b      	lsrs	r3, r3, #20
 800b8e4:	051b      	lsls	r3, r3, #20
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d1b9      	bne.n	800b85e <_strtod_l+0x76>
 800b8ea:	f7fe fb03 	bl	8009ef4 <__errno>
 800b8ee:	2322      	movs	r3, #34	; 0x22
 800b8f0:	6003      	str	r3, [r0, #0]
 800b8f2:	e7b4      	b.n	800b85e <_strtod_l+0x76>
 800b8f4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b8f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b8fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b900:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b904:	e7e7      	b.n	800b8d6 <_strtod_l+0xee>
 800b906:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ba80 <_strtod_l+0x298>
 800b90a:	e7e4      	b.n	800b8d6 <_strtod_l+0xee>
 800b90c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b910:	f04f 38ff 	mov.w	r8, #4294967295
 800b914:	e7df      	b.n	800b8d6 <_strtod_l+0xee>
 800b916:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b918:	1c5a      	adds	r2, r3, #1
 800b91a:	9215      	str	r2, [sp, #84]	; 0x54
 800b91c:	785b      	ldrb	r3, [r3, #1]
 800b91e:	2b30      	cmp	r3, #48	; 0x30
 800b920:	d0f9      	beq.n	800b916 <_strtod_l+0x12e>
 800b922:	2b00      	cmp	r3, #0
 800b924:	d09b      	beq.n	800b85e <_strtod_l+0x76>
 800b926:	2301      	movs	r3, #1
 800b928:	f04f 0a00 	mov.w	sl, #0
 800b92c:	9304      	str	r3, [sp, #16]
 800b92e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b930:	930b      	str	r3, [sp, #44]	; 0x2c
 800b932:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b936:	46d3      	mov	fp, sl
 800b938:	220a      	movs	r2, #10
 800b93a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b93c:	7806      	ldrb	r6, [r0, #0]
 800b93e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b942:	b2d9      	uxtb	r1, r3
 800b944:	2909      	cmp	r1, #9
 800b946:	d926      	bls.n	800b996 <_strtod_l+0x1ae>
 800b948:	494c      	ldr	r1, [pc, #304]	; (800ba7c <_strtod_l+0x294>)
 800b94a:	2201      	movs	r2, #1
 800b94c:	f000 ffe6 	bl	800c91c <strncmp>
 800b950:	2800      	cmp	r0, #0
 800b952:	d030      	beq.n	800b9b6 <_strtod_l+0x1ce>
 800b954:	2000      	movs	r0, #0
 800b956:	4632      	mov	r2, r6
 800b958:	9005      	str	r0, [sp, #20]
 800b95a:	465e      	mov	r6, fp
 800b95c:	4603      	mov	r3, r0
 800b95e:	2a65      	cmp	r2, #101	; 0x65
 800b960:	d001      	beq.n	800b966 <_strtod_l+0x17e>
 800b962:	2a45      	cmp	r2, #69	; 0x45
 800b964:	d113      	bne.n	800b98e <_strtod_l+0x1a6>
 800b966:	b91e      	cbnz	r6, 800b970 <_strtod_l+0x188>
 800b968:	9a04      	ldr	r2, [sp, #16]
 800b96a:	4302      	orrs	r2, r0
 800b96c:	d094      	beq.n	800b898 <_strtod_l+0xb0>
 800b96e:	2600      	movs	r6, #0
 800b970:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b972:	1c6a      	adds	r2, r5, #1
 800b974:	9215      	str	r2, [sp, #84]	; 0x54
 800b976:	786a      	ldrb	r2, [r5, #1]
 800b978:	2a2b      	cmp	r2, #43	; 0x2b
 800b97a:	d074      	beq.n	800ba66 <_strtod_l+0x27e>
 800b97c:	2a2d      	cmp	r2, #45	; 0x2d
 800b97e:	d078      	beq.n	800ba72 <_strtod_l+0x28a>
 800b980:	f04f 0c00 	mov.w	ip, #0
 800b984:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b988:	2909      	cmp	r1, #9
 800b98a:	d97f      	bls.n	800ba8c <_strtod_l+0x2a4>
 800b98c:	9515      	str	r5, [sp, #84]	; 0x54
 800b98e:	2700      	movs	r7, #0
 800b990:	e09e      	b.n	800bad0 <_strtod_l+0x2e8>
 800b992:	2300      	movs	r3, #0
 800b994:	e7c8      	b.n	800b928 <_strtod_l+0x140>
 800b996:	f1bb 0f08 	cmp.w	fp, #8
 800b99a:	bfd8      	it	le
 800b99c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b99e:	f100 0001 	add.w	r0, r0, #1
 800b9a2:	bfda      	itte	le
 800b9a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800b9a8:	9309      	strle	r3, [sp, #36]	; 0x24
 800b9aa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b9ae:	f10b 0b01 	add.w	fp, fp, #1
 800b9b2:	9015      	str	r0, [sp, #84]	; 0x54
 800b9b4:	e7c1      	b.n	800b93a <_strtod_l+0x152>
 800b9b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b9b8:	1c5a      	adds	r2, r3, #1
 800b9ba:	9215      	str	r2, [sp, #84]	; 0x54
 800b9bc:	785a      	ldrb	r2, [r3, #1]
 800b9be:	f1bb 0f00 	cmp.w	fp, #0
 800b9c2:	d037      	beq.n	800ba34 <_strtod_l+0x24c>
 800b9c4:	9005      	str	r0, [sp, #20]
 800b9c6:	465e      	mov	r6, fp
 800b9c8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b9cc:	2b09      	cmp	r3, #9
 800b9ce:	d912      	bls.n	800b9f6 <_strtod_l+0x20e>
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	e7c4      	b.n	800b95e <_strtod_l+0x176>
 800b9d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b9d6:	1c5a      	adds	r2, r3, #1
 800b9d8:	9215      	str	r2, [sp, #84]	; 0x54
 800b9da:	785a      	ldrb	r2, [r3, #1]
 800b9dc:	3001      	adds	r0, #1
 800b9de:	2a30      	cmp	r2, #48	; 0x30
 800b9e0:	d0f8      	beq.n	800b9d4 <_strtod_l+0x1ec>
 800b9e2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b9e6:	2b08      	cmp	r3, #8
 800b9e8:	f200 84c1 	bhi.w	800c36e <_strtod_l+0xb86>
 800b9ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b9ee:	9005      	str	r0, [sp, #20]
 800b9f0:	2000      	movs	r0, #0
 800b9f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9f4:	4606      	mov	r6, r0
 800b9f6:	3a30      	subs	r2, #48	; 0x30
 800b9f8:	f100 0301 	add.w	r3, r0, #1
 800b9fc:	d014      	beq.n	800ba28 <_strtod_l+0x240>
 800b9fe:	9905      	ldr	r1, [sp, #20]
 800ba00:	4419      	add	r1, r3
 800ba02:	9105      	str	r1, [sp, #20]
 800ba04:	4633      	mov	r3, r6
 800ba06:	eb00 0c06 	add.w	ip, r0, r6
 800ba0a:	210a      	movs	r1, #10
 800ba0c:	4563      	cmp	r3, ip
 800ba0e:	d113      	bne.n	800ba38 <_strtod_l+0x250>
 800ba10:	1833      	adds	r3, r6, r0
 800ba12:	2b08      	cmp	r3, #8
 800ba14:	f106 0601 	add.w	r6, r6, #1
 800ba18:	4406      	add	r6, r0
 800ba1a:	dc1a      	bgt.n	800ba52 <_strtod_l+0x26a>
 800ba1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba1e:	230a      	movs	r3, #10
 800ba20:	fb03 2301 	mla	r3, r3, r1, r2
 800ba24:	9309      	str	r3, [sp, #36]	; 0x24
 800ba26:	2300      	movs	r3, #0
 800ba28:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ba2a:	1c51      	adds	r1, r2, #1
 800ba2c:	9115      	str	r1, [sp, #84]	; 0x54
 800ba2e:	7852      	ldrb	r2, [r2, #1]
 800ba30:	4618      	mov	r0, r3
 800ba32:	e7c9      	b.n	800b9c8 <_strtod_l+0x1e0>
 800ba34:	4658      	mov	r0, fp
 800ba36:	e7d2      	b.n	800b9de <_strtod_l+0x1f6>
 800ba38:	2b08      	cmp	r3, #8
 800ba3a:	f103 0301 	add.w	r3, r3, #1
 800ba3e:	dc03      	bgt.n	800ba48 <_strtod_l+0x260>
 800ba40:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ba42:	434f      	muls	r7, r1
 800ba44:	9709      	str	r7, [sp, #36]	; 0x24
 800ba46:	e7e1      	b.n	800ba0c <_strtod_l+0x224>
 800ba48:	2b10      	cmp	r3, #16
 800ba4a:	bfd8      	it	le
 800ba4c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800ba50:	e7dc      	b.n	800ba0c <_strtod_l+0x224>
 800ba52:	2e10      	cmp	r6, #16
 800ba54:	bfdc      	itt	le
 800ba56:	230a      	movle	r3, #10
 800ba58:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800ba5c:	e7e3      	b.n	800ba26 <_strtod_l+0x23e>
 800ba5e:	2300      	movs	r3, #0
 800ba60:	9305      	str	r3, [sp, #20]
 800ba62:	2301      	movs	r3, #1
 800ba64:	e780      	b.n	800b968 <_strtod_l+0x180>
 800ba66:	f04f 0c00 	mov.w	ip, #0
 800ba6a:	1caa      	adds	r2, r5, #2
 800ba6c:	9215      	str	r2, [sp, #84]	; 0x54
 800ba6e:	78aa      	ldrb	r2, [r5, #2]
 800ba70:	e788      	b.n	800b984 <_strtod_l+0x19c>
 800ba72:	f04f 0c01 	mov.w	ip, #1
 800ba76:	e7f8      	b.n	800ba6a <_strtod_l+0x282>
 800ba78:	0800d970 	.word	0x0800d970
 800ba7c:	0800d96c 	.word	0x0800d96c
 800ba80:	7ff00000 	.word	0x7ff00000
 800ba84:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ba86:	1c51      	adds	r1, r2, #1
 800ba88:	9115      	str	r1, [sp, #84]	; 0x54
 800ba8a:	7852      	ldrb	r2, [r2, #1]
 800ba8c:	2a30      	cmp	r2, #48	; 0x30
 800ba8e:	d0f9      	beq.n	800ba84 <_strtod_l+0x29c>
 800ba90:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ba94:	2908      	cmp	r1, #8
 800ba96:	f63f af7a 	bhi.w	800b98e <_strtod_l+0x1a6>
 800ba9a:	3a30      	subs	r2, #48	; 0x30
 800ba9c:	9208      	str	r2, [sp, #32]
 800ba9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800baa0:	920c      	str	r2, [sp, #48]	; 0x30
 800baa2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800baa4:	1c57      	adds	r7, r2, #1
 800baa6:	9715      	str	r7, [sp, #84]	; 0x54
 800baa8:	7852      	ldrb	r2, [r2, #1]
 800baaa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800baae:	f1be 0f09 	cmp.w	lr, #9
 800bab2:	d938      	bls.n	800bb26 <_strtod_l+0x33e>
 800bab4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bab6:	1a7f      	subs	r7, r7, r1
 800bab8:	2f08      	cmp	r7, #8
 800baba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800babe:	dc03      	bgt.n	800bac8 <_strtod_l+0x2e0>
 800bac0:	9908      	ldr	r1, [sp, #32]
 800bac2:	428f      	cmp	r7, r1
 800bac4:	bfa8      	it	ge
 800bac6:	460f      	movge	r7, r1
 800bac8:	f1bc 0f00 	cmp.w	ip, #0
 800bacc:	d000      	beq.n	800bad0 <_strtod_l+0x2e8>
 800bace:	427f      	negs	r7, r7
 800bad0:	2e00      	cmp	r6, #0
 800bad2:	d14f      	bne.n	800bb74 <_strtod_l+0x38c>
 800bad4:	9904      	ldr	r1, [sp, #16]
 800bad6:	4301      	orrs	r1, r0
 800bad8:	f47f aec1 	bne.w	800b85e <_strtod_l+0x76>
 800badc:	2b00      	cmp	r3, #0
 800bade:	f47f aedb 	bne.w	800b898 <_strtod_l+0xb0>
 800bae2:	2a69      	cmp	r2, #105	; 0x69
 800bae4:	d029      	beq.n	800bb3a <_strtod_l+0x352>
 800bae6:	dc26      	bgt.n	800bb36 <_strtod_l+0x34e>
 800bae8:	2a49      	cmp	r2, #73	; 0x49
 800baea:	d026      	beq.n	800bb3a <_strtod_l+0x352>
 800baec:	2a4e      	cmp	r2, #78	; 0x4e
 800baee:	f47f aed3 	bne.w	800b898 <_strtod_l+0xb0>
 800baf2:	499b      	ldr	r1, [pc, #620]	; (800bd60 <_strtod_l+0x578>)
 800baf4:	a815      	add	r0, sp, #84	; 0x54
 800baf6:	f001 fa27 	bl	800cf48 <__match>
 800bafa:	2800      	cmp	r0, #0
 800bafc:	f43f aecc 	beq.w	800b898 <_strtod_l+0xb0>
 800bb00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb02:	781b      	ldrb	r3, [r3, #0]
 800bb04:	2b28      	cmp	r3, #40	; 0x28
 800bb06:	d12f      	bne.n	800bb68 <_strtod_l+0x380>
 800bb08:	4996      	ldr	r1, [pc, #600]	; (800bd64 <_strtod_l+0x57c>)
 800bb0a:	aa18      	add	r2, sp, #96	; 0x60
 800bb0c:	a815      	add	r0, sp, #84	; 0x54
 800bb0e:	f001 fa2f 	bl	800cf70 <__hexnan>
 800bb12:	2805      	cmp	r0, #5
 800bb14:	d128      	bne.n	800bb68 <_strtod_l+0x380>
 800bb16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bb1c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800bb20:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800bb24:	e69b      	b.n	800b85e <_strtod_l+0x76>
 800bb26:	9f08      	ldr	r7, [sp, #32]
 800bb28:	210a      	movs	r1, #10
 800bb2a:	fb01 2107 	mla	r1, r1, r7, r2
 800bb2e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800bb32:	9208      	str	r2, [sp, #32]
 800bb34:	e7b5      	b.n	800baa2 <_strtod_l+0x2ba>
 800bb36:	2a6e      	cmp	r2, #110	; 0x6e
 800bb38:	e7d9      	b.n	800baee <_strtod_l+0x306>
 800bb3a:	498b      	ldr	r1, [pc, #556]	; (800bd68 <_strtod_l+0x580>)
 800bb3c:	a815      	add	r0, sp, #84	; 0x54
 800bb3e:	f001 fa03 	bl	800cf48 <__match>
 800bb42:	2800      	cmp	r0, #0
 800bb44:	f43f aea8 	beq.w	800b898 <_strtod_l+0xb0>
 800bb48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb4a:	4988      	ldr	r1, [pc, #544]	; (800bd6c <_strtod_l+0x584>)
 800bb4c:	3b01      	subs	r3, #1
 800bb4e:	a815      	add	r0, sp, #84	; 0x54
 800bb50:	9315      	str	r3, [sp, #84]	; 0x54
 800bb52:	f001 f9f9 	bl	800cf48 <__match>
 800bb56:	b910      	cbnz	r0, 800bb5e <_strtod_l+0x376>
 800bb58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	9315      	str	r3, [sp, #84]	; 0x54
 800bb5e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800bd7c <_strtod_l+0x594>
 800bb62:	f04f 0800 	mov.w	r8, #0
 800bb66:	e67a      	b.n	800b85e <_strtod_l+0x76>
 800bb68:	4881      	ldr	r0, [pc, #516]	; (800bd70 <_strtod_l+0x588>)
 800bb6a:	f000 ff09 	bl	800c980 <nan>
 800bb6e:	ec59 8b10 	vmov	r8, r9, d0
 800bb72:	e674      	b.n	800b85e <_strtod_l+0x76>
 800bb74:	9b05      	ldr	r3, [sp, #20]
 800bb76:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb78:	1afb      	subs	r3, r7, r3
 800bb7a:	f1bb 0f00 	cmp.w	fp, #0
 800bb7e:	bf08      	it	eq
 800bb80:	46b3      	moveq	fp, r6
 800bb82:	2e10      	cmp	r6, #16
 800bb84:	9308      	str	r3, [sp, #32]
 800bb86:	4635      	mov	r5, r6
 800bb88:	bfa8      	it	ge
 800bb8a:	2510      	movge	r5, #16
 800bb8c:	f7f4 fcea 	bl	8000564 <__aeabi_ui2d>
 800bb90:	2e09      	cmp	r6, #9
 800bb92:	4680      	mov	r8, r0
 800bb94:	4689      	mov	r9, r1
 800bb96:	dd13      	ble.n	800bbc0 <_strtod_l+0x3d8>
 800bb98:	4b76      	ldr	r3, [pc, #472]	; (800bd74 <_strtod_l+0x58c>)
 800bb9a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bb9e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bba2:	f7f4 fd59 	bl	8000658 <__aeabi_dmul>
 800bba6:	4680      	mov	r8, r0
 800bba8:	4650      	mov	r0, sl
 800bbaa:	4689      	mov	r9, r1
 800bbac:	f7f4 fcda 	bl	8000564 <__aeabi_ui2d>
 800bbb0:	4602      	mov	r2, r0
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	4640      	mov	r0, r8
 800bbb6:	4649      	mov	r1, r9
 800bbb8:	f7f4 fb98 	bl	80002ec <__adddf3>
 800bbbc:	4680      	mov	r8, r0
 800bbbe:	4689      	mov	r9, r1
 800bbc0:	2e0f      	cmp	r6, #15
 800bbc2:	dc38      	bgt.n	800bc36 <_strtod_l+0x44e>
 800bbc4:	9b08      	ldr	r3, [sp, #32]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	f43f ae49 	beq.w	800b85e <_strtod_l+0x76>
 800bbcc:	dd24      	ble.n	800bc18 <_strtod_l+0x430>
 800bbce:	2b16      	cmp	r3, #22
 800bbd0:	dc0b      	bgt.n	800bbea <_strtod_l+0x402>
 800bbd2:	4968      	ldr	r1, [pc, #416]	; (800bd74 <_strtod_l+0x58c>)
 800bbd4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bbd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbdc:	4642      	mov	r2, r8
 800bbde:	464b      	mov	r3, r9
 800bbe0:	f7f4 fd3a 	bl	8000658 <__aeabi_dmul>
 800bbe4:	4680      	mov	r8, r0
 800bbe6:	4689      	mov	r9, r1
 800bbe8:	e639      	b.n	800b85e <_strtod_l+0x76>
 800bbea:	9a08      	ldr	r2, [sp, #32]
 800bbec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800bbf0:	4293      	cmp	r3, r2
 800bbf2:	db20      	blt.n	800bc36 <_strtod_l+0x44e>
 800bbf4:	4c5f      	ldr	r4, [pc, #380]	; (800bd74 <_strtod_l+0x58c>)
 800bbf6:	f1c6 060f 	rsb	r6, r6, #15
 800bbfa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800bbfe:	4642      	mov	r2, r8
 800bc00:	464b      	mov	r3, r9
 800bc02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc06:	f7f4 fd27 	bl	8000658 <__aeabi_dmul>
 800bc0a:	9b08      	ldr	r3, [sp, #32]
 800bc0c:	1b9e      	subs	r6, r3, r6
 800bc0e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800bc12:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bc16:	e7e3      	b.n	800bbe0 <_strtod_l+0x3f8>
 800bc18:	9b08      	ldr	r3, [sp, #32]
 800bc1a:	3316      	adds	r3, #22
 800bc1c:	db0b      	blt.n	800bc36 <_strtod_l+0x44e>
 800bc1e:	9b05      	ldr	r3, [sp, #20]
 800bc20:	1bdf      	subs	r7, r3, r7
 800bc22:	4b54      	ldr	r3, [pc, #336]	; (800bd74 <_strtod_l+0x58c>)
 800bc24:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800bc28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc2c:	4640      	mov	r0, r8
 800bc2e:	4649      	mov	r1, r9
 800bc30:	f7f4 fe3c 	bl	80008ac <__aeabi_ddiv>
 800bc34:	e7d6      	b.n	800bbe4 <_strtod_l+0x3fc>
 800bc36:	9b08      	ldr	r3, [sp, #32]
 800bc38:	1b75      	subs	r5, r6, r5
 800bc3a:	441d      	add	r5, r3
 800bc3c:	2d00      	cmp	r5, #0
 800bc3e:	dd70      	ble.n	800bd22 <_strtod_l+0x53a>
 800bc40:	f015 030f 	ands.w	r3, r5, #15
 800bc44:	d00a      	beq.n	800bc5c <_strtod_l+0x474>
 800bc46:	494b      	ldr	r1, [pc, #300]	; (800bd74 <_strtod_l+0x58c>)
 800bc48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bc4c:	4642      	mov	r2, r8
 800bc4e:	464b      	mov	r3, r9
 800bc50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc54:	f7f4 fd00 	bl	8000658 <__aeabi_dmul>
 800bc58:	4680      	mov	r8, r0
 800bc5a:	4689      	mov	r9, r1
 800bc5c:	f035 050f 	bics.w	r5, r5, #15
 800bc60:	d04d      	beq.n	800bcfe <_strtod_l+0x516>
 800bc62:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800bc66:	dd22      	ble.n	800bcae <_strtod_l+0x4c6>
 800bc68:	2500      	movs	r5, #0
 800bc6a:	46ab      	mov	fp, r5
 800bc6c:	9509      	str	r5, [sp, #36]	; 0x24
 800bc6e:	9505      	str	r5, [sp, #20]
 800bc70:	2322      	movs	r3, #34	; 0x22
 800bc72:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800bd7c <_strtod_l+0x594>
 800bc76:	6023      	str	r3, [r4, #0]
 800bc78:	f04f 0800 	mov.w	r8, #0
 800bc7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	f43f aded 	beq.w	800b85e <_strtod_l+0x76>
 800bc84:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bc86:	4620      	mov	r0, r4
 800bc88:	f7ff f924 	bl	800aed4 <_Bfree>
 800bc8c:	9905      	ldr	r1, [sp, #20]
 800bc8e:	4620      	mov	r0, r4
 800bc90:	f7ff f920 	bl	800aed4 <_Bfree>
 800bc94:	4659      	mov	r1, fp
 800bc96:	4620      	mov	r0, r4
 800bc98:	f7ff f91c 	bl	800aed4 <_Bfree>
 800bc9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc9e:	4620      	mov	r0, r4
 800bca0:	f7ff f918 	bl	800aed4 <_Bfree>
 800bca4:	4629      	mov	r1, r5
 800bca6:	4620      	mov	r0, r4
 800bca8:	f7ff f914 	bl	800aed4 <_Bfree>
 800bcac:	e5d7      	b.n	800b85e <_strtod_l+0x76>
 800bcae:	4b32      	ldr	r3, [pc, #200]	; (800bd78 <_strtod_l+0x590>)
 800bcb0:	9304      	str	r3, [sp, #16]
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	112d      	asrs	r5, r5, #4
 800bcb6:	4640      	mov	r0, r8
 800bcb8:	4649      	mov	r1, r9
 800bcba:	469a      	mov	sl, r3
 800bcbc:	2d01      	cmp	r5, #1
 800bcbe:	dc21      	bgt.n	800bd04 <_strtod_l+0x51c>
 800bcc0:	b10b      	cbz	r3, 800bcc6 <_strtod_l+0x4de>
 800bcc2:	4680      	mov	r8, r0
 800bcc4:	4689      	mov	r9, r1
 800bcc6:	492c      	ldr	r1, [pc, #176]	; (800bd78 <_strtod_l+0x590>)
 800bcc8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800bccc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bcd0:	4642      	mov	r2, r8
 800bcd2:	464b      	mov	r3, r9
 800bcd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcd8:	f7f4 fcbe 	bl	8000658 <__aeabi_dmul>
 800bcdc:	4b27      	ldr	r3, [pc, #156]	; (800bd7c <_strtod_l+0x594>)
 800bcde:	460a      	mov	r2, r1
 800bce0:	400b      	ands	r3, r1
 800bce2:	4927      	ldr	r1, [pc, #156]	; (800bd80 <_strtod_l+0x598>)
 800bce4:	428b      	cmp	r3, r1
 800bce6:	4680      	mov	r8, r0
 800bce8:	d8be      	bhi.n	800bc68 <_strtod_l+0x480>
 800bcea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bcee:	428b      	cmp	r3, r1
 800bcf0:	bf86      	itte	hi
 800bcf2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800bd84 <_strtod_l+0x59c>
 800bcf6:	f04f 38ff 	movhi.w	r8, #4294967295
 800bcfa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800bcfe:	2300      	movs	r3, #0
 800bd00:	9304      	str	r3, [sp, #16]
 800bd02:	e07b      	b.n	800bdfc <_strtod_l+0x614>
 800bd04:	07ea      	lsls	r2, r5, #31
 800bd06:	d505      	bpl.n	800bd14 <_strtod_l+0x52c>
 800bd08:	9b04      	ldr	r3, [sp, #16]
 800bd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0e:	f7f4 fca3 	bl	8000658 <__aeabi_dmul>
 800bd12:	2301      	movs	r3, #1
 800bd14:	9a04      	ldr	r2, [sp, #16]
 800bd16:	3208      	adds	r2, #8
 800bd18:	f10a 0a01 	add.w	sl, sl, #1
 800bd1c:	106d      	asrs	r5, r5, #1
 800bd1e:	9204      	str	r2, [sp, #16]
 800bd20:	e7cc      	b.n	800bcbc <_strtod_l+0x4d4>
 800bd22:	d0ec      	beq.n	800bcfe <_strtod_l+0x516>
 800bd24:	426d      	negs	r5, r5
 800bd26:	f015 020f 	ands.w	r2, r5, #15
 800bd2a:	d00a      	beq.n	800bd42 <_strtod_l+0x55a>
 800bd2c:	4b11      	ldr	r3, [pc, #68]	; (800bd74 <_strtod_l+0x58c>)
 800bd2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd32:	4640      	mov	r0, r8
 800bd34:	4649      	mov	r1, r9
 800bd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3a:	f7f4 fdb7 	bl	80008ac <__aeabi_ddiv>
 800bd3e:	4680      	mov	r8, r0
 800bd40:	4689      	mov	r9, r1
 800bd42:	112d      	asrs	r5, r5, #4
 800bd44:	d0db      	beq.n	800bcfe <_strtod_l+0x516>
 800bd46:	2d1f      	cmp	r5, #31
 800bd48:	dd1e      	ble.n	800bd88 <_strtod_l+0x5a0>
 800bd4a:	2500      	movs	r5, #0
 800bd4c:	46ab      	mov	fp, r5
 800bd4e:	9509      	str	r5, [sp, #36]	; 0x24
 800bd50:	9505      	str	r5, [sp, #20]
 800bd52:	2322      	movs	r3, #34	; 0x22
 800bd54:	f04f 0800 	mov.w	r8, #0
 800bd58:	f04f 0900 	mov.w	r9, #0
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	e78d      	b.n	800bc7c <_strtod_l+0x494>
 800bd60:	0800d759 	.word	0x0800d759
 800bd64:	0800d984 	.word	0x0800d984
 800bd68:	0800d751 	.word	0x0800d751
 800bd6c:	0800d788 	.word	0x0800d788
 800bd70:	0800db15 	.word	0x0800db15
 800bd74:	0800d898 	.word	0x0800d898
 800bd78:	0800d870 	.word	0x0800d870
 800bd7c:	7ff00000 	.word	0x7ff00000
 800bd80:	7ca00000 	.word	0x7ca00000
 800bd84:	7fefffff 	.word	0x7fefffff
 800bd88:	f015 0310 	ands.w	r3, r5, #16
 800bd8c:	bf18      	it	ne
 800bd8e:	236a      	movne	r3, #106	; 0x6a
 800bd90:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800c134 <_strtod_l+0x94c>
 800bd94:	9304      	str	r3, [sp, #16]
 800bd96:	4640      	mov	r0, r8
 800bd98:	4649      	mov	r1, r9
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	07ea      	lsls	r2, r5, #31
 800bd9e:	d504      	bpl.n	800bdaa <_strtod_l+0x5c2>
 800bda0:	e9da 2300 	ldrd	r2, r3, [sl]
 800bda4:	f7f4 fc58 	bl	8000658 <__aeabi_dmul>
 800bda8:	2301      	movs	r3, #1
 800bdaa:	106d      	asrs	r5, r5, #1
 800bdac:	f10a 0a08 	add.w	sl, sl, #8
 800bdb0:	d1f4      	bne.n	800bd9c <_strtod_l+0x5b4>
 800bdb2:	b10b      	cbz	r3, 800bdb8 <_strtod_l+0x5d0>
 800bdb4:	4680      	mov	r8, r0
 800bdb6:	4689      	mov	r9, r1
 800bdb8:	9b04      	ldr	r3, [sp, #16]
 800bdba:	b1bb      	cbz	r3, 800bdec <_strtod_l+0x604>
 800bdbc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800bdc0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	4649      	mov	r1, r9
 800bdc8:	dd10      	ble.n	800bdec <_strtod_l+0x604>
 800bdca:	2b1f      	cmp	r3, #31
 800bdcc:	f340 811e 	ble.w	800c00c <_strtod_l+0x824>
 800bdd0:	2b34      	cmp	r3, #52	; 0x34
 800bdd2:	bfde      	ittt	le
 800bdd4:	f04f 33ff 	movle.w	r3, #4294967295
 800bdd8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800bddc:	4093      	lslle	r3, r2
 800bdde:	f04f 0800 	mov.w	r8, #0
 800bde2:	bfcc      	ite	gt
 800bde4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800bde8:	ea03 0901 	andle.w	r9, r3, r1
 800bdec:	2200      	movs	r2, #0
 800bdee:	2300      	movs	r3, #0
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	4649      	mov	r1, r9
 800bdf4:	f7f4 fe98 	bl	8000b28 <__aeabi_dcmpeq>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	d1a6      	bne.n	800bd4a <_strtod_l+0x562>
 800bdfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdfe:	9300      	str	r3, [sp, #0]
 800be00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800be02:	4633      	mov	r3, r6
 800be04:	465a      	mov	r2, fp
 800be06:	4620      	mov	r0, r4
 800be08:	f7ff f8cc 	bl	800afa4 <__s2b>
 800be0c:	9009      	str	r0, [sp, #36]	; 0x24
 800be0e:	2800      	cmp	r0, #0
 800be10:	f43f af2a 	beq.w	800bc68 <_strtod_l+0x480>
 800be14:	9a08      	ldr	r2, [sp, #32]
 800be16:	9b05      	ldr	r3, [sp, #20]
 800be18:	2a00      	cmp	r2, #0
 800be1a:	eba3 0307 	sub.w	r3, r3, r7
 800be1e:	bfa8      	it	ge
 800be20:	2300      	movge	r3, #0
 800be22:	930c      	str	r3, [sp, #48]	; 0x30
 800be24:	2500      	movs	r5, #0
 800be26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800be2a:	9312      	str	r3, [sp, #72]	; 0x48
 800be2c:	46ab      	mov	fp, r5
 800be2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be30:	4620      	mov	r0, r4
 800be32:	6859      	ldr	r1, [r3, #4]
 800be34:	f7ff f80e 	bl	800ae54 <_Balloc>
 800be38:	9005      	str	r0, [sp, #20]
 800be3a:	2800      	cmp	r0, #0
 800be3c:	f43f af18 	beq.w	800bc70 <_strtod_l+0x488>
 800be40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be42:	691a      	ldr	r2, [r3, #16]
 800be44:	3202      	adds	r2, #2
 800be46:	f103 010c 	add.w	r1, r3, #12
 800be4a:	0092      	lsls	r2, r2, #2
 800be4c:	300c      	adds	r0, #12
 800be4e:	f000 fd87 	bl	800c960 <memcpy>
 800be52:	ec49 8b10 	vmov	d0, r8, r9
 800be56:	aa18      	add	r2, sp, #96	; 0x60
 800be58:	a917      	add	r1, sp, #92	; 0x5c
 800be5a:	4620      	mov	r0, r4
 800be5c:	f7ff fbd6 	bl	800b60c <__d2b>
 800be60:	ec49 8b18 	vmov	d8, r8, r9
 800be64:	9016      	str	r0, [sp, #88]	; 0x58
 800be66:	2800      	cmp	r0, #0
 800be68:	f43f af02 	beq.w	800bc70 <_strtod_l+0x488>
 800be6c:	2101      	movs	r1, #1
 800be6e:	4620      	mov	r0, r4
 800be70:	f7ff f930 	bl	800b0d4 <__i2b>
 800be74:	4683      	mov	fp, r0
 800be76:	2800      	cmp	r0, #0
 800be78:	f43f aefa 	beq.w	800bc70 <_strtod_l+0x488>
 800be7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800be7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800be80:	2e00      	cmp	r6, #0
 800be82:	bfab      	itete	ge
 800be84:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800be86:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800be88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800be8a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800be8e:	bfac      	ite	ge
 800be90:	eb06 0a03 	addge.w	sl, r6, r3
 800be94:	1b9f      	sublt	r7, r3, r6
 800be96:	9b04      	ldr	r3, [sp, #16]
 800be98:	1af6      	subs	r6, r6, r3
 800be9a:	4416      	add	r6, r2
 800be9c:	4ba0      	ldr	r3, [pc, #640]	; (800c120 <_strtod_l+0x938>)
 800be9e:	3e01      	subs	r6, #1
 800bea0:	429e      	cmp	r6, r3
 800bea2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bea6:	f280 80c4 	bge.w	800c032 <_strtod_l+0x84a>
 800beaa:	1b9b      	subs	r3, r3, r6
 800beac:	2b1f      	cmp	r3, #31
 800beae:	eba2 0203 	sub.w	r2, r2, r3
 800beb2:	f04f 0101 	mov.w	r1, #1
 800beb6:	f300 80b0 	bgt.w	800c01a <_strtod_l+0x832>
 800beba:	fa01 f303 	lsl.w	r3, r1, r3
 800bebe:	930e      	str	r3, [sp, #56]	; 0x38
 800bec0:	2300      	movs	r3, #0
 800bec2:	930d      	str	r3, [sp, #52]	; 0x34
 800bec4:	eb0a 0602 	add.w	r6, sl, r2
 800bec8:	9b04      	ldr	r3, [sp, #16]
 800beca:	45b2      	cmp	sl, r6
 800becc:	4417      	add	r7, r2
 800bece:	441f      	add	r7, r3
 800bed0:	4653      	mov	r3, sl
 800bed2:	bfa8      	it	ge
 800bed4:	4633      	movge	r3, r6
 800bed6:	42bb      	cmp	r3, r7
 800bed8:	bfa8      	it	ge
 800beda:	463b      	movge	r3, r7
 800bedc:	2b00      	cmp	r3, #0
 800bede:	bfc2      	ittt	gt
 800bee0:	1af6      	subgt	r6, r6, r3
 800bee2:	1aff      	subgt	r7, r7, r3
 800bee4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800bee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800beea:	2b00      	cmp	r3, #0
 800beec:	dd17      	ble.n	800bf1e <_strtod_l+0x736>
 800beee:	4659      	mov	r1, fp
 800bef0:	461a      	mov	r2, r3
 800bef2:	4620      	mov	r0, r4
 800bef4:	f7ff f9ae 	bl	800b254 <__pow5mult>
 800bef8:	4683      	mov	fp, r0
 800befa:	2800      	cmp	r0, #0
 800befc:	f43f aeb8 	beq.w	800bc70 <_strtod_l+0x488>
 800bf00:	4601      	mov	r1, r0
 800bf02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bf04:	4620      	mov	r0, r4
 800bf06:	f7ff f8fb 	bl	800b100 <__multiply>
 800bf0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	f43f aeaf 	beq.w	800bc70 <_strtod_l+0x488>
 800bf12:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bf14:	4620      	mov	r0, r4
 800bf16:	f7fe ffdd 	bl	800aed4 <_Bfree>
 800bf1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf1c:	9316      	str	r3, [sp, #88]	; 0x58
 800bf1e:	2e00      	cmp	r6, #0
 800bf20:	f300 808c 	bgt.w	800c03c <_strtod_l+0x854>
 800bf24:	9b08      	ldr	r3, [sp, #32]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	dd08      	ble.n	800bf3c <_strtod_l+0x754>
 800bf2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bf2c:	9905      	ldr	r1, [sp, #20]
 800bf2e:	4620      	mov	r0, r4
 800bf30:	f7ff f990 	bl	800b254 <__pow5mult>
 800bf34:	9005      	str	r0, [sp, #20]
 800bf36:	2800      	cmp	r0, #0
 800bf38:	f43f ae9a 	beq.w	800bc70 <_strtod_l+0x488>
 800bf3c:	2f00      	cmp	r7, #0
 800bf3e:	dd08      	ble.n	800bf52 <_strtod_l+0x76a>
 800bf40:	9905      	ldr	r1, [sp, #20]
 800bf42:	463a      	mov	r2, r7
 800bf44:	4620      	mov	r0, r4
 800bf46:	f7ff f9df 	bl	800b308 <__lshift>
 800bf4a:	9005      	str	r0, [sp, #20]
 800bf4c:	2800      	cmp	r0, #0
 800bf4e:	f43f ae8f 	beq.w	800bc70 <_strtod_l+0x488>
 800bf52:	f1ba 0f00 	cmp.w	sl, #0
 800bf56:	dd08      	ble.n	800bf6a <_strtod_l+0x782>
 800bf58:	4659      	mov	r1, fp
 800bf5a:	4652      	mov	r2, sl
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	f7ff f9d3 	bl	800b308 <__lshift>
 800bf62:	4683      	mov	fp, r0
 800bf64:	2800      	cmp	r0, #0
 800bf66:	f43f ae83 	beq.w	800bc70 <_strtod_l+0x488>
 800bf6a:	9a05      	ldr	r2, [sp, #20]
 800bf6c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bf6e:	4620      	mov	r0, r4
 800bf70:	f7ff fa52 	bl	800b418 <__mdiff>
 800bf74:	4605      	mov	r5, r0
 800bf76:	2800      	cmp	r0, #0
 800bf78:	f43f ae7a 	beq.w	800bc70 <_strtod_l+0x488>
 800bf7c:	68c3      	ldr	r3, [r0, #12]
 800bf7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf80:	2300      	movs	r3, #0
 800bf82:	60c3      	str	r3, [r0, #12]
 800bf84:	4659      	mov	r1, fp
 800bf86:	f7ff fa2b 	bl	800b3e0 <__mcmp>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	da60      	bge.n	800c050 <_strtod_l+0x868>
 800bf8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf90:	ea53 0308 	orrs.w	r3, r3, r8
 800bf94:	f040 8084 	bne.w	800c0a0 <_strtod_l+0x8b8>
 800bf98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d17f      	bne.n	800c0a0 <_strtod_l+0x8b8>
 800bfa0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bfa4:	0d1b      	lsrs	r3, r3, #20
 800bfa6:	051b      	lsls	r3, r3, #20
 800bfa8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bfac:	d978      	bls.n	800c0a0 <_strtod_l+0x8b8>
 800bfae:	696b      	ldr	r3, [r5, #20]
 800bfb0:	b913      	cbnz	r3, 800bfb8 <_strtod_l+0x7d0>
 800bfb2:	692b      	ldr	r3, [r5, #16]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	dd73      	ble.n	800c0a0 <_strtod_l+0x8b8>
 800bfb8:	4629      	mov	r1, r5
 800bfba:	2201      	movs	r2, #1
 800bfbc:	4620      	mov	r0, r4
 800bfbe:	f7ff f9a3 	bl	800b308 <__lshift>
 800bfc2:	4659      	mov	r1, fp
 800bfc4:	4605      	mov	r5, r0
 800bfc6:	f7ff fa0b 	bl	800b3e0 <__mcmp>
 800bfca:	2800      	cmp	r0, #0
 800bfcc:	dd68      	ble.n	800c0a0 <_strtod_l+0x8b8>
 800bfce:	9904      	ldr	r1, [sp, #16]
 800bfd0:	4a54      	ldr	r2, [pc, #336]	; (800c124 <_strtod_l+0x93c>)
 800bfd2:	464b      	mov	r3, r9
 800bfd4:	2900      	cmp	r1, #0
 800bfd6:	f000 8084 	beq.w	800c0e2 <_strtod_l+0x8fa>
 800bfda:	ea02 0109 	and.w	r1, r2, r9
 800bfde:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bfe2:	dc7e      	bgt.n	800c0e2 <_strtod_l+0x8fa>
 800bfe4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bfe8:	f77f aeb3 	ble.w	800bd52 <_strtod_l+0x56a>
 800bfec:	4b4e      	ldr	r3, [pc, #312]	; (800c128 <_strtod_l+0x940>)
 800bfee:	4640      	mov	r0, r8
 800bff0:	4649      	mov	r1, r9
 800bff2:	2200      	movs	r2, #0
 800bff4:	f7f4 fb30 	bl	8000658 <__aeabi_dmul>
 800bff8:	4b4a      	ldr	r3, [pc, #296]	; (800c124 <_strtod_l+0x93c>)
 800bffa:	400b      	ands	r3, r1
 800bffc:	4680      	mov	r8, r0
 800bffe:	4689      	mov	r9, r1
 800c000:	2b00      	cmp	r3, #0
 800c002:	f47f ae3f 	bne.w	800bc84 <_strtod_l+0x49c>
 800c006:	2322      	movs	r3, #34	; 0x22
 800c008:	6023      	str	r3, [r4, #0]
 800c00a:	e63b      	b.n	800bc84 <_strtod_l+0x49c>
 800c00c:	f04f 32ff 	mov.w	r2, #4294967295
 800c010:	fa02 f303 	lsl.w	r3, r2, r3
 800c014:	ea03 0808 	and.w	r8, r3, r8
 800c018:	e6e8      	b.n	800bdec <_strtod_l+0x604>
 800c01a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c01e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c022:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c026:	36e2      	adds	r6, #226	; 0xe2
 800c028:	fa01 f306 	lsl.w	r3, r1, r6
 800c02c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800c030:	e748      	b.n	800bec4 <_strtod_l+0x6dc>
 800c032:	2100      	movs	r1, #0
 800c034:	2301      	movs	r3, #1
 800c036:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800c03a:	e743      	b.n	800bec4 <_strtod_l+0x6dc>
 800c03c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c03e:	4632      	mov	r2, r6
 800c040:	4620      	mov	r0, r4
 800c042:	f7ff f961 	bl	800b308 <__lshift>
 800c046:	9016      	str	r0, [sp, #88]	; 0x58
 800c048:	2800      	cmp	r0, #0
 800c04a:	f47f af6b 	bne.w	800bf24 <_strtod_l+0x73c>
 800c04e:	e60f      	b.n	800bc70 <_strtod_l+0x488>
 800c050:	46ca      	mov	sl, r9
 800c052:	d171      	bne.n	800c138 <_strtod_l+0x950>
 800c054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c056:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c05a:	b352      	cbz	r2, 800c0b2 <_strtod_l+0x8ca>
 800c05c:	4a33      	ldr	r2, [pc, #204]	; (800c12c <_strtod_l+0x944>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d12a      	bne.n	800c0b8 <_strtod_l+0x8d0>
 800c062:	9b04      	ldr	r3, [sp, #16]
 800c064:	4641      	mov	r1, r8
 800c066:	b1fb      	cbz	r3, 800c0a8 <_strtod_l+0x8c0>
 800c068:	4b2e      	ldr	r3, [pc, #184]	; (800c124 <_strtod_l+0x93c>)
 800c06a:	ea09 0303 	and.w	r3, r9, r3
 800c06e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c072:	f04f 32ff 	mov.w	r2, #4294967295
 800c076:	d81a      	bhi.n	800c0ae <_strtod_l+0x8c6>
 800c078:	0d1b      	lsrs	r3, r3, #20
 800c07a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c07e:	fa02 f303 	lsl.w	r3, r2, r3
 800c082:	4299      	cmp	r1, r3
 800c084:	d118      	bne.n	800c0b8 <_strtod_l+0x8d0>
 800c086:	4b2a      	ldr	r3, [pc, #168]	; (800c130 <_strtod_l+0x948>)
 800c088:	459a      	cmp	sl, r3
 800c08a:	d102      	bne.n	800c092 <_strtod_l+0x8aa>
 800c08c:	3101      	adds	r1, #1
 800c08e:	f43f adef 	beq.w	800bc70 <_strtod_l+0x488>
 800c092:	4b24      	ldr	r3, [pc, #144]	; (800c124 <_strtod_l+0x93c>)
 800c094:	ea0a 0303 	and.w	r3, sl, r3
 800c098:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c09c:	f04f 0800 	mov.w	r8, #0
 800c0a0:	9b04      	ldr	r3, [sp, #16]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d1a2      	bne.n	800bfec <_strtod_l+0x804>
 800c0a6:	e5ed      	b.n	800bc84 <_strtod_l+0x49c>
 800c0a8:	f04f 33ff 	mov.w	r3, #4294967295
 800c0ac:	e7e9      	b.n	800c082 <_strtod_l+0x89a>
 800c0ae:	4613      	mov	r3, r2
 800c0b0:	e7e7      	b.n	800c082 <_strtod_l+0x89a>
 800c0b2:	ea53 0308 	orrs.w	r3, r3, r8
 800c0b6:	d08a      	beq.n	800bfce <_strtod_l+0x7e6>
 800c0b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0ba:	b1e3      	cbz	r3, 800c0f6 <_strtod_l+0x90e>
 800c0bc:	ea13 0f0a 	tst.w	r3, sl
 800c0c0:	d0ee      	beq.n	800c0a0 <_strtod_l+0x8b8>
 800c0c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0c4:	9a04      	ldr	r2, [sp, #16]
 800c0c6:	4640      	mov	r0, r8
 800c0c8:	4649      	mov	r1, r9
 800c0ca:	b1c3      	cbz	r3, 800c0fe <_strtod_l+0x916>
 800c0cc:	f7ff fb6f 	bl	800b7ae <sulp>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	ec51 0b18 	vmov	r0, r1, d8
 800c0d8:	f7f4 f908 	bl	80002ec <__adddf3>
 800c0dc:	4680      	mov	r8, r0
 800c0de:	4689      	mov	r9, r1
 800c0e0:	e7de      	b.n	800c0a0 <_strtod_l+0x8b8>
 800c0e2:	4013      	ands	r3, r2
 800c0e4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c0e8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c0ec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c0f0:	f04f 38ff 	mov.w	r8, #4294967295
 800c0f4:	e7d4      	b.n	800c0a0 <_strtod_l+0x8b8>
 800c0f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0f8:	ea13 0f08 	tst.w	r3, r8
 800c0fc:	e7e0      	b.n	800c0c0 <_strtod_l+0x8d8>
 800c0fe:	f7ff fb56 	bl	800b7ae <sulp>
 800c102:	4602      	mov	r2, r0
 800c104:	460b      	mov	r3, r1
 800c106:	ec51 0b18 	vmov	r0, r1, d8
 800c10a:	f7f4 f8ed 	bl	80002e8 <__aeabi_dsub>
 800c10e:	2200      	movs	r2, #0
 800c110:	2300      	movs	r3, #0
 800c112:	4680      	mov	r8, r0
 800c114:	4689      	mov	r9, r1
 800c116:	f7f4 fd07 	bl	8000b28 <__aeabi_dcmpeq>
 800c11a:	2800      	cmp	r0, #0
 800c11c:	d0c0      	beq.n	800c0a0 <_strtod_l+0x8b8>
 800c11e:	e618      	b.n	800bd52 <_strtod_l+0x56a>
 800c120:	fffffc02 	.word	0xfffffc02
 800c124:	7ff00000 	.word	0x7ff00000
 800c128:	39500000 	.word	0x39500000
 800c12c:	000fffff 	.word	0x000fffff
 800c130:	7fefffff 	.word	0x7fefffff
 800c134:	0800d998 	.word	0x0800d998
 800c138:	4659      	mov	r1, fp
 800c13a:	4628      	mov	r0, r5
 800c13c:	f7ff fac0 	bl	800b6c0 <__ratio>
 800c140:	ec57 6b10 	vmov	r6, r7, d0
 800c144:	ee10 0a10 	vmov	r0, s0
 800c148:	2200      	movs	r2, #0
 800c14a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c14e:	4639      	mov	r1, r7
 800c150:	f7f4 fcfe 	bl	8000b50 <__aeabi_dcmple>
 800c154:	2800      	cmp	r0, #0
 800c156:	d071      	beq.n	800c23c <_strtod_l+0xa54>
 800c158:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d17c      	bne.n	800c258 <_strtod_l+0xa70>
 800c15e:	f1b8 0f00 	cmp.w	r8, #0
 800c162:	d15a      	bne.n	800c21a <_strtod_l+0xa32>
 800c164:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d15d      	bne.n	800c228 <_strtod_l+0xa40>
 800c16c:	4b90      	ldr	r3, [pc, #576]	; (800c3b0 <_strtod_l+0xbc8>)
 800c16e:	2200      	movs	r2, #0
 800c170:	4630      	mov	r0, r6
 800c172:	4639      	mov	r1, r7
 800c174:	f7f4 fce2 	bl	8000b3c <__aeabi_dcmplt>
 800c178:	2800      	cmp	r0, #0
 800c17a:	d15c      	bne.n	800c236 <_strtod_l+0xa4e>
 800c17c:	4630      	mov	r0, r6
 800c17e:	4639      	mov	r1, r7
 800c180:	4b8c      	ldr	r3, [pc, #560]	; (800c3b4 <_strtod_l+0xbcc>)
 800c182:	2200      	movs	r2, #0
 800c184:	f7f4 fa68 	bl	8000658 <__aeabi_dmul>
 800c188:	4606      	mov	r6, r0
 800c18a:	460f      	mov	r7, r1
 800c18c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c190:	9606      	str	r6, [sp, #24]
 800c192:	9307      	str	r3, [sp, #28]
 800c194:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c198:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c19c:	4b86      	ldr	r3, [pc, #536]	; (800c3b8 <_strtod_l+0xbd0>)
 800c19e:	ea0a 0303 	and.w	r3, sl, r3
 800c1a2:	930d      	str	r3, [sp, #52]	; 0x34
 800c1a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1a6:	4b85      	ldr	r3, [pc, #532]	; (800c3bc <_strtod_l+0xbd4>)
 800c1a8:	429a      	cmp	r2, r3
 800c1aa:	f040 8090 	bne.w	800c2ce <_strtod_l+0xae6>
 800c1ae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800c1b2:	ec49 8b10 	vmov	d0, r8, r9
 800c1b6:	f7ff f9b9 	bl	800b52c <__ulp>
 800c1ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c1be:	ec51 0b10 	vmov	r0, r1, d0
 800c1c2:	f7f4 fa49 	bl	8000658 <__aeabi_dmul>
 800c1c6:	4642      	mov	r2, r8
 800c1c8:	464b      	mov	r3, r9
 800c1ca:	f7f4 f88f 	bl	80002ec <__adddf3>
 800c1ce:	460b      	mov	r3, r1
 800c1d0:	4979      	ldr	r1, [pc, #484]	; (800c3b8 <_strtod_l+0xbd0>)
 800c1d2:	4a7b      	ldr	r2, [pc, #492]	; (800c3c0 <_strtod_l+0xbd8>)
 800c1d4:	4019      	ands	r1, r3
 800c1d6:	4291      	cmp	r1, r2
 800c1d8:	4680      	mov	r8, r0
 800c1da:	d944      	bls.n	800c266 <_strtod_l+0xa7e>
 800c1dc:	ee18 2a90 	vmov	r2, s17
 800c1e0:	4b78      	ldr	r3, [pc, #480]	; (800c3c4 <_strtod_l+0xbdc>)
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d104      	bne.n	800c1f0 <_strtod_l+0xa08>
 800c1e6:	ee18 3a10 	vmov	r3, s16
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	f43f ad40 	beq.w	800bc70 <_strtod_l+0x488>
 800c1f0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800c3c4 <_strtod_l+0xbdc>
 800c1f4:	f04f 38ff 	mov.w	r8, #4294967295
 800c1f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f7fe fe6a 	bl	800aed4 <_Bfree>
 800c200:	9905      	ldr	r1, [sp, #20]
 800c202:	4620      	mov	r0, r4
 800c204:	f7fe fe66 	bl	800aed4 <_Bfree>
 800c208:	4659      	mov	r1, fp
 800c20a:	4620      	mov	r0, r4
 800c20c:	f7fe fe62 	bl	800aed4 <_Bfree>
 800c210:	4629      	mov	r1, r5
 800c212:	4620      	mov	r0, r4
 800c214:	f7fe fe5e 	bl	800aed4 <_Bfree>
 800c218:	e609      	b.n	800be2e <_strtod_l+0x646>
 800c21a:	f1b8 0f01 	cmp.w	r8, #1
 800c21e:	d103      	bne.n	800c228 <_strtod_l+0xa40>
 800c220:	f1b9 0f00 	cmp.w	r9, #0
 800c224:	f43f ad95 	beq.w	800bd52 <_strtod_l+0x56a>
 800c228:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800c380 <_strtod_l+0xb98>
 800c22c:	4f60      	ldr	r7, [pc, #384]	; (800c3b0 <_strtod_l+0xbc8>)
 800c22e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c232:	2600      	movs	r6, #0
 800c234:	e7ae      	b.n	800c194 <_strtod_l+0x9ac>
 800c236:	4f5f      	ldr	r7, [pc, #380]	; (800c3b4 <_strtod_l+0xbcc>)
 800c238:	2600      	movs	r6, #0
 800c23a:	e7a7      	b.n	800c18c <_strtod_l+0x9a4>
 800c23c:	4b5d      	ldr	r3, [pc, #372]	; (800c3b4 <_strtod_l+0xbcc>)
 800c23e:	4630      	mov	r0, r6
 800c240:	4639      	mov	r1, r7
 800c242:	2200      	movs	r2, #0
 800c244:	f7f4 fa08 	bl	8000658 <__aeabi_dmul>
 800c248:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c24a:	4606      	mov	r6, r0
 800c24c:	460f      	mov	r7, r1
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d09c      	beq.n	800c18c <_strtod_l+0x9a4>
 800c252:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c256:	e79d      	b.n	800c194 <_strtod_l+0x9ac>
 800c258:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800c388 <_strtod_l+0xba0>
 800c25c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c260:	ec57 6b17 	vmov	r6, r7, d7
 800c264:	e796      	b.n	800c194 <_strtod_l+0x9ac>
 800c266:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800c26a:	9b04      	ldr	r3, [sp, #16]
 800c26c:	46ca      	mov	sl, r9
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d1c2      	bne.n	800c1f8 <_strtod_l+0xa10>
 800c272:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c276:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c278:	0d1b      	lsrs	r3, r3, #20
 800c27a:	051b      	lsls	r3, r3, #20
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d1bb      	bne.n	800c1f8 <_strtod_l+0xa10>
 800c280:	4630      	mov	r0, r6
 800c282:	4639      	mov	r1, r7
 800c284:	f7f4 fd48 	bl	8000d18 <__aeabi_d2lz>
 800c288:	f7f4 f9b8 	bl	80005fc <__aeabi_l2d>
 800c28c:	4602      	mov	r2, r0
 800c28e:	460b      	mov	r3, r1
 800c290:	4630      	mov	r0, r6
 800c292:	4639      	mov	r1, r7
 800c294:	f7f4 f828 	bl	80002e8 <__aeabi_dsub>
 800c298:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c29a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c29e:	ea43 0308 	orr.w	r3, r3, r8
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	4606      	mov	r6, r0
 800c2a6:	460f      	mov	r7, r1
 800c2a8:	d054      	beq.n	800c354 <_strtod_l+0xb6c>
 800c2aa:	a339      	add	r3, pc, #228	; (adr r3, 800c390 <_strtod_l+0xba8>)
 800c2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b0:	f7f4 fc44 	bl	8000b3c <__aeabi_dcmplt>
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	f47f ace5 	bne.w	800bc84 <_strtod_l+0x49c>
 800c2ba:	a337      	add	r3, pc, #220	; (adr r3, 800c398 <_strtod_l+0xbb0>)
 800c2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	4639      	mov	r1, r7
 800c2c4:	f7f4 fc58 	bl	8000b78 <__aeabi_dcmpgt>
 800c2c8:	2800      	cmp	r0, #0
 800c2ca:	d095      	beq.n	800c1f8 <_strtod_l+0xa10>
 800c2cc:	e4da      	b.n	800bc84 <_strtod_l+0x49c>
 800c2ce:	9b04      	ldr	r3, [sp, #16]
 800c2d0:	b333      	cbz	r3, 800c320 <_strtod_l+0xb38>
 800c2d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2d4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c2d8:	d822      	bhi.n	800c320 <_strtod_l+0xb38>
 800c2da:	a331      	add	r3, pc, #196	; (adr r3, 800c3a0 <_strtod_l+0xbb8>)
 800c2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	4639      	mov	r1, r7
 800c2e4:	f7f4 fc34 	bl	8000b50 <__aeabi_dcmple>
 800c2e8:	b1a0      	cbz	r0, 800c314 <_strtod_l+0xb2c>
 800c2ea:	4639      	mov	r1, r7
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	f7f4 fc8b 	bl	8000c08 <__aeabi_d2uiz>
 800c2f2:	2801      	cmp	r0, #1
 800c2f4:	bf38      	it	cc
 800c2f6:	2001      	movcc	r0, #1
 800c2f8:	f7f4 f934 	bl	8000564 <__aeabi_ui2d>
 800c2fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2fe:	4606      	mov	r6, r0
 800c300:	460f      	mov	r7, r1
 800c302:	bb23      	cbnz	r3, 800c34e <_strtod_l+0xb66>
 800c304:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c308:	9010      	str	r0, [sp, #64]	; 0x40
 800c30a:	9311      	str	r3, [sp, #68]	; 0x44
 800c30c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c310:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c314:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c316:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c318:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c31c:	1a9b      	subs	r3, r3, r2
 800c31e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c320:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c324:	eeb0 0a48 	vmov.f32	s0, s16
 800c328:	eef0 0a68 	vmov.f32	s1, s17
 800c32c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c330:	f7ff f8fc 	bl	800b52c <__ulp>
 800c334:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c338:	ec53 2b10 	vmov	r2, r3, d0
 800c33c:	f7f4 f98c 	bl	8000658 <__aeabi_dmul>
 800c340:	ec53 2b18 	vmov	r2, r3, d8
 800c344:	f7f3 ffd2 	bl	80002ec <__adddf3>
 800c348:	4680      	mov	r8, r0
 800c34a:	4689      	mov	r9, r1
 800c34c:	e78d      	b.n	800c26a <_strtod_l+0xa82>
 800c34e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c352:	e7db      	b.n	800c30c <_strtod_l+0xb24>
 800c354:	a314      	add	r3, pc, #80	; (adr r3, 800c3a8 <_strtod_l+0xbc0>)
 800c356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35a:	f7f4 fbef 	bl	8000b3c <__aeabi_dcmplt>
 800c35e:	e7b3      	b.n	800c2c8 <_strtod_l+0xae0>
 800c360:	2300      	movs	r3, #0
 800c362:	930a      	str	r3, [sp, #40]	; 0x28
 800c364:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c366:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c368:	6013      	str	r3, [r2, #0]
 800c36a:	f7ff ba7c 	b.w	800b866 <_strtod_l+0x7e>
 800c36e:	2a65      	cmp	r2, #101	; 0x65
 800c370:	f43f ab75 	beq.w	800ba5e <_strtod_l+0x276>
 800c374:	2a45      	cmp	r2, #69	; 0x45
 800c376:	f43f ab72 	beq.w	800ba5e <_strtod_l+0x276>
 800c37a:	2301      	movs	r3, #1
 800c37c:	f7ff bbaa 	b.w	800bad4 <_strtod_l+0x2ec>
 800c380:	00000000 	.word	0x00000000
 800c384:	bff00000 	.word	0xbff00000
 800c388:	00000000 	.word	0x00000000
 800c38c:	3ff00000 	.word	0x3ff00000
 800c390:	94a03595 	.word	0x94a03595
 800c394:	3fdfffff 	.word	0x3fdfffff
 800c398:	35afe535 	.word	0x35afe535
 800c39c:	3fe00000 	.word	0x3fe00000
 800c3a0:	ffc00000 	.word	0xffc00000
 800c3a4:	41dfffff 	.word	0x41dfffff
 800c3a8:	94a03595 	.word	0x94a03595
 800c3ac:	3fcfffff 	.word	0x3fcfffff
 800c3b0:	3ff00000 	.word	0x3ff00000
 800c3b4:	3fe00000 	.word	0x3fe00000
 800c3b8:	7ff00000 	.word	0x7ff00000
 800c3bc:	7fe00000 	.word	0x7fe00000
 800c3c0:	7c9fffff 	.word	0x7c9fffff
 800c3c4:	7fefffff 	.word	0x7fefffff

0800c3c8 <_strtod_r>:
 800c3c8:	4b01      	ldr	r3, [pc, #4]	; (800c3d0 <_strtod_r+0x8>)
 800c3ca:	f7ff ba0d 	b.w	800b7e8 <_strtod_l>
 800c3ce:	bf00      	nop
 800c3d0:	200000cc 	.word	0x200000cc

0800c3d4 <_strtol_l.constprop.0>:
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3da:	d001      	beq.n	800c3e0 <_strtol_l.constprop.0+0xc>
 800c3dc:	2b24      	cmp	r3, #36	; 0x24
 800c3de:	d906      	bls.n	800c3ee <_strtol_l.constprop.0+0x1a>
 800c3e0:	f7fd fd88 	bl	8009ef4 <__errno>
 800c3e4:	2316      	movs	r3, #22
 800c3e6:	6003      	str	r3, [r0, #0]
 800c3e8:	2000      	movs	r0, #0
 800c3ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c4d4 <_strtol_l.constprop.0+0x100>
 800c3f2:	460d      	mov	r5, r1
 800c3f4:	462e      	mov	r6, r5
 800c3f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c3fa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800c3fe:	f017 0708 	ands.w	r7, r7, #8
 800c402:	d1f7      	bne.n	800c3f4 <_strtol_l.constprop.0+0x20>
 800c404:	2c2d      	cmp	r4, #45	; 0x2d
 800c406:	d132      	bne.n	800c46e <_strtol_l.constprop.0+0x9a>
 800c408:	782c      	ldrb	r4, [r5, #0]
 800c40a:	2701      	movs	r7, #1
 800c40c:	1cb5      	adds	r5, r6, #2
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d05b      	beq.n	800c4ca <_strtol_l.constprop.0+0xf6>
 800c412:	2b10      	cmp	r3, #16
 800c414:	d109      	bne.n	800c42a <_strtol_l.constprop.0+0x56>
 800c416:	2c30      	cmp	r4, #48	; 0x30
 800c418:	d107      	bne.n	800c42a <_strtol_l.constprop.0+0x56>
 800c41a:	782c      	ldrb	r4, [r5, #0]
 800c41c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c420:	2c58      	cmp	r4, #88	; 0x58
 800c422:	d14d      	bne.n	800c4c0 <_strtol_l.constprop.0+0xec>
 800c424:	786c      	ldrb	r4, [r5, #1]
 800c426:	2310      	movs	r3, #16
 800c428:	3502      	adds	r5, #2
 800c42a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c42e:	f108 38ff 	add.w	r8, r8, #4294967295
 800c432:	f04f 0e00 	mov.w	lr, #0
 800c436:	fbb8 f9f3 	udiv	r9, r8, r3
 800c43a:	4676      	mov	r6, lr
 800c43c:	fb03 8a19 	mls	sl, r3, r9, r8
 800c440:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c444:	f1bc 0f09 	cmp.w	ip, #9
 800c448:	d816      	bhi.n	800c478 <_strtol_l.constprop.0+0xa4>
 800c44a:	4664      	mov	r4, ip
 800c44c:	42a3      	cmp	r3, r4
 800c44e:	dd24      	ble.n	800c49a <_strtol_l.constprop.0+0xc6>
 800c450:	f1be 3fff 	cmp.w	lr, #4294967295
 800c454:	d008      	beq.n	800c468 <_strtol_l.constprop.0+0x94>
 800c456:	45b1      	cmp	r9, r6
 800c458:	d31c      	bcc.n	800c494 <_strtol_l.constprop.0+0xc0>
 800c45a:	d101      	bne.n	800c460 <_strtol_l.constprop.0+0x8c>
 800c45c:	45a2      	cmp	sl, r4
 800c45e:	db19      	blt.n	800c494 <_strtol_l.constprop.0+0xc0>
 800c460:	fb06 4603 	mla	r6, r6, r3, r4
 800c464:	f04f 0e01 	mov.w	lr, #1
 800c468:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c46c:	e7e8      	b.n	800c440 <_strtol_l.constprop.0+0x6c>
 800c46e:	2c2b      	cmp	r4, #43	; 0x2b
 800c470:	bf04      	itt	eq
 800c472:	782c      	ldrbeq	r4, [r5, #0]
 800c474:	1cb5      	addeq	r5, r6, #2
 800c476:	e7ca      	b.n	800c40e <_strtol_l.constprop.0+0x3a>
 800c478:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c47c:	f1bc 0f19 	cmp.w	ip, #25
 800c480:	d801      	bhi.n	800c486 <_strtol_l.constprop.0+0xb2>
 800c482:	3c37      	subs	r4, #55	; 0x37
 800c484:	e7e2      	b.n	800c44c <_strtol_l.constprop.0+0x78>
 800c486:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c48a:	f1bc 0f19 	cmp.w	ip, #25
 800c48e:	d804      	bhi.n	800c49a <_strtol_l.constprop.0+0xc6>
 800c490:	3c57      	subs	r4, #87	; 0x57
 800c492:	e7db      	b.n	800c44c <_strtol_l.constprop.0+0x78>
 800c494:	f04f 3eff 	mov.w	lr, #4294967295
 800c498:	e7e6      	b.n	800c468 <_strtol_l.constprop.0+0x94>
 800c49a:	f1be 3fff 	cmp.w	lr, #4294967295
 800c49e:	d105      	bne.n	800c4ac <_strtol_l.constprop.0+0xd8>
 800c4a0:	2322      	movs	r3, #34	; 0x22
 800c4a2:	6003      	str	r3, [r0, #0]
 800c4a4:	4646      	mov	r6, r8
 800c4a6:	b942      	cbnz	r2, 800c4ba <_strtol_l.constprop.0+0xe6>
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	e79e      	b.n	800c3ea <_strtol_l.constprop.0+0x16>
 800c4ac:	b107      	cbz	r7, 800c4b0 <_strtol_l.constprop.0+0xdc>
 800c4ae:	4276      	negs	r6, r6
 800c4b0:	2a00      	cmp	r2, #0
 800c4b2:	d0f9      	beq.n	800c4a8 <_strtol_l.constprop.0+0xd4>
 800c4b4:	f1be 0f00 	cmp.w	lr, #0
 800c4b8:	d000      	beq.n	800c4bc <_strtol_l.constprop.0+0xe8>
 800c4ba:	1e69      	subs	r1, r5, #1
 800c4bc:	6011      	str	r1, [r2, #0]
 800c4be:	e7f3      	b.n	800c4a8 <_strtol_l.constprop.0+0xd4>
 800c4c0:	2430      	movs	r4, #48	; 0x30
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d1b1      	bne.n	800c42a <_strtol_l.constprop.0+0x56>
 800c4c6:	2308      	movs	r3, #8
 800c4c8:	e7af      	b.n	800c42a <_strtol_l.constprop.0+0x56>
 800c4ca:	2c30      	cmp	r4, #48	; 0x30
 800c4cc:	d0a5      	beq.n	800c41a <_strtol_l.constprop.0+0x46>
 800c4ce:	230a      	movs	r3, #10
 800c4d0:	e7ab      	b.n	800c42a <_strtol_l.constprop.0+0x56>
 800c4d2:	bf00      	nop
 800c4d4:	0800d9c1 	.word	0x0800d9c1

0800c4d8 <_strtol_r>:
 800c4d8:	f7ff bf7c 	b.w	800c3d4 <_strtol_l.constprop.0>

0800c4dc <__ssputs_r>:
 800c4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e0:	688e      	ldr	r6, [r1, #8]
 800c4e2:	461f      	mov	r7, r3
 800c4e4:	42be      	cmp	r6, r7
 800c4e6:	680b      	ldr	r3, [r1, #0]
 800c4e8:	4682      	mov	sl, r0
 800c4ea:	460c      	mov	r4, r1
 800c4ec:	4690      	mov	r8, r2
 800c4ee:	d82c      	bhi.n	800c54a <__ssputs_r+0x6e>
 800c4f0:	898a      	ldrh	r2, [r1, #12]
 800c4f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c4f6:	d026      	beq.n	800c546 <__ssputs_r+0x6a>
 800c4f8:	6965      	ldr	r5, [r4, #20]
 800c4fa:	6909      	ldr	r1, [r1, #16]
 800c4fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c500:	eba3 0901 	sub.w	r9, r3, r1
 800c504:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c508:	1c7b      	adds	r3, r7, #1
 800c50a:	444b      	add	r3, r9
 800c50c:	106d      	asrs	r5, r5, #1
 800c50e:	429d      	cmp	r5, r3
 800c510:	bf38      	it	cc
 800c512:	461d      	movcc	r5, r3
 800c514:	0553      	lsls	r3, r2, #21
 800c516:	d527      	bpl.n	800c568 <__ssputs_r+0x8c>
 800c518:	4629      	mov	r1, r5
 800c51a:	f7fe fc0f 	bl	800ad3c <_malloc_r>
 800c51e:	4606      	mov	r6, r0
 800c520:	b360      	cbz	r0, 800c57c <__ssputs_r+0xa0>
 800c522:	6921      	ldr	r1, [r4, #16]
 800c524:	464a      	mov	r2, r9
 800c526:	f000 fa1b 	bl	800c960 <memcpy>
 800c52a:	89a3      	ldrh	r3, [r4, #12]
 800c52c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c534:	81a3      	strh	r3, [r4, #12]
 800c536:	6126      	str	r6, [r4, #16]
 800c538:	6165      	str	r5, [r4, #20]
 800c53a:	444e      	add	r6, r9
 800c53c:	eba5 0509 	sub.w	r5, r5, r9
 800c540:	6026      	str	r6, [r4, #0]
 800c542:	60a5      	str	r5, [r4, #8]
 800c544:	463e      	mov	r6, r7
 800c546:	42be      	cmp	r6, r7
 800c548:	d900      	bls.n	800c54c <__ssputs_r+0x70>
 800c54a:	463e      	mov	r6, r7
 800c54c:	6820      	ldr	r0, [r4, #0]
 800c54e:	4632      	mov	r2, r6
 800c550:	4641      	mov	r1, r8
 800c552:	f000 f9c9 	bl	800c8e8 <memmove>
 800c556:	68a3      	ldr	r3, [r4, #8]
 800c558:	1b9b      	subs	r3, r3, r6
 800c55a:	60a3      	str	r3, [r4, #8]
 800c55c:	6823      	ldr	r3, [r4, #0]
 800c55e:	4433      	add	r3, r6
 800c560:	6023      	str	r3, [r4, #0]
 800c562:	2000      	movs	r0, #0
 800c564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c568:	462a      	mov	r2, r5
 800c56a:	f000 fdae 	bl	800d0ca <_realloc_r>
 800c56e:	4606      	mov	r6, r0
 800c570:	2800      	cmp	r0, #0
 800c572:	d1e0      	bne.n	800c536 <__ssputs_r+0x5a>
 800c574:	6921      	ldr	r1, [r4, #16]
 800c576:	4650      	mov	r0, sl
 800c578:	f7fe fb6c 	bl	800ac54 <_free_r>
 800c57c:	230c      	movs	r3, #12
 800c57e:	f8ca 3000 	str.w	r3, [sl]
 800c582:	89a3      	ldrh	r3, [r4, #12]
 800c584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c588:	81a3      	strh	r3, [r4, #12]
 800c58a:	f04f 30ff 	mov.w	r0, #4294967295
 800c58e:	e7e9      	b.n	800c564 <__ssputs_r+0x88>

0800c590 <_svfiprintf_r>:
 800c590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c594:	4698      	mov	r8, r3
 800c596:	898b      	ldrh	r3, [r1, #12]
 800c598:	061b      	lsls	r3, r3, #24
 800c59a:	b09d      	sub	sp, #116	; 0x74
 800c59c:	4607      	mov	r7, r0
 800c59e:	460d      	mov	r5, r1
 800c5a0:	4614      	mov	r4, r2
 800c5a2:	d50e      	bpl.n	800c5c2 <_svfiprintf_r+0x32>
 800c5a4:	690b      	ldr	r3, [r1, #16]
 800c5a6:	b963      	cbnz	r3, 800c5c2 <_svfiprintf_r+0x32>
 800c5a8:	2140      	movs	r1, #64	; 0x40
 800c5aa:	f7fe fbc7 	bl	800ad3c <_malloc_r>
 800c5ae:	6028      	str	r0, [r5, #0]
 800c5b0:	6128      	str	r0, [r5, #16]
 800c5b2:	b920      	cbnz	r0, 800c5be <_svfiprintf_r+0x2e>
 800c5b4:	230c      	movs	r3, #12
 800c5b6:	603b      	str	r3, [r7, #0]
 800c5b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c5bc:	e0d0      	b.n	800c760 <_svfiprintf_r+0x1d0>
 800c5be:	2340      	movs	r3, #64	; 0x40
 800c5c0:	616b      	str	r3, [r5, #20]
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c5c6:	2320      	movs	r3, #32
 800c5c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c5cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5d0:	2330      	movs	r3, #48	; 0x30
 800c5d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c778 <_svfiprintf_r+0x1e8>
 800c5d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c5da:	f04f 0901 	mov.w	r9, #1
 800c5de:	4623      	mov	r3, r4
 800c5e0:	469a      	mov	sl, r3
 800c5e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5e6:	b10a      	cbz	r2, 800c5ec <_svfiprintf_r+0x5c>
 800c5e8:	2a25      	cmp	r2, #37	; 0x25
 800c5ea:	d1f9      	bne.n	800c5e0 <_svfiprintf_r+0x50>
 800c5ec:	ebba 0b04 	subs.w	fp, sl, r4
 800c5f0:	d00b      	beq.n	800c60a <_svfiprintf_r+0x7a>
 800c5f2:	465b      	mov	r3, fp
 800c5f4:	4622      	mov	r2, r4
 800c5f6:	4629      	mov	r1, r5
 800c5f8:	4638      	mov	r0, r7
 800c5fa:	f7ff ff6f 	bl	800c4dc <__ssputs_r>
 800c5fe:	3001      	adds	r0, #1
 800c600:	f000 80a9 	beq.w	800c756 <_svfiprintf_r+0x1c6>
 800c604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c606:	445a      	add	r2, fp
 800c608:	9209      	str	r2, [sp, #36]	; 0x24
 800c60a:	f89a 3000 	ldrb.w	r3, [sl]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	f000 80a1 	beq.w	800c756 <_svfiprintf_r+0x1c6>
 800c614:	2300      	movs	r3, #0
 800c616:	f04f 32ff 	mov.w	r2, #4294967295
 800c61a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c61e:	f10a 0a01 	add.w	sl, sl, #1
 800c622:	9304      	str	r3, [sp, #16]
 800c624:	9307      	str	r3, [sp, #28]
 800c626:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c62a:	931a      	str	r3, [sp, #104]	; 0x68
 800c62c:	4654      	mov	r4, sl
 800c62e:	2205      	movs	r2, #5
 800c630:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c634:	4850      	ldr	r0, [pc, #320]	; (800c778 <_svfiprintf_r+0x1e8>)
 800c636:	f7f3 fdfb 	bl	8000230 <memchr>
 800c63a:	9a04      	ldr	r2, [sp, #16]
 800c63c:	b9d8      	cbnz	r0, 800c676 <_svfiprintf_r+0xe6>
 800c63e:	06d0      	lsls	r0, r2, #27
 800c640:	bf44      	itt	mi
 800c642:	2320      	movmi	r3, #32
 800c644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c648:	0711      	lsls	r1, r2, #28
 800c64a:	bf44      	itt	mi
 800c64c:	232b      	movmi	r3, #43	; 0x2b
 800c64e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c652:	f89a 3000 	ldrb.w	r3, [sl]
 800c656:	2b2a      	cmp	r3, #42	; 0x2a
 800c658:	d015      	beq.n	800c686 <_svfiprintf_r+0xf6>
 800c65a:	9a07      	ldr	r2, [sp, #28]
 800c65c:	4654      	mov	r4, sl
 800c65e:	2000      	movs	r0, #0
 800c660:	f04f 0c0a 	mov.w	ip, #10
 800c664:	4621      	mov	r1, r4
 800c666:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c66a:	3b30      	subs	r3, #48	; 0x30
 800c66c:	2b09      	cmp	r3, #9
 800c66e:	d94d      	bls.n	800c70c <_svfiprintf_r+0x17c>
 800c670:	b1b0      	cbz	r0, 800c6a0 <_svfiprintf_r+0x110>
 800c672:	9207      	str	r2, [sp, #28]
 800c674:	e014      	b.n	800c6a0 <_svfiprintf_r+0x110>
 800c676:	eba0 0308 	sub.w	r3, r0, r8
 800c67a:	fa09 f303 	lsl.w	r3, r9, r3
 800c67e:	4313      	orrs	r3, r2
 800c680:	9304      	str	r3, [sp, #16]
 800c682:	46a2      	mov	sl, r4
 800c684:	e7d2      	b.n	800c62c <_svfiprintf_r+0x9c>
 800c686:	9b03      	ldr	r3, [sp, #12]
 800c688:	1d19      	adds	r1, r3, #4
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	9103      	str	r1, [sp, #12]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	bfbb      	ittet	lt
 800c692:	425b      	neglt	r3, r3
 800c694:	f042 0202 	orrlt.w	r2, r2, #2
 800c698:	9307      	strge	r3, [sp, #28]
 800c69a:	9307      	strlt	r3, [sp, #28]
 800c69c:	bfb8      	it	lt
 800c69e:	9204      	strlt	r2, [sp, #16]
 800c6a0:	7823      	ldrb	r3, [r4, #0]
 800c6a2:	2b2e      	cmp	r3, #46	; 0x2e
 800c6a4:	d10c      	bne.n	800c6c0 <_svfiprintf_r+0x130>
 800c6a6:	7863      	ldrb	r3, [r4, #1]
 800c6a8:	2b2a      	cmp	r3, #42	; 0x2a
 800c6aa:	d134      	bne.n	800c716 <_svfiprintf_r+0x186>
 800c6ac:	9b03      	ldr	r3, [sp, #12]
 800c6ae:	1d1a      	adds	r2, r3, #4
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	9203      	str	r2, [sp, #12]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	bfb8      	it	lt
 800c6b8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c6bc:	3402      	adds	r4, #2
 800c6be:	9305      	str	r3, [sp, #20]
 800c6c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c788 <_svfiprintf_r+0x1f8>
 800c6c4:	7821      	ldrb	r1, [r4, #0]
 800c6c6:	2203      	movs	r2, #3
 800c6c8:	4650      	mov	r0, sl
 800c6ca:	f7f3 fdb1 	bl	8000230 <memchr>
 800c6ce:	b138      	cbz	r0, 800c6e0 <_svfiprintf_r+0x150>
 800c6d0:	9b04      	ldr	r3, [sp, #16]
 800c6d2:	eba0 000a 	sub.w	r0, r0, sl
 800c6d6:	2240      	movs	r2, #64	; 0x40
 800c6d8:	4082      	lsls	r2, r0
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	3401      	adds	r4, #1
 800c6de:	9304      	str	r3, [sp, #16]
 800c6e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6e4:	4825      	ldr	r0, [pc, #148]	; (800c77c <_svfiprintf_r+0x1ec>)
 800c6e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c6ea:	2206      	movs	r2, #6
 800c6ec:	f7f3 fda0 	bl	8000230 <memchr>
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	d038      	beq.n	800c766 <_svfiprintf_r+0x1d6>
 800c6f4:	4b22      	ldr	r3, [pc, #136]	; (800c780 <_svfiprintf_r+0x1f0>)
 800c6f6:	bb1b      	cbnz	r3, 800c740 <_svfiprintf_r+0x1b0>
 800c6f8:	9b03      	ldr	r3, [sp, #12]
 800c6fa:	3307      	adds	r3, #7
 800c6fc:	f023 0307 	bic.w	r3, r3, #7
 800c700:	3308      	adds	r3, #8
 800c702:	9303      	str	r3, [sp, #12]
 800c704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c706:	4433      	add	r3, r6
 800c708:	9309      	str	r3, [sp, #36]	; 0x24
 800c70a:	e768      	b.n	800c5de <_svfiprintf_r+0x4e>
 800c70c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c710:	460c      	mov	r4, r1
 800c712:	2001      	movs	r0, #1
 800c714:	e7a6      	b.n	800c664 <_svfiprintf_r+0xd4>
 800c716:	2300      	movs	r3, #0
 800c718:	3401      	adds	r4, #1
 800c71a:	9305      	str	r3, [sp, #20]
 800c71c:	4619      	mov	r1, r3
 800c71e:	f04f 0c0a 	mov.w	ip, #10
 800c722:	4620      	mov	r0, r4
 800c724:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c728:	3a30      	subs	r2, #48	; 0x30
 800c72a:	2a09      	cmp	r2, #9
 800c72c:	d903      	bls.n	800c736 <_svfiprintf_r+0x1a6>
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d0c6      	beq.n	800c6c0 <_svfiprintf_r+0x130>
 800c732:	9105      	str	r1, [sp, #20]
 800c734:	e7c4      	b.n	800c6c0 <_svfiprintf_r+0x130>
 800c736:	fb0c 2101 	mla	r1, ip, r1, r2
 800c73a:	4604      	mov	r4, r0
 800c73c:	2301      	movs	r3, #1
 800c73e:	e7f0      	b.n	800c722 <_svfiprintf_r+0x192>
 800c740:	ab03      	add	r3, sp, #12
 800c742:	9300      	str	r3, [sp, #0]
 800c744:	462a      	mov	r2, r5
 800c746:	4b0f      	ldr	r3, [pc, #60]	; (800c784 <_svfiprintf_r+0x1f4>)
 800c748:	a904      	add	r1, sp, #16
 800c74a:	4638      	mov	r0, r7
 800c74c:	f7fc fc50 	bl	8008ff0 <_printf_float>
 800c750:	1c42      	adds	r2, r0, #1
 800c752:	4606      	mov	r6, r0
 800c754:	d1d6      	bne.n	800c704 <_svfiprintf_r+0x174>
 800c756:	89ab      	ldrh	r3, [r5, #12]
 800c758:	065b      	lsls	r3, r3, #25
 800c75a:	f53f af2d 	bmi.w	800c5b8 <_svfiprintf_r+0x28>
 800c75e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c760:	b01d      	add	sp, #116	; 0x74
 800c762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c766:	ab03      	add	r3, sp, #12
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	462a      	mov	r2, r5
 800c76c:	4b05      	ldr	r3, [pc, #20]	; (800c784 <_svfiprintf_r+0x1f4>)
 800c76e:	a904      	add	r1, sp, #16
 800c770:	4638      	mov	r0, r7
 800c772:	f7fc fee1 	bl	8009538 <_printf_i>
 800c776:	e7eb      	b.n	800c750 <_svfiprintf_r+0x1c0>
 800c778:	0800dac1 	.word	0x0800dac1
 800c77c:	0800dacb 	.word	0x0800dacb
 800c780:	08008ff1 	.word	0x08008ff1
 800c784:	0800c4dd 	.word	0x0800c4dd
 800c788:	0800dac7 	.word	0x0800dac7

0800c78c <__sflush_r>:
 800c78c:	898a      	ldrh	r2, [r1, #12]
 800c78e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c792:	4605      	mov	r5, r0
 800c794:	0710      	lsls	r0, r2, #28
 800c796:	460c      	mov	r4, r1
 800c798:	d458      	bmi.n	800c84c <__sflush_r+0xc0>
 800c79a:	684b      	ldr	r3, [r1, #4]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	dc05      	bgt.n	800c7ac <__sflush_r+0x20>
 800c7a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	dc02      	bgt.n	800c7ac <__sflush_r+0x20>
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7ae:	2e00      	cmp	r6, #0
 800c7b0:	d0f9      	beq.n	800c7a6 <__sflush_r+0x1a>
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c7b8:	682f      	ldr	r7, [r5, #0]
 800c7ba:	6a21      	ldr	r1, [r4, #32]
 800c7bc:	602b      	str	r3, [r5, #0]
 800c7be:	d032      	beq.n	800c826 <__sflush_r+0x9a>
 800c7c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c7c2:	89a3      	ldrh	r3, [r4, #12]
 800c7c4:	075a      	lsls	r2, r3, #29
 800c7c6:	d505      	bpl.n	800c7d4 <__sflush_r+0x48>
 800c7c8:	6863      	ldr	r3, [r4, #4]
 800c7ca:	1ac0      	subs	r0, r0, r3
 800c7cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c7ce:	b10b      	cbz	r3, 800c7d4 <__sflush_r+0x48>
 800c7d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7d2:	1ac0      	subs	r0, r0, r3
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7da:	6a21      	ldr	r1, [r4, #32]
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b0      	blx	r6
 800c7e0:	1c43      	adds	r3, r0, #1
 800c7e2:	89a3      	ldrh	r3, [r4, #12]
 800c7e4:	d106      	bne.n	800c7f4 <__sflush_r+0x68>
 800c7e6:	6829      	ldr	r1, [r5, #0]
 800c7e8:	291d      	cmp	r1, #29
 800c7ea:	d82b      	bhi.n	800c844 <__sflush_r+0xb8>
 800c7ec:	4a29      	ldr	r2, [pc, #164]	; (800c894 <__sflush_r+0x108>)
 800c7ee:	410a      	asrs	r2, r1
 800c7f0:	07d6      	lsls	r6, r2, #31
 800c7f2:	d427      	bmi.n	800c844 <__sflush_r+0xb8>
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	6062      	str	r2, [r4, #4]
 800c7f8:	04d9      	lsls	r1, r3, #19
 800c7fa:	6922      	ldr	r2, [r4, #16]
 800c7fc:	6022      	str	r2, [r4, #0]
 800c7fe:	d504      	bpl.n	800c80a <__sflush_r+0x7e>
 800c800:	1c42      	adds	r2, r0, #1
 800c802:	d101      	bne.n	800c808 <__sflush_r+0x7c>
 800c804:	682b      	ldr	r3, [r5, #0]
 800c806:	b903      	cbnz	r3, 800c80a <__sflush_r+0x7e>
 800c808:	6560      	str	r0, [r4, #84]	; 0x54
 800c80a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c80c:	602f      	str	r7, [r5, #0]
 800c80e:	2900      	cmp	r1, #0
 800c810:	d0c9      	beq.n	800c7a6 <__sflush_r+0x1a>
 800c812:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c816:	4299      	cmp	r1, r3
 800c818:	d002      	beq.n	800c820 <__sflush_r+0x94>
 800c81a:	4628      	mov	r0, r5
 800c81c:	f7fe fa1a 	bl	800ac54 <_free_r>
 800c820:	2000      	movs	r0, #0
 800c822:	6360      	str	r0, [r4, #52]	; 0x34
 800c824:	e7c0      	b.n	800c7a8 <__sflush_r+0x1c>
 800c826:	2301      	movs	r3, #1
 800c828:	4628      	mov	r0, r5
 800c82a:	47b0      	blx	r6
 800c82c:	1c41      	adds	r1, r0, #1
 800c82e:	d1c8      	bne.n	800c7c2 <__sflush_r+0x36>
 800c830:	682b      	ldr	r3, [r5, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d0c5      	beq.n	800c7c2 <__sflush_r+0x36>
 800c836:	2b1d      	cmp	r3, #29
 800c838:	d001      	beq.n	800c83e <__sflush_r+0xb2>
 800c83a:	2b16      	cmp	r3, #22
 800c83c:	d101      	bne.n	800c842 <__sflush_r+0xb6>
 800c83e:	602f      	str	r7, [r5, #0]
 800c840:	e7b1      	b.n	800c7a6 <__sflush_r+0x1a>
 800c842:	89a3      	ldrh	r3, [r4, #12]
 800c844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c848:	81a3      	strh	r3, [r4, #12]
 800c84a:	e7ad      	b.n	800c7a8 <__sflush_r+0x1c>
 800c84c:	690f      	ldr	r7, [r1, #16]
 800c84e:	2f00      	cmp	r7, #0
 800c850:	d0a9      	beq.n	800c7a6 <__sflush_r+0x1a>
 800c852:	0793      	lsls	r3, r2, #30
 800c854:	680e      	ldr	r6, [r1, #0]
 800c856:	bf08      	it	eq
 800c858:	694b      	ldreq	r3, [r1, #20]
 800c85a:	600f      	str	r7, [r1, #0]
 800c85c:	bf18      	it	ne
 800c85e:	2300      	movne	r3, #0
 800c860:	eba6 0807 	sub.w	r8, r6, r7
 800c864:	608b      	str	r3, [r1, #8]
 800c866:	f1b8 0f00 	cmp.w	r8, #0
 800c86a:	dd9c      	ble.n	800c7a6 <__sflush_r+0x1a>
 800c86c:	6a21      	ldr	r1, [r4, #32]
 800c86e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c870:	4643      	mov	r3, r8
 800c872:	463a      	mov	r2, r7
 800c874:	4628      	mov	r0, r5
 800c876:	47b0      	blx	r6
 800c878:	2800      	cmp	r0, #0
 800c87a:	dc06      	bgt.n	800c88a <__sflush_r+0xfe>
 800c87c:	89a3      	ldrh	r3, [r4, #12]
 800c87e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c882:	81a3      	strh	r3, [r4, #12]
 800c884:	f04f 30ff 	mov.w	r0, #4294967295
 800c888:	e78e      	b.n	800c7a8 <__sflush_r+0x1c>
 800c88a:	4407      	add	r7, r0
 800c88c:	eba8 0800 	sub.w	r8, r8, r0
 800c890:	e7e9      	b.n	800c866 <__sflush_r+0xda>
 800c892:	bf00      	nop
 800c894:	dfbffffe 	.word	0xdfbffffe

0800c898 <_fflush_r>:
 800c898:	b538      	push	{r3, r4, r5, lr}
 800c89a:	690b      	ldr	r3, [r1, #16]
 800c89c:	4605      	mov	r5, r0
 800c89e:	460c      	mov	r4, r1
 800c8a0:	b913      	cbnz	r3, 800c8a8 <_fflush_r+0x10>
 800c8a2:	2500      	movs	r5, #0
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	bd38      	pop	{r3, r4, r5, pc}
 800c8a8:	b118      	cbz	r0, 800c8b2 <_fflush_r+0x1a>
 800c8aa:	6a03      	ldr	r3, [r0, #32]
 800c8ac:	b90b      	cbnz	r3, 800c8b2 <_fflush_r+0x1a>
 800c8ae:	f7fd fa01 	bl	8009cb4 <__sinit>
 800c8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d0f3      	beq.n	800c8a2 <_fflush_r+0xa>
 800c8ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c8bc:	07d0      	lsls	r0, r2, #31
 800c8be:	d404      	bmi.n	800c8ca <_fflush_r+0x32>
 800c8c0:	0599      	lsls	r1, r3, #22
 800c8c2:	d402      	bmi.n	800c8ca <_fflush_r+0x32>
 800c8c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8c6:	f7fd fb40 	bl	8009f4a <__retarget_lock_acquire_recursive>
 800c8ca:	4628      	mov	r0, r5
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	f7ff ff5d 	bl	800c78c <__sflush_r>
 800c8d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c8d4:	07da      	lsls	r2, r3, #31
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	d4e4      	bmi.n	800c8a4 <_fflush_r+0xc>
 800c8da:	89a3      	ldrh	r3, [r4, #12]
 800c8dc:	059b      	lsls	r3, r3, #22
 800c8de:	d4e1      	bmi.n	800c8a4 <_fflush_r+0xc>
 800c8e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8e2:	f7fd fb33 	bl	8009f4c <__retarget_lock_release_recursive>
 800c8e6:	e7dd      	b.n	800c8a4 <_fflush_r+0xc>

0800c8e8 <memmove>:
 800c8e8:	4288      	cmp	r0, r1
 800c8ea:	b510      	push	{r4, lr}
 800c8ec:	eb01 0402 	add.w	r4, r1, r2
 800c8f0:	d902      	bls.n	800c8f8 <memmove+0x10>
 800c8f2:	4284      	cmp	r4, r0
 800c8f4:	4623      	mov	r3, r4
 800c8f6:	d807      	bhi.n	800c908 <memmove+0x20>
 800c8f8:	1e43      	subs	r3, r0, #1
 800c8fa:	42a1      	cmp	r1, r4
 800c8fc:	d008      	beq.n	800c910 <memmove+0x28>
 800c8fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c902:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c906:	e7f8      	b.n	800c8fa <memmove+0x12>
 800c908:	4402      	add	r2, r0
 800c90a:	4601      	mov	r1, r0
 800c90c:	428a      	cmp	r2, r1
 800c90e:	d100      	bne.n	800c912 <memmove+0x2a>
 800c910:	bd10      	pop	{r4, pc}
 800c912:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c916:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c91a:	e7f7      	b.n	800c90c <memmove+0x24>

0800c91c <strncmp>:
 800c91c:	b510      	push	{r4, lr}
 800c91e:	b16a      	cbz	r2, 800c93c <strncmp+0x20>
 800c920:	3901      	subs	r1, #1
 800c922:	1884      	adds	r4, r0, r2
 800c924:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c928:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d103      	bne.n	800c938 <strncmp+0x1c>
 800c930:	42a0      	cmp	r0, r4
 800c932:	d001      	beq.n	800c938 <strncmp+0x1c>
 800c934:	2a00      	cmp	r2, #0
 800c936:	d1f5      	bne.n	800c924 <strncmp+0x8>
 800c938:	1ad0      	subs	r0, r2, r3
 800c93a:	bd10      	pop	{r4, pc}
 800c93c:	4610      	mov	r0, r2
 800c93e:	e7fc      	b.n	800c93a <strncmp+0x1e>

0800c940 <_sbrk_r>:
 800c940:	b538      	push	{r3, r4, r5, lr}
 800c942:	4d06      	ldr	r5, [pc, #24]	; (800c95c <_sbrk_r+0x1c>)
 800c944:	2300      	movs	r3, #0
 800c946:	4604      	mov	r4, r0
 800c948:	4608      	mov	r0, r1
 800c94a:	602b      	str	r3, [r5, #0]
 800c94c:	f7f5 fa2a 	bl	8001da4 <_sbrk>
 800c950:	1c43      	adds	r3, r0, #1
 800c952:	d102      	bne.n	800c95a <_sbrk_r+0x1a>
 800c954:	682b      	ldr	r3, [r5, #0]
 800c956:	b103      	cbz	r3, 800c95a <_sbrk_r+0x1a>
 800c958:	6023      	str	r3, [r4, #0]
 800c95a:	bd38      	pop	{r3, r4, r5, pc}
 800c95c:	20000d1c 	.word	0x20000d1c

0800c960 <memcpy>:
 800c960:	440a      	add	r2, r1
 800c962:	4291      	cmp	r1, r2
 800c964:	f100 33ff 	add.w	r3, r0, #4294967295
 800c968:	d100      	bne.n	800c96c <memcpy+0xc>
 800c96a:	4770      	bx	lr
 800c96c:	b510      	push	{r4, lr}
 800c96e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c972:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c976:	4291      	cmp	r1, r2
 800c978:	d1f9      	bne.n	800c96e <memcpy+0xe>
 800c97a:	bd10      	pop	{r4, pc}
 800c97c:	0000      	movs	r0, r0
	...

0800c980 <nan>:
 800c980:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c988 <nan+0x8>
 800c984:	4770      	bx	lr
 800c986:	bf00      	nop
 800c988:	00000000 	.word	0x00000000
 800c98c:	7ff80000 	.word	0x7ff80000

0800c990 <__assert_func>:
 800c990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c992:	4614      	mov	r4, r2
 800c994:	461a      	mov	r2, r3
 800c996:	4b09      	ldr	r3, [pc, #36]	; (800c9bc <__assert_func+0x2c>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4605      	mov	r5, r0
 800c99c:	68d8      	ldr	r0, [r3, #12]
 800c99e:	b14c      	cbz	r4, 800c9b4 <__assert_func+0x24>
 800c9a0:	4b07      	ldr	r3, [pc, #28]	; (800c9c0 <__assert_func+0x30>)
 800c9a2:	9100      	str	r1, [sp, #0]
 800c9a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c9a8:	4906      	ldr	r1, [pc, #24]	; (800c9c4 <__assert_func+0x34>)
 800c9aa:	462b      	mov	r3, r5
 800c9ac:	f000 fbca 	bl	800d144 <fiprintf>
 800c9b0:	f000 fbda 	bl	800d168 <abort>
 800c9b4:	4b04      	ldr	r3, [pc, #16]	; (800c9c8 <__assert_func+0x38>)
 800c9b6:	461c      	mov	r4, r3
 800c9b8:	e7f3      	b.n	800c9a2 <__assert_func+0x12>
 800c9ba:	bf00      	nop
 800c9bc:	200000c8 	.word	0x200000c8
 800c9c0:	0800dada 	.word	0x0800dada
 800c9c4:	0800dae7 	.word	0x0800dae7
 800c9c8:	0800db15 	.word	0x0800db15

0800c9cc <_calloc_r>:
 800c9cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9ce:	fba1 2402 	umull	r2, r4, r1, r2
 800c9d2:	b94c      	cbnz	r4, 800c9e8 <_calloc_r+0x1c>
 800c9d4:	4611      	mov	r1, r2
 800c9d6:	9201      	str	r2, [sp, #4]
 800c9d8:	f7fe f9b0 	bl	800ad3c <_malloc_r>
 800c9dc:	9a01      	ldr	r2, [sp, #4]
 800c9de:	4605      	mov	r5, r0
 800c9e0:	b930      	cbnz	r0, 800c9f0 <_calloc_r+0x24>
 800c9e2:	4628      	mov	r0, r5
 800c9e4:	b003      	add	sp, #12
 800c9e6:	bd30      	pop	{r4, r5, pc}
 800c9e8:	220c      	movs	r2, #12
 800c9ea:	6002      	str	r2, [r0, #0]
 800c9ec:	2500      	movs	r5, #0
 800c9ee:	e7f8      	b.n	800c9e2 <_calloc_r+0x16>
 800c9f0:	4621      	mov	r1, r4
 800c9f2:	f7fd fa2c 	bl	8009e4e <memset>
 800c9f6:	e7f4      	b.n	800c9e2 <_calloc_r+0x16>

0800c9f8 <rshift>:
 800c9f8:	6903      	ldr	r3, [r0, #16]
 800c9fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c9fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca02:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ca06:	f100 0414 	add.w	r4, r0, #20
 800ca0a:	dd45      	ble.n	800ca98 <rshift+0xa0>
 800ca0c:	f011 011f 	ands.w	r1, r1, #31
 800ca10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ca14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ca18:	d10c      	bne.n	800ca34 <rshift+0x3c>
 800ca1a:	f100 0710 	add.w	r7, r0, #16
 800ca1e:	4629      	mov	r1, r5
 800ca20:	42b1      	cmp	r1, r6
 800ca22:	d334      	bcc.n	800ca8e <rshift+0x96>
 800ca24:	1a9b      	subs	r3, r3, r2
 800ca26:	009b      	lsls	r3, r3, #2
 800ca28:	1eea      	subs	r2, r5, #3
 800ca2a:	4296      	cmp	r6, r2
 800ca2c:	bf38      	it	cc
 800ca2e:	2300      	movcc	r3, #0
 800ca30:	4423      	add	r3, r4
 800ca32:	e015      	b.n	800ca60 <rshift+0x68>
 800ca34:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca38:	f1c1 0820 	rsb	r8, r1, #32
 800ca3c:	40cf      	lsrs	r7, r1
 800ca3e:	f105 0e04 	add.w	lr, r5, #4
 800ca42:	46a1      	mov	r9, r4
 800ca44:	4576      	cmp	r6, lr
 800ca46:	46f4      	mov	ip, lr
 800ca48:	d815      	bhi.n	800ca76 <rshift+0x7e>
 800ca4a:	1a9a      	subs	r2, r3, r2
 800ca4c:	0092      	lsls	r2, r2, #2
 800ca4e:	3a04      	subs	r2, #4
 800ca50:	3501      	adds	r5, #1
 800ca52:	42ae      	cmp	r6, r5
 800ca54:	bf38      	it	cc
 800ca56:	2200      	movcc	r2, #0
 800ca58:	18a3      	adds	r3, r4, r2
 800ca5a:	50a7      	str	r7, [r4, r2]
 800ca5c:	b107      	cbz	r7, 800ca60 <rshift+0x68>
 800ca5e:	3304      	adds	r3, #4
 800ca60:	1b1a      	subs	r2, r3, r4
 800ca62:	42a3      	cmp	r3, r4
 800ca64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ca68:	bf08      	it	eq
 800ca6a:	2300      	moveq	r3, #0
 800ca6c:	6102      	str	r2, [r0, #16]
 800ca6e:	bf08      	it	eq
 800ca70:	6143      	streq	r3, [r0, #20]
 800ca72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca76:	f8dc c000 	ldr.w	ip, [ip]
 800ca7a:	fa0c fc08 	lsl.w	ip, ip, r8
 800ca7e:	ea4c 0707 	orr.w	r7, ip, r7
 800ca82:	f849 7b04 	str.w	r7, [r9], #4
 800ca86:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ca8a:	40cf      	lsrs	r7, r1
 800ca8c:	e7da      	b.n	800ca44 <rshift+0x4c>
 800ca8e:	f851 cb04 	ldr.w	ip, [r1], #4
 800ca92:	f847 cf04 	str.w	ip, [r7, #4]!
 800ca96:	e7c3      	b.n	800ca20 <rshift+0x28>
 800ca98:	4623      	mov	r3, r4
 800ca9a:	e7e1      	b.n	800ca60 <rshift+0x68>

0800ca9c <__hexdig_fun>:
 800ca9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800caa0:	2b09      	cmp	r3, #9
 800caa2:	d802      	bhi.n	800caaa <__hexdig_fun+0xe>
 800caa4:	3820      	subs	r0, #32
 800caa6:	b2c0      	uxtb	r0, r0
 800caa8:	4770      	bx	lr
 800caaa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800caae:	2b05      	cmp	r3, #5
 800cab0:	d801      	bhi.n	800cab6 <__hexdig_fun+0x1a>
 800cab2:	3847      	subs	r0, #71	; 0x47
 800cab4:	e7f7      	b.n	800caa6 <__hexdig_fun+0xa>
 800cab6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800caba:	2b05      	cmp	r3, #5
 800cabc:	d801      	bhi.n	800cac2 <__hexdig_fun+0x26>
 800cabe:	3827      	subs	r0, #39	; 0x27
 800cac0:	e7f1      	b.n	800caa6 <__hexdig_fun+0xa>
 800cac2:	2000      	movs	r0, #0
 800cac4:	4770      	bx	lr
	...

0800cac8 <__gethex>:
 800cac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cacc:	4617      	mov	r7, r2
 800cace:	680a      	ldr	r2, [r1, #0]
 800cad0:	b085      	sub	sp, #20
 800cad2:	f102 0b02 	add.w	fp, r2, #2
 800cad6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cada:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cade:	4681      	mov	r9, r0
 800cae0:	468a      	mov	sl, r1
 800cae2:	9302      	str	r3, [sp, #8]
 800cae4:	32fe      	adds	r2, #254	; 0xfe
 800cae6:	eb02 030b 	add.w	r3, r2, fp
 800caea:	46d8      	mov	r8, fp
 800caec:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800caf0:	9301      	str	r3, [sp, #4]
 800caf2:	2830      	cmp	r0, #48	; 0x30
 800caf4:	d0f7      	beq.n	800cae6 <__gethex+0x1e>
 800caf6:	f7ff ffd1 	bl	800ca9c <__hexdig_fun>
 800cafa:	4604      	mov	r4, r0
 800cafc:	2800      	cmp	r0, #0
 800cafe:	d138      	bne.n	800cb72 <__gethex+0xaa>
 800cb00:	49a7      	ldr	r1, [pc, #668]	; (800cda0 <__gethex+0x2d8>)
 800cb02:	2201      	movs	r2, #1
 800cb04:	4640      	mov	r0, r8
 800cb06:	f7ff ff09 	bl	800c91c <strncmp>
 800cb0a:	4606      	mov	r6, r0
 800cb0c:	2800      	cmp	r0, #0
 800cb0e:	d169      	bne.n	800cbe4 <__gethex+0x11c>
 800cb10:	f898 0001 	ldrb.w	r0, [r8, #1]
 800cb14:	465d      	mov	r5, fp
 800cb16:	f7ff ffc1 	bl	800ca9c <__hexdig_fun>
 800cb1a:	2800      	cmp	r0, #0
 800cb1c:	d064      	beq.n	800cbe8 <__gethex+0x120>
 800cb1e:	465a      	mov	r2, fp
 800cb20:	7810      	ldrb	r0, [r2, #0]
 800cb22:	2830      	cmp	r0, #48	; 0x30
 800cb24:	4690      	mov	r8, r2
 800cb26:	f102 0201 	add.w	r2, r2, #1
 800cb2a:	d0f9      	beq.n	800cb20 <__gethex+0x58>
 800cb2c:	f7ff ffb6 	bl	800ca9c <__hexdig_fun>
 800cb30:	2301      	movs	r3, #1
 800cb32:	fab0 f480 	clz	r4, r0
 800cb36:	0964      	lsrs	r4, r4, #5
 800cb38:	465e      	mov	r6, fp
 800cb3a:	9301      	str	r3, [sp, #4]
 800cb3c:	4642      	mov	r2, r8
 800cb3e:	4615      	mov	r5, r2
 800cb40:	3201      	adds	r2, #1
 800cb42:	7828      	ldrb	r0, [r5, #0]
 800cb44:	f7ff ffaa 	bl	800ca9c <__hexdig_fun>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	d1f8      	bne.n	800cb3e <__gethex+0x76>
 800cb4c:	4994      	ldr	r1, [pc, #592]	; (800cda0 <__gethex+0x2d8>)
 800cb4e:	2201      	movs	r2, #1
 800cb50:	4628      	mov	r0, r5
 800cb52:	f7ff fee3 	bl	800c91c <strncmp>
 800cb56:	b978      	cbnz	r0, 800cb78 <__gethex+0xb0>
 800cb58:	b946      	cbnz	r6, 800cb6c <__gethex+0xa4>
 800cb5a:	1c6e      	adds	r6, r5, #1
 800cb5c:	4632      	mov	r2, r6
 800cb5e:	4615      	mov	r5, r2
 800cb60:	3201      	adds	r2, #1
 800cb62:	7828      	ldrb	r0, [r5, #0]
 800cb64:	f7ff ff9a 	bl	800ca9c <__hexdig_fun>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d1f8      	bne.n	800cb5e <__gethex+0x96>
 800cb6c:	1b73      	subs	r3, r6, r5
 800cb6e:	009e      	lsls	r6, r3, #2
 800cb70:	e004      	b.n	800cb7c <__gethex+0xb4>
 800cb72:	2400      	movs	r4, #0
 800cb74:	4626      	mov	r6, r4
 800cb76:	e7e1      	b.n	800cb3c <__gethex+0x74>
 800cb78:	2e00      	cmp	r6, #0
 800cb7a:	d1f7      	bne.n	800cb6c <__gethex+0xa4>
 800cb7c:	782b      	ldrb	r3, [r5, #0]
 800cb7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cb82:	2b50      	cmp	r3, #80	; 0x50
 800cb84:	d13d      	bne.n	800cc02 <__gethex+0x13a>
 800cb86:	786b      	ldrb	r3, [r5, #1]
 800cb88:	2b2b      	cmp	r3, #43	; 0x2b
 800cb8a:	d02f      	beq.n	800cbec <__gethex+0x124>
 800cb8c:	2b2d      	cmp	r3, #45	; 0x2d
 800cb8e:	d031      	beq.n	800cbf4 <__gethex+0x12c>
 800cb90:	1c69      	adds	r1, r5, #1
 800cb92:	f04f 0b00 	mov.w	fp, #0
 800cb96:	7808      	ldrb	r0, [r1, #0]
 800cb98:	f7ff ff80 	bl	800ca9c <__hexdig_fun>
 800cb9c:	1e42      	subs	r2, r0, #1
 800cb9e:	b2d2      	uxtb	r2, r2
 800cba0:	2a18      	cmp	r2, #24
 800cba2:	d82e      	bhi.n	800cc02 <__gethex+0x13a>
 800cba4:	f1a0 0210 	sub.w	r2, r0, #16
 800cba8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cbac:	f7ff ff76 	bl	800ca9c <__hexdig_fun>
 800cbb0:	f100 3cff 	add.w	ip, r0, #4294967295
 800cbb4:	fa5f fc8c 	uxtb.w	ip, ip
 800cbb8:	f1bc 0f18 	cmp.w	ip, #24
 800cbbc:	d91d      	bls.n	800cbfa <__gethex+0x132>
 800cbbe:	f1bb 0f00 	cmp.w	fp, #0
 800cbc2:	d000      	beq.n	800cbc6 <__gethex+0xfe>
 800cbc4:	4252      	negs	r2, r2
 800cbc6:	4416      	add	r6, r2
 800cbc8:	f8ca 1000 	str.w	r1, [sl]
 800cbcc:	b1dc      	cbz	r4, 800cc06 <__gethex+0x13e>
 800cbce:	9b01      	ldr	r3, [sp, #4]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	bf14      	ite	ne
 800cbd4:	f04f 0800 	movne.w	r8, #0
 800cbd8:	f04f 0806 	moveq.w	r8, #6
 800cbdc:	4640      	mov	r0, r8
 800cbde:	b005      	add	sp, #20
 800cbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe4:	4645      	mov	r5, r8
 800cbe6:	4626      	mov	r6, r4
 800cbe8:	2401      	movs	r4, #1
 800cbea:	e7c7      	b.n	800cb7c <__gethex+0xb4>
 800cbec:	f04f 0b00 	mov.w	fp, #0
 800cbf0:	1ca9      	adds	r1, r5, #2
 800cbf2:	e7d0      	b.n	800cb96 <__gethex+0xce>
 800cbf4:	f04f 0b01 	mov.w	fp, #1
 800cbf8:	e7fa      	b.n	800cbf0 <__gethex+0x128>
 800cbfa:	230a      	movs	r3, #10
 800cbfc:	fb03 0002 	mla	r0, r3, r2, r0
 800cc00:	e7d0      	b.n	800cba4 <__gethex+0xdc>
 800cc02:	4629      	mov	r1, r5
 800cc04:	e7e0      	b.n	800cbc8 <__gethex+0x100>
 800cc06:	eba5 0308 	sub.w	r3, r5, r8
 800cc0a:	3b01      	subs	r3, #1
 800cc0c:	4621      	mov	r1, r4
 800cc0e:	2b07      	cmp	r3, #7
 800cc10:	dc0a      	bgt.n	800cc28 <__gethex+0x160>
 800cc12:	4648      	mov	r0, r9
 800cc14:	f7fe f91e 	bl	800ae54 <_Balloc>
 800cc18:	4604      	mov	r4, r0
 800cc1a:	b940      	cbnz	r0, 800cc2e <__gethex+0x166>
 800cc1c:	4b61      	ldr	r3, [pc, #388]	; (800cda4 <__gethex+0x2dc>)
 800cc1e:	4602      	mov	r2, r0
 800cc20:	21e4      	movs	r1, #228	; 0xe4
 800cc22:	4861      	ldr	r0, [pc, #388]	; (800cda8 <__gethex+0x2e0>)
 800cc24:	f7ff feb4 	bl	800c990 <__assert_func>
 800cc28:	3101      	adds	r1, #1
 800cc2a:	105b      	asrs	r3, r3, #1
 800cc2c:	e7ef      	b.n	800cc0e <__gethex+0x146>
 800cc2e:	f100 0a14 	add.w	sl, r0, #20
 800cc32:	2300      	movs	r3, #0
 800cc34:	495a      	ldr	r1, [pc, #360]	; (800cda0 <__gethex+0x2d8>)
 800cc36:	f8cd a004 	str.w	sl, [sp, #4]
 800cc3a:	469b      	mov	fp, r3
 800cc3c:	45a8      	cmp	r8, r5
 800cc3e:	d342      	bcc.n	800ccc6 <__gethex+0x1fe>
 800cc40:	9801      	ldr	r0, [sp, #4]
 800cc42:	f840 bb04 	str.w	fp, [r0], #4
 800cc46:	eba0 000a 	sub.w	r0, r0, sl
 800cc4a:	1080      	asrs	r0, r0, #2
 800cc4c:	6120      	str	r0, [r4, #16]
 800cc4e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800cc52:	4658      	mov	r0, fp
 800cc54:	f7fe f9f0 	bl	800b038 <__hi0bits>
 800cc58:	683d      	ldr	r5, [r7, #0]
 800cc5a:	eba8 0000 	sub.w	r0, r8, r0
 800cc5e:	42a8      	cmp	r0, r5
 800cc60:	dd59      	ble.n	800cd16 <__gethex+0x24e>
 800cc62:	eba0 0805 	sub.w	r8, r0, r5
 800cc66:	4641      	mov	r1, r8
 800cc68:	4620      	mov	r0, r4
 800cc6a:	f7fe fd7f 	bl	800b76c <__any_on>
 800cc6e:	4683      	mov	fp, r0
 800cc70:	b1b8      	cbz	r0, 800cca2 <__gethex+0x1da>
 800cc72:	f108 33ff 	add.w	r3, r8, #4294967295
 800cc76:	1159      	asrs	r1, r3, #5
 800cc78:	f003 021f 	and.w	r2, r3, #31
 800cc7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cc80:	f04f 0b01 	mov.w	fp, #1
 800cc84:	fa0b f202 	lsl.w	r2, fp, r2
 800cc88:	420a      	tst	r2, r1
 800cc8a:	d00a      	beq.n	800cca2 <__gethex+0x1da>
 800cc8c:	455b      	cmp	r3, fp
 800cc8e:	dd06      	ble.n	800cc9e <__gethex+0x1d6>
 800cc90:	f1a8 0102 	sub.w	r1, r8, #2
 800cc94:	4620      	mov	r0, r4
 800cc96:	f7fe fd69 	bl	800b76c <__any_on>
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	d138      	bne.n	800cd10 <__gethex+0x248>
 800cc9e:	f04f 0b02 	mov.w	fp, #2
 800cca2:	4641      	mov	r1, r8
 800cca4:	4620      	mov	r0, r4
 800cca6:	f7ff fea7 	bl	800c9f8 <rshift>
 800ccaa:	4446      	add	r6, r8
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	42b3      	cmp	r3, r6
 800ccb0:	da41      	bge.n	800cd36 <__gethex+0x26e>
 800ccb2:	4621      	mov	r1, r4
 800ccb4:	4648      	mov	r0, r9
 800ccb6:	f7fe f90d 	bl	800aed4 <_Bfree>
 800ccba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	6013      	str	r3, [r2, #0]
 800ccc0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ccc4:	e78a      	b.n	800cbdc <__gethex+0x114>
 800ccc6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ccca:	2a2e      	cmp	r2, #46	; 0x2e
 800cccc:	d014      	beq.n	800ccf8 <__gethex+0x230>
 800ccce:	2b20      	cmp	r3, #32
 800ccd0:	d106      	bne.n	800cce0 <__gethex+0x218>
 800ccd2:	9b01      	ldr	r3, [sp, #4]
 800ccd4:	f843 bb04 	str.w	fp, [r3], #4
 800ccd8:	f04f 0b00 	mov.w	fp, #0
 800ccdc:	9301      	str	r3, [sp, #4]
 800ccde:	465b      	mov	r3, fp
 800cce0:	7828      	ldrb	r0, [r5, #0]
 800cce2:	9303      	str	r3, [sp, #12]
 800cce4:	f7ff feda 	bl	800ca9c <__hexdig_fun>
 800cce8:	9b03      	ldr	r3, [sp, #12]
 800ccea:	f000 000f 	and.w	r0, r0, #15
 800ccee:	4098      	lsls	r0, r3
 800ccf0:	ea4b 0b00 	orr.w	fp, fp, r0
 800ccf4:	3304      	adds	r3, #4
 800ccf6:	e7a1      	b.n	800cc3c <__gethex+0x174>
 800ccf8:	45a8      	cmp	r8, r5
 800ccfa:	d8e8      	bhi.n	800ccce <__gethex+0x206>
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	4628      	mov	r0, r5
 800cd00:	9303      	str	r3, [sp, #12]
 800cd02:	f7ff fe0b 	bl	800c91c <strncmp>
 800cd06:	4926      	ldr	r1, [pc, #152]	; (800cda0 <__gethex+0x2d8>)
 800cd08:	9b03      	ldr	r3, [sp, #12]
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	d1df      	bne.n	800ccce <__gethex+0x206>
 800cd0e:	e795      	b.n	800cc3c <__gethex+0x174>
 800cd10:	f04f 0b03 	mov.w	fp, #3
 800cd14:	e7c5      	b.n	800cca2 <__gethex+0x1da>
 800cd16:	da0b      	bge.n	800cd30 <__gethex+0x268>
 800cd18:	eba5 0800 	sub.w	r8, r5, r0
 800cd1c:	4621      	mov	r1, r4
 800cd1e:	4642      	mov	r2, r8
 800cd20:	4648      	mov	r0, r9
 800cd22:	f7fe faf1 	bl	800b308 <__lshift>
 800cd26:	eba6 0608 	sub.w	r6, r6, r8
 800cd2a:	4604      	mov	r4, r0
 800cd2c:	f100 0a14 	add.w	sl, r0, #20
 800cd30:	f04f 0b00 	mov.w	fp, #0
 800cd34:	e7ba      	b.n	800ccac <__gethex+0x1e4>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	42b3      	cmp	r3, r6
 800cd3a:	dd73      	ble.n	800ce24 <__gethex+0x35c>
 800cd3c:	1b9e      	subs	r6, r3, r6
 800cd3e:	42b5      	cmp	r5, r6
 800cd40:	dc34      	bgt.n	800cdac <__gethex+0x2e4>
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2b02      	cmp	r3, #2
 800cd46:	d023      	beq.n	800cd90 <__gethex+0x2c8>
 800cd48:	2b03      	cmp	r3, #3
 800cd4a:	d025      	beq.n	800cd98 <__gethex+0x2d0>
 800cd4c:	2b01      	cmp	r3, #1
 800cd4e:	d115      	bne.n	800cd7c <__gethex+0x2b4>
 800cd50:	42b5      	cmp	r5, r6
 800cd52:	d113      	bne.n	800cd7c <__gethex+0x2b4>
 800cd54:	2d01      	cmp	r5, #1
 800cd56:	d10b      	bne.n	800cd70 <__gethex+0x2a8>
 800cd58:	9a02      	ldr	r2, [sp, #8]
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6013      	str	r3, [r2, #0]
 800cd5e:	2301      	movs	r3, #1
 800cd60:	6123      	str	r3, [r4, #16]
 800cd62:	f8ca 3000 	str.w	r3, [sl]
 800cd66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd68:	f04f 0862 	mov.w	r8, #98	; 0x62
 800cd6c:	601c      	str	r4, [r3, #0]
 800cd6e:	e735      	b.n	800cbdc <__gethex+0x114>
 800cd70:	1e69      	subs	r1, r5, #1
 800cd72:	4620      	mov	r0, r4
 800cd74:	f7fe fcfa 	bl	800b76c <__any_on>
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	d1ed      	bne.n	800cd58 <__gethex+0x290>
 800cd7c:	4621      	mov	r1, r4
 800cd7e:	4648      	mov	r0, r9
 800cd80:	f7fe f8a8 	bl	800aed4 <_Bfree>
 800cd84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cd86:	2300      	movs	r3, #0
 800cd88:	6013      	str	r3, [r2, #0]
 800cd8a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800cd8e:	e725      	b.n	800cbdc <__gethex+0x114>
 800cd90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d1f2      	bne.n	800cd7c <__gethex+0x2b4>
 800cd96:	e7df      	b.n	800cd58 <__gethex+0x290>
 800cd98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d1dc      	bne.n	800cd58 <__gethex+0x290>
 800cd9e:	e7ed      	b.n	800cd7c <__gethex+0x2b4>
 800cda0:	0800d96c 	.word	0x0800d96c
 800cda4:	0800d801 	.word	0x0800d801
 800cda8:	0800db16 	.word	0x0800db16
 800cdac:	f106 38ff 	add.w	r8, r6, #4294967295
 800cdb0:	f1bb 0f00 	cmp.w	fp, #0
 800cdb4:	d133      	bne.n	800ce1e <__gethex+0x356>
 800cdb6:	f1b8 0f00 	cmp.w	r8, #0
 800cdba:	d004      	beq.n	800cdc6 <__gethex+0x2fe>
 800cdbc:	4641      	mov	r1, r8
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	f7fe fcd4 	bl	800b76c <__any_on>
 800cdc4:	4683      	mov	fp, r0
 800cdc6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cdca:	2301      	movs	r3, #1
 800cdcc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cdd0:	f008 081f 	and.w	r8, r8, #31
 800cdd4:	fa03 f308 	lsl.w	r3, r3, r8
 800cdd8:	4213      	tst	r3, r2
 800cdda:	4631      	mov	r1, r6
 800cddc:	4620      	mov	r0, r4
 800cdde:	bf18      	it	ne
 800cde0:	f04b 0b02 	orrne.w	fp, fp, #2
 800cde4:	1bad      	subs	r5, r5, r6
 800cde6:	f7ff fe07 	bl	800c9f8 <rshift>
 800cdea:	687e      	ldr	r6, [r7, #4]
 800cdec:	f04f 0802 	mov.w	r8, #2
 800cdf0:	f1bb 0f00 	cmp.w	fp, #0
 800cdf4:	d04a      	beq.n	800ce8c <__gethex+0x3c4>
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2b02      	cmp	r3, #2
 800cdfa:	d016      	beq.n	800ce2a <__gethex+0x362>
 800cdfc:	2b03      	cmp	r3, #3
 800cdfe:	d018      	beq.n	800ce32 <__gethex+0x36a>
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d109      	bne.n	800ce18 <__gethex+0x350>
 800ce04:	f01b 0f02 	tst.w	fp, #2
 800ce08:	d006      	beq.n	800ce18 <__gethex+0x350>
 800ce0a:	f8da 3000 	ldr.w	r3, [sl]
 800ce0e:	ea4b 0b03 	orr.w	fp, fp, r3
 800ce12:	f01b 0f01 	tst.w	fp, #1
 800ce16:	d10f      	bne.n	800ce38 <__gethex+0x370>
 800ce18:	f048 0810 	orr.w	r8, r8, #16
 800ce1c:	e036      	b.n	800ce8c <__gethex+0x3c4>
 800ce1e:	f04f 0b01 	mov.w	fp, #1
 800ce22:	e7d0      	b.n	800cdc6 <__gethex+0x2fe>
 800ce24:	f04f 0801 	mov.w	r8, #1
 800ce28:	e7e2      	b.n	800cdf0 <__gethex+0x328>
 800ce2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce2c:	f1c3 0301 	rsb	r3, r3, #1
 800ce30:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d0ef      	beq.n	800ce18 <__gethex+0x350>
 800ce38:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ce3c:	f104 0214 	add.w	r2, r4, #20
 800ce40:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ce44:	9301      	str	r3, [sp, #4]
 800ce46:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	4694      	mov	ip, r2
 800ce4e:	f852 1b04 	ldr.w	r1, [r2], #4
 800ce52:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ce56:	d01e      	beq.n	800ce96 <__gethex+0x3ce>
 800ce58:	3101      	adds	r1, #1
 800ce5a:	f8cc 1000 	str.w	r1, [ip]
 800ce5e:	f1b8 0f02 	cmp.w	r8, #2
 800ce62:	f104 0214 	add.w	r2, r4, #20
 800ce66:	d13d      	bne.n	800cee4 <__gethex+0x41c>
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	3b01      	subs	r3, #1
 800ce6c:	42ab      	cmp	r3, r5
 800ce6e:	d10b      	bne.n	800ce88 <__gethex+0x3c0>
 800ce70:	1169      	asrs	r1, r5, #5
 800ce72:	2301      	movs	r3, #1
 800ce74:	f005 051f 	and.w	r5, r5, #31
 800ce78:	fa03 f505 	lsl.w	r5, r3, r5
 800ce7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce80:	421d      	tst	r5, r3
 800ce82:	bf18      	it	ne
 800ce84:	f04f 0801 	movne.w	r8, #1
 800ce88:	f048 0820 	orr.w	r8, r8, #32
 800ce8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce8e:	601c      	str	r4, [r3, #0]
 800ce90:	9b02      	ldr	r3, [sp, #8]
 800ce92:	601e      	str	r6, [r3, #0]
 800ce94:	e6a2      	b.n	800cbdc <__gethex+0x114>
 800ce96:	4290      	cmp	r0, r2
 800ce98:	f842 3c04 	str.w	r3, [r2, #-4]
 800ce9c:	d8d6      	bhi.n	800ce4c <__gethex+0x384>
 800ce9e:	68a2      	ldr	r2, [r4, #8]
 800cea0:	4593      	cmp	fp, r2
 800cea2:	db17      	blt.n	800ced4 <__gethex+0x40c>
 800cea4:	6861      	ldr	r1, [r4, #4]
 800cea6:	4648      	mov	r0, r9
 800cea8:	3101      	adds	r1, #1
 800ceaa:	f7fd ffd3 	bl	800ae54 <_Balloc>
 800ceae:	4682      	mov	sl, r0
 800ceb0:	b918      	cbnz	r0, 800ceba <__gethex+0x3f2>
 800ceb2:	4b1b      	ldr	r3, [pc, #108]	; (800cf20 <__gethex+0x458>)
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	2184      	movs	r1, #132	; 0x84
 800ceb8:	e6b3      	b.n	800cc22 <__gethex+0x15a>
 800ceba:	6922      	ldr	r2, [r4, #16]
 800cebc:	3202      	adds	r2, #2
 800cebe:	f104 010c 	add.w	r1, r4, #12
 800cec2:	0092      	lsls	r2, r2, #2
 800cec4:	300c      	adds	r0, #12
 800cec6:	f7ff fd4b 	bl	800c960 <memcpy>
 800ceca:	4621      	mov	r1, r4
 800cecc:	4648      	mov	r0, r9
 800cece:	f7fe f801 	bl	800aed4 <_Bfree>
 800ced2:	4654      	mov	r4, sl
 800ced4:	6922      	ldr	r2, [r4, #16]
 800ced6:	1c51      	adds	r1, r2, #1
 800ced8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800cedc:	6121      	str	r1, [r4, #16]
 800cede:	2101      	movs	r1, #1
 800cee0:	6151      	str	r1, [r2, #20]
 800cee2:	e7bc      	b.n	800ce5e <__gethex+0x396>
 800cee4:	6921      	ldr	r1, [r4, #16]
 800cee6:	4559      	cmp	r1, fp
 800cee8:	dd0b      	ble.n	800cf02 <__gethex+0x43a>
 800ceea:	2101      	movs	r1, #1
 800ceec:	4620      	mov	r0, r4
 800ceee:	f7ff fd83 	bl	800c9f8 <rshift>
 800cef2:	68bb      	ldr	r3, [r7, #8]
 800cef4:	3601      	adds	r6, #1
 800cef6:	42b3      	cmp	r3, r6
 800cef8:	f6ff aedb 	blt.w	800ccb2 <__gethex+0x1ea>
 800cefc:	f04f 0801 	mov.w	r8, #1
 800cf00:	e7c2      	b.n	800ce88 <__gethex+0x3c0>
 800cf02:	f015 051f 	ands.w	r5, r5, #31
 800cf06:	d0f9      	beq.n	800cefc <__gethex+0x434>
 800cf08:	9b01      	ldr	r3, [sp, #4]
 800cf0a:	441a      	add	r2, r3
 800cf0c:	f1c5 0520 	rsb	r5, r5, #32
 800cf10:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cf14:	f7fe f890 	bl	800b038 <__hi0bits>
 800cf18:	42a8      	cmp	r0, r5
 800cf1a:	dbe6      	blt.n	800ceea <__gethex+0x422>
 800cf1c:	e7ee      	b.n	800cefc <__gethex+0x434>
 800cf1e:	bf00      	nop
 800cf20:	0800d801 	.word	0x0800d801

0800cf24 <L_shift>:
 800cf24:	f1c2 0208 	rsb	r2, r2, #8
 800cf28:	0092      	lsls	r2, r2, #2
 800cf2a:	b570      	push	{r4, r5, r6, lr}
 800cf2c:	f1c2 0620 	rsb	r6, r2, #32
 800cf30:	6843      	ldr	r3, [r0, #4]
 800cf32:	6804      	ldr	r4, [r0, #0]
 800cf34:	fa03 f506 	lsl.w	r5, r3, r6
 800cf38:	432c      	orrs	r4, r5
 800cf3a:	40d3      	lsrs	r3, r2
 800cf3c:	6004      	str	r4, [r0, #0]
 800cf3e:	f840 3f04 	str.w	r3, [r0, #4]!
 800cf42:	4288      	cmp	r0, r1
 800cf44:	d3f4      	bcc.n	800cf30 <L_shift+0xc>
 800cf46:	bd70      	pop	{r4, r5, r6, pc}

0800cf48 <__match>:
 800cf48:	b530      	push	{r4, r5, lr}
 800cf4a:	6803      	ldr	r3, [r0, #0]
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf52:	b914      	cbnz	r4, 800cf5a <__match+0x12>
 800cf54:	6003      	str	r3, [r0, #0]
 800cf56:	2001      	movs	r0, #1
 800cf58:	bd30      	pop	{r4, r5, pc}
 800cf5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf5e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cf62:	2d19      	cmp	r5, #25
 800cf64:	bf98      	it	ls
 800cf66:	3220      	addls	r2, #32
 800cf68:	42a2      	cmp	r2, r4
 800cf6a:	d0f0      	beq.n	800cf4e <__match+0x6>
 800cf6c:	2000      	movs	r0, #0
 800cf6e:	e7f3      	b.n	800cf58 <__match+0x10>

0800cf70 <__hexnan>:
 800cf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf74:	680b      	ldr	r3, [r1, #0]
 800cf76:	6801      	ldr	r1, [r0, #0]
 800cf78:	115e      	asrs	r6, r3, #5
 800cf7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf7e:	f013 031f 	ands.w	r3, r3, #31
 800cf82:	b087      	sub	sp, #28
 800cf84:	bf18      	it	ne
 800cf86:	3604      	addne	r6, #4
 800cf88:	2500      	movs	r5, #0
 800cf8a:	1f37      	subs	r7, r6, #4
 800cf8c:	4682      	mov	sl, r0
 800cf8e:	4690      	mov	r8, r2
 800cf90:	9301      	str	r3, [sp, #4]
 800cf92:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf96:	46b9      	mov	r9, r7
 800cf98:	463c      	mov	r4, r7
 800cf9a:	9502      	str	r5, [sp, #8]
 800cf9c:	46ab      	mov	fp, r5
 800cf9e:	784a      	ldrb	r2, [r1, #1]
 800cfa0:	1c4b      	adds	r3, r1, #1
 800cfa2:	9303      	str	r3, [sp, #12]
 800cfa4:	b342      	cbz	r2, 800cff8 <__hexnan+0x88>
 800cfa6:	4610      	mov	r0, r2
 800cfa8:	9105      	str	r1, [sp, #20]
 800cfaa:	9204      	str	r2, [sp, #16]
 800cfac:	f7ff fd76 	bl	800ca9c <__hexdig_fun>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	d14f      	bne.n	800d054 <__hexnan+0xe4>
 800cfb4:	9a04      	ldr	r2, [sp, #16]
 800cfb6:	9905      	ldr	r1, [sp, #20]
 800cfb8:	2a20      	cmp	r2, #32
 800cfba:	d818      	bhi.n	800cfee <__hexnan+0x7e>
 800cfbc:	9b02      	ldr	r3, [sp, #8]
 800cfbe:	459b      	cmp	fp, r3
 800cfc0:	dd13      	ble.n	800cfea <__hexnan+0x7a>
 800cfc2:	454c      	cmp	r4, r9
 800cfc4:	d206      	bcs.n	800cfd4 <__hexnan+0x64>
 800cfc6:	2d07      	cmp	r5, #7
 800cfc8:	dc04      	bgt.n	800cfd4 <__hexnan+0x64>
 800cfca:	462a      	mov	r2, r5
 800cfcc:	4649      	mov	r1, r9
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f7ff ffa8 	bl	800cf24 <L_shift>
 800cfd4:	4544      	cmp	r4, r8
 800cfd6:	d950      	bls.n	800d07a <__hexnan+0x10a>
 800cfd8:	2300      	movs	r3, #0
 800cfda:	f1a4 0904 	sub.w	r9, r4, #4
 800cfde:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfe2:	f8cd b008 	str.w	fp, [sp, #8]
 800cfe6:	464c      	mov	r4, r9
 800cfe8:	461d      	mov	r5, r3
 800cfea:	9903      	ldr	r1, [sp, #12]
 800cfec:	e7d7      	b.n	800cf9e <__hexnan+0x2e>
 800cfee:	2a29      	cmp	r2, #41	; 0x29
 800cff0:	d155      	bne.n	800d09e <__hexnan+0x12e>
 800cff2:	3102      	adds	r1, #2
 800cff4:	f8ca 1000 	str.w	r1, [sl]
 800cff8:	f1bb 0f00 	cmp.w	fp, #0
 800cffc:	d04f      	beq.n	800d09e <__hexnan+0x12e>
 800cffe:	454c      	cmp	r4, r9
 800d000:	d206      	bcs.n	800d010 <__hexnan+0xa0>
 800d002:	2d07      	cmp	r5, #7
 800d004:	dc04      	bgt.n	800d010 <__hexnan+0xa0>
 800d006:	462a      	mov	r2, r5
 800d008:	4649      	mov	r1, r9
 800d00a:	4620      	mov	r0, r4
 800d00c:	f7ff ff8a 	bl	800cf24 <L_shift>
 800d010:	4544      	cmp	r4, r8
 800d012:	d934      	bls.n	800d07e <__hexnan+0x10e>
 800d014:	f1a8 0204 	sub.w	r2, r8, #4
 800d018:	4623      	mov	r3, r4
 800d01a:	f853 1b04 	ldr.w	r1, [r3], #4
 800d01e:	f842 1f04 	str.w	r1, [r2, #4]!
 800d022:	429f      	cmp	r7, r3
 800d024:	d2f9      	bcs.n	800d01a <__hexnan+0xaa>
 800d026:	1b3b      	subs	r3, r7, r4
 800d028:	f023 0303 	bic.w	r3, r3, #3
 800d02c:	3304      	adds	r3, #4
 800d02e:	3e03      	subs	r6, #3
 800d030:	3401      	adds	r4, #1
 800d032:	42a6      	cmp	r6, r4
 800d034:	bf38      	it	cc
 800d036:	2304      	movcc	r3, #4
 800d038:	4443      	add	r3, r8
 800d03a:	2200      	movs	r2, #0
 800d03c:	f843 2b04 	str.w	r2, [r3], #4
 800d040:	429f      	cmp	r7, r3
 800d042:	d2fb      	bcs.n	800d03c <__hexnan+0xcc>
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	b91b      	cbnz	r3, 800d050 <__hexnan+0xe0>
 800d048:	4547      	cmp	r7, r8
 800d04a:	d126      	bne.n	800d09a <__hexnan+0x12a>
 800d04c:	2301      	movs	r3, #1
 800d04e:	603b      	str	r3, [r7, #0]
 800d050:	2005      	movs	r0, #5
 800d052:	e025      	b.n	800d0a0 <__hexnan+0x130>
 800d054:	3501      	adds	r5, #1
 800d056:	2d08      	cmp	r5, #8
 800d058:	f10b 0b01 	add.w	fp, fp, #1
 800d05c:	dd06      	ble.n	800d06c <__hexnan+0xfc>
 800d05e:	4544      	cmp	r4, r8
 800d060:	d9c3      	bls.n	800cfea <__hexnan+0x7a>
 800d062:	2300      	movs	r3, #0
 800d064:	f844 3c04 	str.w	r3, [r4, #-4]
 800d068:	2501      	movs	r5, #1
 800d06a:	3c04      	subs	r4, #4
 800d06c:	6822      	ldr	r2, [r4, #0]
 800d06e:	f000 000f 	and.w	r0, r0, #15
 800d072:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d076:	6020      	str	r0, [r4, #0]
 800d078:	e7b7      	b.n	800cfea <__hexnan+0x7a>
 800d07a:	2508      	movs	r5, #8
 800d07c:	e7b5      	b.n	800cfea <__hexnan+0x7a>
 800d07e:	9b01      	ldr	r3, [sp, #4]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d0df      	beq.n	800d044 <__hexnan+0xd4>
 800d084:	f1c3 0320 	rsb	r3, r3, #32
 800d088:	f04f 32ff 	mov.w	r2, #4294967295
 800d08c:	40da      	lsrs	r2, r3
 800d08e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d092:	4013      	ands	r3, r2
 800d094:	f846 3c04 	str.w	r3, [r6, #-4]
 800d098:	e7d4      	b.n	800d044 <__hexnan+0xd4>
 800d09a:	3f04      	subs	r7, #4
 800d09c:	e7d2      	b.n	800d044 <__hexnan+0xd4>
 800d09e:	2004      	movs	r0, #4
 800d0a0:	b007      	add	sp, #28
 800d0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d0a6 <__ascii_mbtowc>:
 800d0a6:	b082      	sub	sp, #8
 800d0a8:	b901      	cbnz	r1, 800d0ac <__ascii_mbtowc+0x6>
 800d0aa:	a901      	add	r1, sp, #4
 800d0ac:	b142      	cbz	r2, 800d0c0 <__ascii_mbtowc+0x1a>
 800d0ae:	b14b      	cbz	r3, 800d0c4 <__ascii_mbtowc+0x1e>
 800d0b0:	7813      	ldrb	r3, [r2, #0]
 800d0b2:	600b      	str	r3, [r1, #0]
 800d0b4:	7812      	ldrb	r2, [r2, #0]
 800d0b6:	1e10      	subs	r0, r2, #0
 800d0b8:	bf18      	it	ne
 800d0ba:	2001      	movne	r0, #1
 800d0bc:	b002      	add	sp, #8
 800d0be:	4770      	bx	lr
 800d0c0:	4610      	mov	r0, r2
 800d0c2:	e7fb      	b.n	800d0bc <__ascii_mbtowc+0x16>
 800d0c4:	f06f 0001 	mvn.w	r0, #1
 800d0c8:	e7f8      	b.n	800d0bc <__ascii_mbtowc+0x16>

0800d0ca <_realloc_r>:
 800d0ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	4614      	mov	r4, r2
 800d0d2:	460e      	mov	r6, r1
 800d0d4:	b921      	cbnz	r1, 800d0e0 <_realloc_r+0x16>
 800d0d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0da:	4611      	mov	r1, r2
 800d0dc:	f7fd be2e 	b.w	800ad3c <_malloc_r>
 800d0e0:	b92a      	cbnz	r2, 800d0ee <_realloc_r+0x24>
 800d0e2:	f7fd fdb7 	bl	800ac54 <_free_r>
 800d0e6:	4625      	mov	r5, r4
 800d0e8:	4628      	mov	r0, r5
 800d0ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0ee:	f000 f842 	bl	800d176 <_malloc_usable_size_r>
 800d0f2:	4284      	cmp	r4, r0
 800d0f4:	4607      	mov	r7, r0
 800d0f6:	d802      	bhi.n	800d0fe <_realloc_r+0x34>
 800d0f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d0fc:	d812      	bhi.n	800d124 <_realloc_r+0x5a>
 800d0fe:	4621      	mov	r1, r4
 800d100:	4640      	mov	r0, r8
 800d102:	f7fd fe1b 	bl	800ad3c <_malloc_r>
 800d106:	4605      	mov	r5, r0
 800d108:	2800      	cmp	r0, #0
 800d10a:	d0ed      	beq.n	800d0e8 <_realloc_r+0x1e>
 800d10c:	42bc      	cmp	r4, r7
 800d10e:	4622      	mov	r2, r4
 800d110:	4631      	mov	r1, r6
 800d112:	bf28      	it	cs
 800d114:	463a      	movcs	r2, r7
 800d116:	f7ff fc23 	bl	800c960 <memcpy>
 800d11a:	4631      	mov	r1, r6
 800d11c:	4640      	mov	r0, r8
 800d11e:	f7fd fd99 	bl	800ac54 <_free_r>
 800d122:	e7e1      	b.n	800d0e8 <_realloc_r+0x1e>
 800d124:	4635      	mov	r5, r6
 800d126:	e7df      	b.n	800d0e8 <_realloc_r+0x1e>

0800d128 <__ascii_wctomb>:
 800d128:	b149      	cbz	r1, 800d13e <__ascii_wctomb+0x16>
 800d12a:	2aff      	cmp	r2, #255	; 0xff
 800d12c:	bf85      	ittet	hi
 800d12e:	238a      	movhi	r3, #138	; 0x8a
 800d130:	6003      	strhi	r3, [r0, #0]
 800d132:	700a      	strbls	r2, [r1, #0]
 800d134:	f04f 30ff 	movhi.w	r0, #4294967295
 800d138:	bf98      	it	ls
 800d13a:	2001      	movls	r0, #1
 800d13c:	4770      	bx	lr
 800d13e:	4608      	mov	r0, r1
 800d140:	4770      	bx	lr
	...

0800d144 <fiprintf>:
 800d144:	b40e      	push	{r1, r2, r3}
 800d146:	b503      	push	{r0, r1, lr}
 800d148:	4601      	mov	r1, r0
 800d14a:	ab03      	add	r3, sp, #12
 800d14c:	4805      	ldr	r0, [pc, #20]	; (800d164 <fiprintf+0x20>)
 800d14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d152:	6800      	ldr	r0, [r0, #0]
 800d154:	9301      	str	r3, [sp, #4]
 800d156:	f000 f83f 	bl	800d1d8 <_vfiprintf_r>
 800d15a:	b002      	add	sp, #8
 800d15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d160:	b003      	add	sp, #12
 800d162:	4770      	bx	lr
 800d164:	200000c8 	.word	0x200000c8

0800d168 <abort>:
 800d168:	b508      	push	{r3, lr}
 800d16a:	2006      	movs	r0, #6
 800d16c:	f000 fa0c 	bl	800d588 <raise>
 800d170:	2001      	movs	r0, #1
 800d172:	f7f4 fd9f 	bl	8001cb4 <_exit>

0800d176 <_malloc_usable_size_r>:
 800d176:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d17a:	1f18      	subs	r0, r3, #4
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	bfbc      	itt	lt
 800d180:	580b      	ldrlt	r3, [r1, r0]
 800d182:	18c0      	addlt	r0, r0, r3
 800d184:	4770      	bx	lr

0800d186 <__sfputc_r>:
 800d186:	6893      	ldr	r3, [r2, #8]
 800d188:	3b01      	subs	r3, #1
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	b410      	push	{r4}
 800d18e:	6093      	str	r3, [r2, #8]
 800d190:	da08      	bge.n	800d1a4 <__sfputc_r+0x1e>
 800d192:	6994      	ldr	r4, [r2, #24]
 800d194:	42a3      	cmp	r3, r4
 800d196:	db01      	blt.n	800d19c <__sfputc_r+0x16>
 800d198:	290a      	cmp	r1, #10
 800d19a:	d103      	bne.n	800d1a4 <__sfputc_r+0x1e>
 800d19c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1a0:	f000 b934 	b.w	800d40c <__swbuf_r>
 800d1a4:	6813      	ldr	r3, [r2, #0]
 800d1a6:	1c58      	adds	r0, r3, #1
 800d1a8:	6010      	str	r0, [r2, #0]
 800d1aa:	7019      	strb	r1, [r3, #0]
 800d1ac:	4608      	mov	r0, r1
 800d1ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1b2:	4770      	bx	lr

0800d1b4 <__sfputs_r>:
 800d1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1b6:	4606      	mov	r6, r0
 800d1b8:	460f      	mov	r7, r1
 800d1ba:	4614      	mov	r4, r2
 800d1bc:	18d5      	adds	r5, r2, r3
 800d1be:	42ac      	cmp	r4, r5
 800d1c0:	d101      	bne.n	800d1c6 <__sfputs_r+0x12>
 800d1c2:	2000      	movs	r0, #0
 800d1c4:	e007      	b.n	800d1d6 <__sfputs_r+0x22>
 800d1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1ca:	463a      	mov	r2, r7
 800d1cc:	4630      	mov	r0, r6
 800d1ce:	f7ff ffda 	bl	800d186 <__sfputc_r>
 800d1d2:	1c43      	adds	r3, r0, #1
 800d1d4:	d1f3      	bne.n	800d1be <__sfputs_r+0xa>
 800d1d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d1d8 <_vfiprintf_r>:
 800d1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1dc:	460d      	mov	r5, r1
 800d1de:	b09d      	sub	sp, #116	; 0x74
 800d1e0:	4614      	mov	r4, r2
 800d1e2:	4698      	mov	r8, r3
 800d1e4:	4606      	mov	r6, r0
 800d1e6:	b118      	cbz	r0, 800d1f0 <_vfiprintf_r+0x18>
 800d1e8:	6a03      	ldr	r3, [r0, #32]
 800d1ea:	b90b      	cbnz	r3, 800d1f0 <_vfiprintf_r+0x18>
 800d1ec:	f7fc fd62 	bl	8009cb4 <__sinit>
 800d1f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1f2:	07d9      	lsls	r1, r3, #31
 800d1f4:	d405      	bmi.n	800d202 <_vfiprintf_r+0x2a>
 800d1f6:	89ab      	ldrh	r3, [r5, #12]
 800d1f8:	059a      	lsls	r2, r3, #22
 800d1fa:	d402      	bmi.n	800d202 <_vfiprintf_r+0x2a>
 800d1fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d1fe:	f7fc fea4 	bl	8009f4a <__retarget_lock_acquire_recursive>
 800d202:	89ab      	ldrh	r3, [r5, #12]
 800d204:	071b      	lsls	r3, r3, #28
 800d206:	d501      	bpl.n	800d20c <_vfiprintf_r+0x34>
 800d208:	692b      	ldr	r3, [r5, #16]
 800d20a:	b99b      	cbnz	r3, 800d234 <_vfiprintf_r+0x5c>
 800d20c:	4629      	mov	r1, r5
 800d20e:	4630      	mov	r0, r6
 800d210:	f000 f93a 	bl	800d488 <__swsetup_r>
 800d214:	b170      	cbz	r0, 800d234 <_vfiprintf_r+0x5c>
 800d216:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d218:	07dc      	lsls	r4, r3, #31
 800d21a:	d504      	bpl.n	800d226 <_vfiprintf_r+0x4e>
 800d21c:	f04f 30ff 	mov.w	r0, #4294967295
 800d220:	b01d      	add	sp, #116	; 0x74
 800d222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d226:	89ab      	ldrh	r3, [r5, #12]
 800d228:	0598      	lsls	r0, r3, #22
 800d22a:	d4f7      	bmi.n	800d21c <_vfiprintf_r+0x44>
 800d22c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d22e:	f7fc fe8d 	bl	8009f4c <__retarget_lock_release_recursive>
 800d232:	e7f3      	b.n	800d21c <_vfiprintf_r+0x44>
 800d234:	2300      	movs	r3, #0
 800d236:	9309      	str	r3, [sp, #36]	; 0x24
 800d238:	2320      	movs	r3, #32
 800d23a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d23e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d242:	2330      	movs	r3, #48	; 0x30
 800d244:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d3f8 <_vfiprintf_r+0x220>
 800d248:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d24c:	f04f 0901 	mov.w	r9, #1
 800d250:	4623      	mov	r3, r4
 800d252:	469a      	mov	sl, r3
 800d254:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d258:	b10a      	cbz	r2, 800d25e <_vfiprintf_r+0x86>
 800d25a:	2a25      	cmp	r2, #37	; 0x25
 800d25c:	d1f9      	bne.n	800d252 <_vfiprintf_r+0x7a>
 800d25e:	ebba 0b04 	subs.w	fp, sl, r4
 800d262:	d00b      	beq.n	800d27c <_vfiprintf_r+0xa4>
 800d264:	465b      	mov	r3, fp
 800d266:	4622      	mov	r2, r4
 800d268:	4629      	mov	r1, r5
 800d26a:	4630      	mov	r0, r6
 800d26c:	f7ff ffa2 	bl	800d1b4 <__sfputs_r>
 800d270:	3001      	adds	r0, #1
 800d272:	f000 80a9 	beq.w	800d3c8 <_vfiprintf_r+0x1f0>
 800d276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d278:	445a      	add	r2, fp
 800d27a:	9209      	str	r2, [sp, #36]	; 0x24
 800d27c:	f89a 3000 	ldrb.w	r3, [sl]
 800d280:	2b00      	cmp	r3, #0
 800d282:	f000 80a1 	beq.w	800d3c8 <_vfiprintf_r+0x1f0>
 800d286:	2300      	movs	r3, #0
 800d288:	f04f 32ff 	mov.w	r2, #4294967295
 800d28c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d290:	f10a 0a01 	add.w	sl, sl, #1
 800d294:	9304      	str	r3, [sp, #16]
 800d296:	9307      	str	r3, [sp, #28]
 800d298:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d29c:	931a      	str	r3, [sp, #104]	; 0x68
 800d29e:	4654      	mov	r4, sl
 800d2a0:	2205      	movs	r2, #5
 800d2a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2a6:	4854      	ldr	r0, [pc, #336]	; (800d3f8 <_vfiprintf_r+0x220>)
 800d2a8:	f7f2 ffc2 	bl	8000230 <memchr>
 800d2ac:	9a04      	ldr	r2, [sp, #16]
 800d2ae:	b9d8      	cbnz	r0, 800d2e8 <_vfiprintf_r+0x110>
 800d2b0:	06d1      	lsls	r1, r2, #27
 800d2b2:	bf44      	itt	mi
 800d2b4:	2320      	movmi	r3, #32
 800d2b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2ba:	0713      	lsls	r3, r2, #28
 800d2bc:	bf44      	itt	mi
 800d2be:	232b      	movmi	r3, #43	; 0x2b
 800d2c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d2c8:	2b2a      	cmp	r3, #42	; 0x2a
 800d2ca:	d015      	beq.n	800d2f8 <_vfiprintf_r+0x120>
 800d2cc:	9a07      	ldr	r2, [sp, #28]
 800d2ce:	4654      	mov	r4, sl
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	f04f 0c0a 	mov.w	ip, #10
 800d2d6:	4621      	mov	r1, r4
 800d2d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d2dc:	3b30      	subs	r3, #48	; 0x30
 800d2de:	2b09      	cmp	r3, #9
 800d2e0:	d94d      	bls.n	800d37e <_vfiprintf_r+0x1a6>
 800d2e2:	b1b0      	cbz	r0, 800d312 <_vfiprintf_r+0x13a>
 800d2e4:	9207      	str	r2, [sp, #28]
 800d2e6:	e014      	b.n	800d312 <_vfiprintf_r+0x13a>
 800d2e8:	eba0 0308 	sub.w	r3, r0, r8
 800d2ec:	fa09 f303 	lsl.w	r3, r9, r3
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	9304      	str	r3, [sp, #16]
 800d2f4:	46a2      	mov	sl, r4
 800d2f6:	e7d2      	b.n	800d29e <_vfiprintf_r+0xc6>
 800d2f8:	9b03      	ldr	r3, [sp, #12]
 800d2fa:	1d19      	adds	r1, r3, #4
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	9103      	str	r1, [sp, #12]
 800d300:	2b00      	cmp	r3, #0
 800d302:	bfbb      	ittet	lt
 800d304:	425b      	neglt	r3, r3
 800d306:	f042 0202 	orrlt.w	r2, r2, #2
 800d30a:	9307      	strge	r3, [sp, #28]
 800d30c:	9307      	strlt	r3, [sp, #28]
 800d30e:	bfb8      	it	lt
 800d310:	9204      	strlt	r2, [sp, #16]
 800d312:	7823      	ldrb	r3, [r4, #0]
 800d314:	2b2e      	cmp	r3, #46	; 0x2e
 800d316:	d10c      	bne.n	800d332 <_vfiprintf_r+0x15a>
 800d318:	7863      	ldrb	r3, [r4, #1]
 800d31a:	2b2a      	cmp	r3, #42	; 0x2a
 800d31c:	d134      	bne.n	800d388 <_vfiprintf_r+0x1b0>
 800d31e:	9b03      	ldr	r3, [sp, #12]
 800d320:	1d1a      	adds	r2, r3, #4
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	9203      	str	r2, [sp, #12]
 800d326:	2b00      	cmp	r3, #0
 800d328:	bfb8      	it	lt
 800d32a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d32e:	3402      	adds	r4, #2
 800d330:	9305      	str	r3, [sp, #20]
 800d332:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d408 <_vfiprintf_r+0x230>
 800d336:	7821      	ldrb	r1, [r4, #0]
 800d338:	2203      	movs	r2, #3
 800d33a:	4650      	mov	r0, sl
 800d33c:	f7f2 ff78 	bl	8000230 <memchr>
 800d340:	b138      	cbz	r0, 800d352 <_vfiprintf_r+0x17a>
 800d342:	9b04      	ldr	r3, [sp, #16]
 800d344:	eba0 000a 	sub.w	r0, r0, sl
 800d348:	2240      	movs	r2, #64	; 0x40
 800d34a:	4082      	lsls	r2, r0
 800d34c:	4313      	orrs	r3, r2
 800d34e:	3401      	adds	r4, #1
 800d350:	9304      	str	r3, [sp, #16]
 800d352:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d356:	4829      	ldr	r0, [pc, #164]	; (800d3fc <_vfiprintf_r+0x224>)
 800d358:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d35c:	2206      	movs	r2, #6
 800d35e:	f7f2 ff67 	bl	8000230 <memchr>
 800d362:	2800      	cmp	r0, #0
 800d364:	d03f      	beq.n	800d3e6 <_vfiprintf_r+0x20e>
 800d366:	4b26      	ldr	r3, [pc, #152]	; (800d400 <_vfiprintf_r+0x228>)
 800d368:	bb1b      	cbnz	r3, 800d3b2 <_vfiprintf_r+0x1da>
 800d36a:	9b03      	ldr	r3, [sp, #12]
 800d36c:	3307      	adds	r3, #7
 800d36e:	f023 0307 	bic.w	r3, r3, #7
 800d372:	3308      	adds	r3, #8
 800d374:	9303      	str	r3, [sp, #12]
 800d376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d378:	443b      	add	r3, r7
 800d37a:	9309      	str	r3, [sp, #36]	; 0x24
 800d37c:	e768      	b.n	800d250 <_vfiprintf_r+0x78>
 800d37e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d382:	460c      	mov	r4, r1
 800d384:	2001      	movs	r0, #1
 800d386:	e7a6      	b.n	800d2d6 <_vfiprintf_r+0xfe>
 800d388:	2300      	movs	r3, #0
 800d38a:	3401      	adds	r4, #1
 800d38c:	9305      	str	r3, [sp, #20]
 800d38e:	4619      	mov	r1, r3
 800d390:	f04f 0c0a 	mov.w	ip, #10
 800d394:	4620      	mov	r0, r4
 800d396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d39a:	3a30      	subs	r2, #48	; 0x30
 800d39c:	2a09      	cmp	r2, #9
 800d39e:	d903      	bls.n	800d3a8 <_vfiprintf_r+0x1d0>
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d0c6      	beq.n	800d332 <_vfiprintf_r+0x15a>
 800d3a4:	9105      	str	r1, [sp, #20]
 800d3a6:	e7c4      	b.n	800d332 <_vfiprintf_r+0x15a>
 800d3a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3ac:	4604      	mov	r4, r0
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	e7f0      	b.n	800d394 <_vfiprintf_r+0x1bc>
 800d3b2:	ab03      	add	r3, sp, #12
 800d3b4:	9300      	str	r3, [sp, #0]
 800d3b6:	462a      	mov	r2, r5
 800d3b8:	4b12      	ldr	r3, [pc, #72]	; (800d404 <_vfiprintf_r+0x22c>)
 800d3ba:	a904      	add	r1, sp, #16
 800d3bc:	4630      	mov	r0, r6
 800d3be:	f7fb fe17 	bl	8008ff0 <_printf_float>
 800d3c2:	4607      	mov	r7, r0
 800d3c4:	1c78      	adds	r0, r7, #1
 800d3c6:	d1d6      	bne.n	800d376 <_vfiprintf_r+0x19e>
 800d3c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3ca:	07d9      	lsls	r1, r3, #31
 800d3cc:	d405      	bmi.n	800d3da <_vfiprintf_r+0x202>
 800d3ce:	89ab      	ldrh	r3, [r5, #12]
 800d3d0:	059a      	lsls	r2, r3, #22
 800d3d2:	d402      	bmi.n	800d3da <_vfiprintf_r+0x202>
 800d3d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3d6:	f7fc fdb9 	bl	8009f4c <__retarget_lock_release_recursive>
 800d3da:	89ab      	ldrh	r3, [r5, #12]
 800d3dc:	065b      	lsls	r3, r3, #25
 800d3de:	f53f af1d 	bmi.w	800d21c <_vfiprintf_r+0x44>
 800d3e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d3e4:	e71c      	b.n	800d220 <_vfiprintf_r+0x48>
 800d3e6:	ab03      	add	r3, sp, #12
 800d3e8:	9300      	str	r3, [sp, #0]
 800d3ea:	462a      	mov	r2, r5
 800d3ec:	4b05      	ldr	r3, [pc, #20]	; (800d404 <_vfiprintf_r+0x22c>)
 800d3ee:	a904      	add	r1, sp, #16
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	f7fc f8a1 	bl	8009538 <_printf_i>
 800d3f6:	e7e4      	b.n	800d3c2 <_vfiprintf_r+0x1ea>
 800d3f8:	0800dac1 	.word	0x0800dac1
 800d3fc:	0800dacb 	.word	0x0800dacb
 800d400:	08008ff1 	.word	0x08008ff1
 800d404:	0800d1b5 	.word	0x0800d1b5
 800d408:	0800dac7 	.word	0x0800dac7

0800d40c <__swbuf_r>:
 800d40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d40e:	460e      	mov	r6, r1
 800d410:	4614      	mov	r4, r2
 800d412:	4605      	mov	r5, r0
 800d414:	b118      	cbz	r0, 800d41e <__swbuf_r+0x12>
 800d416:	6a03      	ldr	r3, [r0, #32]
 800d418:	b90b      	cbnz	r3, 800d41e <__swbuf_r+0x12>
 800d41a:	f7fc fc4b 	bl	8009cb4 <__sinit>
 800d41e:	69a3      	ldr	r3, [r4, #24]
 800d420:	60a3      	str	r3, [r4, #8]
 800d422:	89a3      	ldrh	r3, [r4, #12]
 800d424:	071a      	lsls	r2, r3, #28
 800d426:	d525      	bpl.n	800d474 <__swbuf_r+0x68>
 800d428:	6923      	ldr	r3, [r4, #16]
 800d42a:	b31b      	cbz	r3, 800d474 <__swbuf_r+0x68>
 800d42c:	6823      	ldr	r3, [r4, #0]
 800d42e:	6922      	ldr	r2, [r4, #16]
 800d430:	1a98      	subs	r0, r3, r2
 800d432:	6963      	ldr	r3, [r4, #20]
 800d434:	b2f6      	uxtb	r6, r6
 800d436:	4283      	cmp	r3, r0
 800d438:	4637      	mov	r7, r6
 800d43a:	dc04      	bgt.n	800d446 <__swbuf_r+0x3a>
 800d43c:	4621      	mov	r1, r4
 800d43e:	4628      	mov	r0, r5
 800d440:	f7ff fa2a 	bl	800c898 <_fflush_r>
 800d444:	b9e0      	cbnz	r0, 800d480 <__swbuf_r+0x74>
 800d446:	68a3      	ldr	r3, [r4, #8]
 800d448:	3b01      	subs	r3, #1
 800d44a:	60a3      	str	r3, [r4, #8]
 800d44c:	6823      	ldr	r3, [r4, #0]
 800d44e:	1c5a      	adds	r2, r3, #1
 800d450:	6022      	str	r2, [r4, #0]
 800d452:	701e      	strb	r6, [r3, #0]
 800d454:	6962      	ldr	r2, [r4, #20]
 800d456:	1c43      	adds	r3, r0, #1
 800d458:	429a      	cmp	r2, r3
 800d45a:	d004      	beq.n	800d466 <__swbuf_r+0x5a>
 800d45c:	89a3      	ldrh	r3, [r4, #12]
 800d45e:	07db      	lsls	r3, r3, #31
 800d460:	d506      	bpl.n	800d470 <__swbuf_r+0x64>
 800d462:	2e0a      	cmp	r6, #10
 800d464:	d104      	bne.n	800d470 <__swbuf_r+0x64>
 800d466:	4621      	mov	r1, r4
 800d468:	4628      	mov	r0, r5
 800d46a:	f7ff fa15 	bl	800c898 <_fflush_r>
 800d46e:	b938      	cbnz	r0, 800d480 <__swbuf_r+0x74>
 800d470:	4638      	mov	r0, r7
 800d472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d474:	4621      	mov	r1, r4
 800d476:	4628      	mov	r0, r5
 800d478:	f000 f806 	bl	800d488 <__swsetup_r>
 800d47c:	2800      	cmp	r0, #0
 800d47e:	d0d5      	beq.n	800d42c <__swbuf_r+0x20>
 800d480:	f04f 37ff 	mov.w	r7, #4294967295
 800d484:	e7f4      	b.n	800d470 <__swbuf_r+0x64>
	...

0800d488 <__swsetup_r>:
 800d488:	b538      	push	{r3, r4, r5, lr}
 800d48a:	4b2a      	ldr	r3, [pc, #168]	; (800d534 <__swsetup_r+0xac>)
 800d48c:	4605      	mov	r5, r0
 800d48e:	6818      	ldr	r0, [r3, #0]
 800d490:	460c      	mov	r4, r1
 800d492:	b118      	cbz	r0, 800d49c <__swsetup_r+0x14>
 800d494:	6a03      	ldr	r3, [r0, #32]
 800d496:	b90b      	cbnz	r3, 800d49c <__swsetup_r+0x14>
 800d498:	f7fc fc0c 	bl	8009cb4 <__sinit>
 800d49c:	89a3      	ldrh	r3, [r4, #12]
 800d49e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d4a2:	0718      	lsls	r0, r3, #28
 800d4a4:	d422      	bmi.n	800d4ec <__swsetup_r+0x64>
 800d4a6:	06d9      	lsls	r1, r3, #27
 800d4a8:	d407      	bmi.n	800d4ba <__swsetup_r+0x32>
 800d4aa:	2309      	movs	r3, #9
 800d4ac:	602b      	str	r3, [r5, #0]
 800d4ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d4b2:	81a3      	strh	r3, [r4, #12]
 800d4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4b8:	e034      	b.n	800d524 <__swsetup_r+0x9c>
 800d4ba:	0758      	lsls	r0, r3, #29
 800d4bc:	d512      	bpl.n	800d4e4 <__swsetup_r+0x5c>
 800d4be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4c0:	b141      	cbz	r1, 800d4d4 <__swsetup_r+0x4c>
 800d4c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4c6:	4299      	cmp	r1, r3
 800d4c8:	d002      	beq.n	800d4d0 <__swsetup_r+0x48>
 800d4ca:	4628      	mov	r0, r5
 800d4cc:	f7fd fbc2 	bl	800ac54 <_free_r>
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	6363      	str	r3, [r4, #52]	; 0x34
 800d4d4:	89a3      	ldrh	r3, [r4, #12]
 800d4d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d4da:	81a3      	strh	r3, [r4, #12]
 800d4dc:	2300      	movs	r3, #0
 800d4de:	6063      	str	r3, [r4, #4]
 800d4e0:	6923      	ldr	r3, [r4, #16]
 800d4e2:	6023      	str	r3, [r4, #0]
 800d4e4:	89a3      	ldrh	r3, [r4, #12]
 800d4e6:	f043 0308 	orr.w	r3, r3, #8
 800d4ea:	81a3      	strh	r3, [r4, #12]
 800d4ec:	6923      	ldr	r3, [r4, #16]
 800d4ee:	b94b      	cbnz	r3, 800d504 <__swsetup_r+0x7c>
 800d4f0:	89a3      	ldrh	r3, [r4, #12]
 800d4f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d4f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4fa:	d003      	beq.n	800d504 <__swsetup_r+0x7c>
 800d4fc:	4621      	mov	r1, r4
 800d4fe:	4628      	mov	r0, r5
 800d500:	f000 f884 	bl	800d60c <__smakebuf_r>
 800d504:	89a0      	ldrh	r0, [r4, #12]
 800d506:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d50a:	f010 0301 	ands.w	r3, r0, #1
 800d50e:	d00a      	beq.n	800d526 <__swsetup_r+0x9e>
 800d510:	2300      	movs	r3, #0
 800d512:	60a3      	str	r3, [r4, #8]
 800d514:	6963      	ldr	r3, [r4, #20]
 800d516:	425b      	negs	r3, r3
 800d518:	61a3      	str	r3, [r4, #24]
 800d51a:	6923      	ldr	r3, [r4, #16]
 800d51c:	b943      	cbnz	r3, 800d530 <__swsetup_r+0xa8>
 800d51e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d522:	d1c4      	bne.n	800d4ae <__swsetup_r+0x26>
 800d524:	bd38      	pop	{r3, r4, r5, pc}
 800d526:	0781      	lsls	r1, r0, #30
 800d528:	bf58      	it	pl
 800d52a:	6963      	ldrpl	r3, [r4, #20]
 800d52c:	60a3      	str	r3, [r4, #8]
 800d52e:	e7f4      	b.n	800d51a <__swsetup_r+0x92>
 800d530:	2000      	movs	r0, #0
 800d532:	e7f7      	b.n	800d524 <__swsetup_r+0x9c>
 800d534:	200000c8 	.word	0x200000c8

0800d538 <_raise_r>:
 800d538:	291f      	cmp	r1, #31
 800d53a:	b538      	push	{r3, r4, r5, lr}
 800d53c:	4604      	mov	r4, r0
 800d53e:	460d      	mov	r5, r1
 800d540:	d904      	bls.n	800d54c <_raise_r+0x14>
 800d542:	2316      	movs	r3, #22
 800d544:	6003      	str	r3, [r0, #0]
 800d546:	f04f 30ff 	mov.w	r0, #4294967295
 800d54a:	bd38      	pop	{r3, r4, r5, pc}
 800d54c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d54e:	b112      	cbz	r2, 800d556 <_raise_r+0x1e>
 800d550:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d554:	b94b      	cbnz	r3, 800d56a <_raise_r+0x32>
 800d556:	4620      	mov	r0, r4
 800d558:	f000 f830 	bl	800d5bc <_getpid_r>
 800d55c:	462a      	mov	r2, r5
 800d55e:	4601      	mov	r1, r0
 800d560:	4620      	mov	r0, r4
 800d562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d566:	f000 b817 	b.w	800d598 <_kill_r>
 800d56a:	2b01      	cmp	r3, #1
 800d56c:	d00a      	beq.n	800d584 <_raise_r+0x4c>
 800d56e:	1c59      	adds	r1, r3, #1
 800d570:	d103      	bne.n	800d57a <_raise_r+0x42>
 800d572:	2316      	movs	r3, #22
 800d574:	6003      	str	r3, [r0, #0]
 800d576:	2001      	movs	r0, #1
 800d578:	e7e7      	b.n	800d54a <_raise_r+0x12>
 800d57a:	2400      	movs	r4, #0
 800d57c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d580:	4628      	mov	r0, r5
 800d582:	4798      	blx	r3
 800d584:	2000      	movs	r0, #0
 800d586:	e7e0      	b.n	800d54a <_raise_r+0x12>

0800d588 <raise>:
 800d588:	4b02      	ldr	r3, [pc, #8]	; (800d594 <raise+0xc>)
 800d58a:	4601      	mov	r1, r0
 800d58c:	6818      	ldr	r0, [r3, #0]
 800d58e:	f7ff bfd3 	b.w	800d538 <_raise_r>
 800d592:	bf00      	nop
 800d594:	200000c8 	.word	0x200000c8

0800d598 <_kill_r>:
 800d598:	b538      	push	{r3, r4, r5, lr}
 800d59a:	4d07      	ldr	r5, [pc, #28]	; (800d5b8 <_kill_r+0x20>)
 800d59c:	2300      	movs	r3, #0
 800d59e:	4604      	mov	r4, r0
 800d5a0:	4608      	mov	r0, r1
 800d5a2:	4611      	mov	r1, r2
 800d5a4:	602b      	str	r3, [r5, #0]
 800d5a6:	f7f4 fb75 	bl	8001c94 <_kill>
 800d5aa:	1c43      	adds	r3, r0, #1
 800d5ac:	d102      	bne.n	800d5b4 <_kill_r+0x1c>
 800d5ae:	682b      	ldr	r3, [r5, #0]
 800d5b0:	b103      	cbz	r3, 800d5b4 <_kill_r+0x1c>
 800d5b2:	6023      	str	r3, [r4, #0]
 800d5b4:	bd38      	pop	{r3, r4, r5, pc}
 800d5b6:	bf00      	nop
 800d5b8:	20000d1c 	.word	0x20000d1c

0800d5bc <_getpid_r>:
 800d5bc:	f7f4 bb62 	b.w	8001c84 <_getpid>

0800d5c0 <__swhatbuf_r>:
 800d5c0:	b570      	push	{r4, r5, r6, lr}
 800d5c2:	460c      	mov	r4, r1
 800d5c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5c8:	2900      	cmp	r1, #0
 800d5ca:	b096      	sub	sp, #88	; 0x58
 800d5cc:	4615      	mov	r5, r2
 800d5ce:	461e      	mov	r6, r3
 800d5d0:	da0d      	bge.n	800d5ee <__swhatbuf_r+0x2e>
 800d5d2:	89a3      	ldrh	r3, [r4, #12]
 800d5d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d5d8:	f04f 0100 	mov.w	r1, #0
 800d5dc:	bf0c      	ite	eq
 800d5de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d5e2:	2340      	movne	r3, #64	; 0x40
 800d5e4:	2000      	movs	r0, #0
 800d5e6:	6031      	str	r1, [r6, #0]
 800d5e8:	602b      	str	r3, [r5, #0]
 800d5ea:	b016      	add	sp, #88	; 0x58
 800d5ec:	bd70      	pop	{r4, r5, r6, pc}
 800d5ee:	466a      	mov	r2, sp
 800d5f0:	f000 f848 	bl	800d684 <_fstat_r>
 800d5f4:	2800      	cmp	r0, #0
 800d5f6:	dbec      	blt.n	800d5d2 <__swhatbuf_r+0x12>
 800d5f8:	9901      	ldr	r1, [sp, #4]
 800d5fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d5fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d602:	4259      	negs	r1, r3
 800d604:	4159      	adcs	r1, r3
 800d606:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d60a:	e7eb      	b.n	800d5e4 <__swhatbuf_r+0x24>

0800d60c <__smakebuf_r>:
 800d60c:	898b      	ldrh	r3, [r1, #12]
 800d60e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d610:	079d      	lsls	r5, r3, #30
 800d612:	4606      	mov	r6, r0
 800d614:	460c      	mov	r4, r1
 800d616:	d507      	bpl.n	800d628 <__smakebuf_r+0x1c>
 800d618:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d61c:	6023      	str	r3, [r4, #0]
 800d61e:	6123      	str	r3, [r4, #16]
 800d620:	2301      	movs	r3, #1
 800d622:	6163      	str	r3, [r4, #20]
 800d624:	b002      	add	sp, #8
 800d626:	bd70      	pop	{r4, r5, r6, pc}
 800d628:	ab01      	add	r3, sp, #4
 800d62a:	466a      	mov	r2, sp
 800d62c:	f7ff ffc8 	bl	800d5c0 <__swhatbuf_r>
 800d630:	9900      	ldr	r1, [sp, #0]
 800d632:	4605      	mov	r5, r0
 800d634:	4630      	mov	r0, r6
 800d636:	f7fd fb81 	bl	800ad3c <_malloc_r>
 800d63a:	b948      	cbnz	r0, 800d650 <__smakebuf_r+0x44>
 800d63c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d640:	059a      	lsls	r2, r3, #22
 800d642:	d4ef      	bmi.n	800d624 <__smakebuf_r+0x18>
 800d644:	f023 0303 	bic.w	r3, r3, #3
 800d648:	f043 0302 	orr.w	r3, r3, #2
 800d64c:	81a3      	strh	r3, [r4, #12]
 800d64e:	e7e3      	b.n	800d618 <__smakebuf_r+0xc>
 800d650:	89a3      	ldrh	r3, [r4, #12]
 800d652:	6020      	str	r0, [r4, #0]
 800d654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d658:	81a3      	strh	r3, [r4, #12]
 800d65a:	9b00      	ldr	r3, [sp, #0]
 800d65c:	6163      	str	r3, [r4, #20]
 800d65e:	9b01      	ldr	r3, [sp, #4]
 800d660:	6120      	str	r0, [r4, #16]
 800d662:	b15b      	cbz	r3, 800d67c <__smakebuf_r+0x70>
 800d664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d668:	4630      	mov	r0, r6
 800d66a:	f000 f81d 	bl	800d6a8 <_isatty_r>
 800d66e:	b128      	cbz	r0, 800d67c <__smakebuf_r+0x70>
 800d670:	89a3      	ldrh	r3, [r4, #12]
 800d672:	f023 0303 	bic.w	r3, r3, #3
 800d676:	f043 0301 	orr.w	r3, r3, #1
 800d67a:	81a3      	strh	r3, [r4, #12]
 800d67c:	89a3      	ldrh	r3, [r4, #12]
 800d67e:	431d      	orrs	r5, r3
 800d680:	81a5      	strh	r5, [r4, #12]
 800d682:	e7cf      	b.n	800d624 <__smakebuf_r+0x18>

0800d684 <_fstat_r>:
 800d684:	b538      	push	{r3, r4, r5, lr}
 800d686:	4d07      	ldr	r5, [pc, #28]	; (800d6a4 <_fstat_r+0x20>)
 800d688:	2300      	movs	r3, #0
 800d68a:	4604      	mov	r4, r0
 800d68c:	4608      	mov	r0, r1
 800d68e:	4611      	mov	r1, r2
 800d690:	602b      	str	r3, [r5, #0]
 800d692:	f7f4 fb5e 	bl	8001d52 <_fstat>
 800d696:	1c43      	adds	r3, r0, #1
 800d698:	d102      	bne.n	800d6a0 <_fstat_r+0x1c>
 800d69a:	682b      	ldr	r3, [r5, #0]
 800d69c:	b103      	cbz	r3, 800d6a0 <_fstat_r+0x1c>
 800d69e:	6023      	str	r3, [r4, #0]
 800d6a0:	bd38      	pop	{r3, r4, r5, pc}
 800d6a2:	bf00      	nop
 800d6a4:	20000d1c 	.word	0x20000d1c

0800d6a8 <_isatty_r>:
 800d6a8:	b538      	push	{r3, r4, r5, lr}
 800d6aa:	4d06      	ldr	r5, [pc, #24]	; (800d6c4 <_isatty_r+0x1c>)
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	4604      	mov	r4, r0
 800d6b0:	4608      	mov	r0, r1
 800d6b2:	602b      	str	r3, [r5, #0]
 800d6b4:	f7f4 fb5d 	bl	8001d72 <_isatty>
 800d6b8:	1c43      	adds	r3, r0, #1
 800d6ba:	d102      	bne.n	800d6c2 <_isatty_r+0x1a>
 800d6bc:	682b      	ldr	r3, [r5, #0]
 800d6be:	b103      	cbz	r3, 800d6c2 <_isatty_r+0x1a>
 800d6c0:	6023      	str	r3, [r4, #0]
 800d6c2:	bd38      	pop	{r3, r4, r5, pc}
 800d6c4:	20000d1c 	.word	0x20000d1c

0800d6c8 <_init>:
 800d6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ca:	bf00      	nop
 800d6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6ce:	bc08      	pop	{r3}
 800d6d0:	469e      	mov	lr, r3
 800d6d2:	4770      	bx	lr

0800d6d4 <_fini>:
 800d6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6d6:	bf00      	nop
 800d6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6da:	bc08      	pop	{r3}
 800d6dc:	469e      	mov	lr, r3
 800d6de:	4770      	bx	lr
