{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541376863990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541376864000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 19:14:23 2018 " "Processing started: Sun Nov 04 19:14:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541376864000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376864000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off littleSquare -c littleSquare " "Command: quartus_map --read_settings_files=on --write_settings_files=off littleSquare -c littleSquare" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376864001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541376864713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541376864713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nathan gurley/downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nathan gurley/downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "../../../Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" "" { Text "C:/Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880671 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "../../../Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" "" { Text "C:/Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880678 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880683 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_with_hw_test_image.vhd 2 1 " "Using design file vga_with_hw_test_image.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_with_hw_test_image-bdf_type " "Found design unit 1: vga_with_hw_test_image-bdf_type" {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880799 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_with_hw_test_image " "Found entity 1: vga_with_hw_test_image" {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541376880799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_with_hw_test_image " "Elaborating entity \"vga_with_hw_test_image\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541376880801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SYNTHESIZED_WIRE_6 vga_with_hw_test_image.vhd(95) " "VHDL Signal Declaration warning at vga_with_hw_test_image.vhd(95): used implicit default value for signal \"SYNTHESIZED_WIRE_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541376880803 "|vga_with_hw_test_image"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:b2v_inst " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:b2v_inst\"" {  } { { "vga_with_hw_test_image.vhd" "b2v_inst" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376880804 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROWMOVE hw_image_generator.vhd(47) " "VHDL Process Statement warning at hw_image_generator.vhd(47): signal \"ROWMOVE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys hw_image_generator.vhd(51) " "VHDL Process Statement warning at hw_image_generator.vhd(51): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROWMOVE hw_image_generator.vhd(52) " "VHDL Process Statement warning at hw_image_generator.vhd(52): signal \"ROWMOVE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROWMOVE hw_image_generator.vhd(55) " "VHDL Process Statement warning at hw_image_generator.vhd(55): signal \"ROWMOVE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys hw_image_generator.vhd(58) " "VHDL Process Statement warning at hw_image_generator.vhd(58): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROWMOVE hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"ROWMOVE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ROWMOVE hw_image_generator.vhd(43) " "VHDL Process Statement warning at hw_image_generator.vhd(43): inferring latch(es) for signal or variable \"ROWMOVE\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541376880808 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[0\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[0\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[1\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[1\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[2\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[2\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[3\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[3\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[4\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[4\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[5\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[5\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[6\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[6\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[7\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[7\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[8\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[8\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[9\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[9\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[10\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[10\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[11\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[11\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[12\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[12\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880809 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[13\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[13\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[14\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[14\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[15\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[15\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[16\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[16\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[17\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[17\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[18\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[18\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[19\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[19\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[20\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[20\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[21\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[21\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[22\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[22\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[23\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[23\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[24\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[24\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[25\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[25\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[26\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[26\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880810 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[27\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[27\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880811 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[28\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[28\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880811 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[29\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[29\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880811 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[30\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[30\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880811 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROWMOVE\[31\] hw_image_generator.vhd(43) " "Inferred latch for \"ROWMOVE\[31\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880811 "|vga_with_hw_test_image|hw_image_generator:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:b2v_inst1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:b2v_inst1\"" {  } { { "vga_with_hw_test_image.vhd" "b2v_inst1" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376880812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:b2v_inst2 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:b2v_inst2\"" {  } { { "vga_with_hw_test_image.vhd" "b2v_inst2" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376880825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:b2v_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:b2v_inst2\|altpll:altpll_component\"" {  } { { "../../../Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" "altpll_component" { Text "C:/Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376880890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:b2v_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:b2v_inst2\|altpll:altpll_component\"" {  } { { "../../../Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" "" { Text "C:/Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376880892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:b2v_inst2\|altpll:altpll_component " "Instantiated megafunction \"altpll0:b2v_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4829 " "Parameter \"clk0_multiply_by\" = \"4829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541376880893 ""}  } { { "../../../Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" "" { Text "C:/Users/Nathan Gurley/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541376880893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/Worker/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541376880973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376880973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:b2v_inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:b2v_inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376880974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541376881587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541376881734 "|vga_with_hw_test_image|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541376881734 "|vga_with_hw_test_image|n_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541376881734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541376881838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541376882396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541376882625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541376882625 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[0\] " "No output dependent on input pin \"keys\[0\]\"" {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541376882704 "|vga_with_hw_test_image|keys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[1\] " "No output dependent on input pin \"keys\[1\]\"" {  } { { "vga_with_hw_test_image.vhd" "" { Text "C:/intelFPGA_lite/16.1/Worker/vga_with_hw_test_image.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541376882704 "|vga_with_hw_test_image|keys[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541376882704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541376882704 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541376882704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541376882704 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541376882704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541376882704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541376882727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 19:14:42 2018 " "Processing ended: Sun Nov 04 19:14:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541376882727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541376882727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541376882727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541376882727 ""}
