Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/peter/Documents/Development/DigitalLabBoard/VHDL_TestHardware/cpld_tester/TestBench_isim_beh.exe" -prj "/home/peter/Documents/Development/DigitalLabBoard/VHDL_TestHardware/cpld_tester/TestBench_beh.prj" "work.TestBench" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/peter/Documents/Development/DigitalLabBoard/VHDL_TestHardware/cpld_tester/cpld_tester.vhd" into library work
Parsing VHDL file "/home/peter/Documents/Development/DigitalLabBoard/VHDL_TestHardware/cpld_tester/TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85024 KB
Fuse CPU Usage: 680 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity cpld_tester [cpld_tester_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/peter/Documents/Development/DigitalLabBoard/VHDL_TestHardware/cpld_tester/TestBench_isim_beh.exe
Fuse Memory Usage: 1180856 KB
Fuse CPU Usage: 730 ms
GCC CPU Usage: 80 ms
