--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock GCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTNU        |   -0.212(R)|      FAST  |    3.572(R)|      SLOW  |GCLK_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock GCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LD<0>       |        11.531(R)|      SLOW  |         3.377(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<1>       |        11.483(R)|      SLOW  |         3.370(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<2>       |        11.352(R)|      SLOW  |         3.327(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<3>       |        11.494(R)|      SLOW  |         3.388(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<4>       |        11.502(R)|      SLOW  |         3.392(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<5>       |        11.452(R)|      SLOW  |         3.348(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<6>       |        11.485(R)|      SLOW  |         3.377(R)|      FAST  |GCLK_BUFGP        |   0.000|
LD<7>       |        12.337(R)|      SLOW  |         3.678(R)|      FAST  |GCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock GCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GCLK           |    3.331|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 17 16:27:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



