INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top\top.hlsrun_package_summary, at 04/12/25 11:12:56
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top -config C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg -cmdlineconfig C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Apr 12 11:12:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'dy32' on host 'ryn-b10-pc-12.ad.rice.edu' (Windows NT_amd64 version 10.0) on Sat Apr 12 11:12:59 -0500 2025
INFO: [HLS 200-10] In directory 'C:/GIM_Diabetes/digits_fpga_ready2/hls_component2'
INFO: [HLS 200-2005] Using work_dir C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activations.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activations.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/layer.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/layer.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Apr 12 11:13:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/hls_data.json outdir=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip srcdir=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/misc
INFO: Copied 243 verilog file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/verilog
INFO: Copied 172 vhdl file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/drivers
Generating 3 subcores in C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/ip.tmp:
impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl
impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 548.941 ; gain = 231.090
INFO: Using COE_DIR=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/verilog
INFO: Generating top_fdiv_32ns_32ns_32_10_no_dsp_1_ip via file impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'top_fdiv_32ns_32ns_32_10_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fdiv_32ns_32ns_32_10_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fdiv_32ns_32ns_32_10_no_dsp_1_ip'...
INFO: Done generating top_fdiv_32ns_32ns_32_10_no_dsp_1_ip via file impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl
INFO: Generating top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating top_sitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_sitofp_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: Done generating top_sitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/vhdl/top.vhd (top)
INFO: Add axi4lite interface s_axi_BUS
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add ap_ctrl interface ap_ctrl
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/component.xml
ipx::archive_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 600.586 ; gain = 0.000
INFO: Created IP archive C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/xilinx_com_hls_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 11:14:00 2025...
INFO: [HLS 200-802] Generated output file top/top.zip
INFO: [HLS 200-112] Total CPU user time: 27 seconds. Total CPU system time: 1 seconds. Total elapsed time: 61.459 seconds; peak allocated memory: 209.238 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 6s
