Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Nov 12 15:04:51 2025
| Host              : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file nn_classifier_wrapper_timing_summary_routed.rpt -pb nn_classifier_wrapper_timing_summary_routed.pb -rpx nn_classifier_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : nn_classifier_wrapper
| Device            : xczu49dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.579    -1564.241                   4639                 9894        0.004        0.000                      0                 9894       -0.290       -2.338                      33                  9842  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.579    -1564.241                   4639                 9894        0.004        0.000                      0                 9894       -0.290       -2.338                      33                  9842  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4639  Failing Endpoints,  Worst Slack       -0.579ns,  Total Violation    -1564.241ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :           33  Failing Endpoints,  Worst Slack       -0.290ns,  Total Violation       -2.338ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[143][1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.389ns (26.922%)  route 1.056ns (73.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 2.987 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.351ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.612     4.096    i_memory[143][4]_i_1_n_0
    SLICE_X114Y315       FDRE                                         r  i_memory_reg[143][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.226     2.987    ap_clk_IBUF_BUFG
    SLICE_X114Y315       FDRE                                         r  i_memory_reg[143][1]/C
                         clock pessimism              0.625     3.612    
                         clock uncertainty           -0.035     3.577    
    SLICE_X114Y315       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     3.517    i_memory_reg[143][1]
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[143][2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.389ns (26.922%)  route 1.056ns (73.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 2.987 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.351ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.612     4.096    i_memory[143][4]_i_1_n_0
    SLICE_X114Y315       FDRE                                         r  i_memory_reg[143][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.226     2.987    ap_clk_IBUF_BUFG
    SLICE_X114Y315       FDRE                                         r  i_memory_reg[143][2]/C
                         clock pessimism              0.625     3.612    
                         clock uncertainty           -0.035     3.577    
    SLICE_X114Y315       FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     3.517    i_memory_reg[143][2]
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[143][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.389ns (26.885%)  route 1.058ns (73.115%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.614     4.098    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  i_memory_reg[143][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  i_memory_reg[143][3]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.520    i_memory_reg[143][3]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[143][0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.389ns (26.885%)  route 1.058ns (73.115%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.614     4.098    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][0]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     3.520    q_memory_reg[143][0]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[143][2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.389ns (26.885%)  route 1.058ns (73.115%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.614     4.098    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][2]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     3.520    q_memory_reg[143][2]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[143][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.389ns (26.885%)  route 1.058ns (73.115%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.614     4.098    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][4]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.520    q_memory_reg[143][4]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[143][0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.389ns (26.922%)  route 1.056ns (73.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.612     4.096    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  i_memory_reg[143][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  i_memory_reg[143][0]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     3.520    i_memory_reg[143][0]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[143][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.389ns (26.922%)  route 1.056ns (73.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.612     4.096    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  i_memory_reg[143][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  i_memory_reg[143][4]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     3.520    i_memory_reg[143][4]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[143][1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.389ns (26.922%)  route 1.056ns (73.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.612     4.096    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][1]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     3.520    q_memory_reg[143][1]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 load_count_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[143][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.389ns (26.922%)  route 1.056ns (73.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 2.991 - 1.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.351ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  load_count_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.729 f  load_count_reg[4]_replica/Q
                         net (fo=39, routed)          0.281     3.011    load_count[4]_repN
    SLICE_X107Y314       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.161 r  i_memory[12][4]_i_2/O
                         net (fo=8, routed)           0.162     3.323    i_memory[12][4]_i_2_n_0
    SLICE_X106Y315       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     3.484 r  i_memory[143][4]_i_1/O
                         net (fo=10, routed)          0.612     4.096    i_memory[143][4]_i_1_n_0
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.230     2.991    ap_clk_IBUF_BUFG
    SLICE_X113Y315       FDRE                                         r  q_memory_reg[143][3]/C
                         clock pessimism              0.625     3.616    
                         clock uncertainty           -0.035     3.581    
    SLICE_X113Y315       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     3.520    q_memory_reg[143][3]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_i0/reduce_layer240_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer320_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (41.964%)  route 0.148ns (58.036%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.105ns (routing 0.351ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.385ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.105     1.866    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X98Y296        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer240_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y296        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.925 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer240_reg[3]/Q
                         net (fo=2, routed)           0.129     2.054    u_nn_accelerator/u_sum_signed_i0/reduce_layer240[3]
    SLICE_X98Y300        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.076 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer320[7]_i_6/O
                         net (fo=1, routed)           0.009     2.085    u_nn_accelerator/u_sum_signed_i0/reduce_layer320[7]_i_6_n_0
    SLICE_X98Y300        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.111 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer320_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.121    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer320[3]
    SLICE_X98Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer320_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.330     2.637    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X98Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer320_reg[3]/C
                         clock pessimism             -0.581     2.056    
    SLICE_X98Y300        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.116    u_nn_accelerator/u_sum_signed_i0/reduce_layer320_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.080ns (32.818%)  route 0.164ns (67.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Net Delay (Source):      1.079ns (routing 0.351ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.385ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.079     1.839    u_nn_accelerator/u_logicnet/layer2_reg/ap_clk_IBUF_BUFG
    SLICE_X96Y347        FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y347        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.896 f  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[24]/Q
                         net (fo=2, routed)           0.139     2.035    u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg_n_0_[24]
    SLICE_X97Y347        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.023     2.058 r  u_nn_accelerator/u_logicnet/layer2_reg/g0_b0__118/O
                         net (fo=1, routed)           0.025     2.083    u_nn_accelerator/u_logicnet/layer3_reg/M3[5]
    SLICE_X97Y347        FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.328     2.635    u_nn_accelerator/u_logicnet/layer3_reg/ap_clk_IBUF_BUFG
    SLICE_X97Y347        FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[6]/C
                         clock pessimism             -0.623     2.012    
    SLICE_X97Y347        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.072    u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q1/reduce_layer80_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.142ns (routing 0.351ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.385ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.142     1.902    u_nn_accelerator/u_sum_signed_q1/ap_clk_IBUF_BUFG
    SLICE_X98Y337        FDRE                                         r  u_nn_accelerator/u_sum_signed_q1/reduce_layer80_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y337        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.960 r  u_nn_accelerator/u_sum_signed_q1/reduce_layer80_reg[5]/Q
                         net (fo=1, routed)           0.069     2.029    u_nn_accelerator/u_logicnet/layer0_reg/logicnet_input[40]
    SLICE_X98Y338        FDRE                                         r  u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.317     2.624    u_nn_accelerator/u_logicnet/layer0_reg/ap_clk_IBUF_BUFG
    SLICE_X98Y338        FDRE                                         r  u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[40]/C
                         clock pessimism             -0.672     1.952    
    SLICE_X98Y338        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.014    u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer247_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer323_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.106ns (45.106%)  route 0.129ns (54.894%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.094ns (routing 0.351ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.385ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.094     1.855    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X95Y302        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer247_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.913 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer247_reg[2]/Q
                         net (fo=1, routed)           0.109     2.022    u_nn_accelerator/u_sum_signed_q0/reduce_layer247[2]
    SLICE_X98Y302        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.044 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer323[7]_i_7/O
                         net (fo=1, routed)           0.010     2.054    u_nn_accelerator/u_sum_signed_q0/reduce_layer323[7]_i_7_n_0
    SLICE_X98Y302        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.080 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer323_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.090    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer323[2]
    SLICE_X98Y302        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer323_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.330     2.637    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X98Y302        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer323_reg[2]/C
                         clock pessimism             -0.622     2.014    
    SLICE_X98Y302        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.074    u_nn_accelerator/u_sum_signed_q0/reduce_layer323_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_memory_reg[189][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer194_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (43.948%)  route 0.103ns (56.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.091ns (routing 0.351ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.385ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.091     1.851    ap_clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  i_memory_reg[189][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y303        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.909 r  i_memory_reg[189][4]/Q
                         net (fo=2, routed)           0.073     1.982    u_nn_accelerator/u_sum_signed_i0/reduce_layer194_reg[4]_0[4]
    SLICE_X94Y302        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     2.005 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer194[4]_i_1/O
                         net (fo=1, routed)           0.030     2.035    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer194[4]
    SLICE_X94Y302        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer194_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.271     2.578    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X94Y302        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer194_reg[4]/C
                         clock pessimism             -0.620     1.958    
    SLICE_X94Y302        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.018    u_nn_accelerator/u_sum_signed_i0/reduce_layer194_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_i1/reduce_layer146_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer223_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.107ns (56.833%)  route 0.081ns (43.167%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.207ns (routing 0.351ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.385ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.207     1.968    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X114Y337       FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer146_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y337       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.027 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer146_reg[4]/Q
                         net (fo=2, routed)           0.071     2.098    u_nn_accelerator/u_sum_signed_i1/reduce_layer146[4]
    SLICE_X116Y337       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.048     2.146 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer223_reg[6]_i_1/O[5]
                         net (fo=1, routed)           0.010     2.156    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer223[5]
    SLICE_X116Y337       FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer223_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.396     2.703    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X116Y337       FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer223_reg[5]/C
                         clock pessimism             -0.625     2.078    
    SLICE_X116Y337       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.138    u_nn_accelerator/u_sum_signed_i1/reduce_layer223_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer311_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.109ns (42.578%)  route 0.147ns (57.422%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Net Delay (Source):      1.080ns (routing 0.351ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.385ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.080     1.840    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X96Y320        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer311_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y320        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.897 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer311_reg[5]/Q
                         net (fo=1, routed)           0.117     2.014    u_nn_accelerator/u_sum_signed_q0/reduce_layer311[5]
    SLICE_X97Y316        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     2.036 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45[7]_i_5/O
                         net (fo=1, routed)           0.020     2.056    u_nn_accelerator/u_sum_signed_q0/reduce_layer45[7]_i_5_n_0
    SLICE_X97Y316        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.030     2.086 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010     2.096    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer45[5]
    SLICE_X97Y316        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.333     2.640    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X97Y316        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[5]/C
                         clock pessimism             -0.623     2.017    
    SLICE_X97Y316        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.077    u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 q_memory_reg[361][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q1/reduce_layer180_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.093ns (48.773%)  route 0.098ns (51.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.212ns (routing 0.351ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.385ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.212     1.972    ap_clk_IBUF_BUFG
    SLICE_X112Y322       FDRE                                         r  q_memory_reg[361][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y322       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.030 r  q_memory_reg[361][2]/Q
                         net (fo=2, routed)           0.069     2.099    u_nn_accelerator/u_sum_signed_q1/reduce_layer180_reg[4]_0[2]
    SLICE_X110Y322       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     2.134 r  u_nn_accelerator/u_sum_signed_q1/reduce_layer180[2]_i_1/O
                         net (fo=1, routed)           0.029     2.163    u_nn_accelerator/u_sum_signed_q1/w_reduce_layer180[2]
    SLICE_X110Y322       FDRE                                         r  u_nn_accelerator/u_sum_signed_q1/reduce_layer180_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.402     2.709    u_nn_accelerator/u_sum_signed_q1/ap_clk_IBUF_BUFG
    SLICE_X110Y322       FDRE                                         r  u_nn_accelerator/u_sum_signed_q1/reduce_layer180_reg[2]/C
                         clock pessimism             -0.625     2.084    
    SLICE_X110Y322       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.144    u_nn_accelerator/u_sum_signed_q1/reduce_layer180_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer311_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.109ns (42.413%)  route 0.148ns (57.588%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Net Delay (Source):      1.081ns (routing 0.351ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.385ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.081     1.841    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X96Y320        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer311_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y320        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.899 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer311_reg[2]/Q
                         net (fo=1, routed)           0.119     2.018    u_nn_accelerator/u_sum_signed_q0/reduce_layer311[2]
    SLICE_X97Y316        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.040 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45[7]_i_8/O
                         net (fo=1, routed)           0.019     2.059    u_nn_accelerator/u_sum_signed_q0/reduce_layer45[7]_i_8_n_0
    SLICE_X97Y316        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     2.088 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.098    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer45[2]
    SLICE_X97Y316        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.334     2.641    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X97Y316        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[2]/C
                         clock pessimism             -0.623     2.018    
    SLICE_X97Y316        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.078    u_nn_accelerator/u_sum_signed_q0/reduce_layer45_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer322_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer411_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.116ns (42.254%)  route 0.159ns (57.745%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.115ns (routing 0.351ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.385ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.115     1.875    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X99Y295        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer322_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.933 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer322_reg[6]/Q
                         net (fo=2, routed)           0.149     2.082    u_nn_accelerator/u_sum_signed_q0/reduce_layer322[6]
    SLICE_X99Y300        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.058     2.140 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer411_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.010     2.150    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer411[7]
    SLICE_X99Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer411_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.343     2.650    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X99Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer411_reg[7]/C
                         clock pessimism             -0.581     2.069    
    SLICE_X99Y300        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.129    u_nn_accelerator/u_sum_signed_q0/reduce_layer411_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         1.000       -0.290     BUFGCE_HDIO_X0Y4  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[5]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[6]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[7]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y339    u_nn_accelerator/u_sum_signed_i1/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[5]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[6]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[7]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X103Y306    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pred_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 2.452ns (66.701%)  route 1.224ns (33.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.730 r  pred_addr_reg_reg[8]/Q
                         net (fo=2, routed)           1.224     3.955    out_ADDR_OBUF[8]
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.373     6.328 r  out_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.328    out_ADDR[8]
    H10                                                               r  out_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.582ns  (logic 2.442ns (68.187%)  route 1.140ns (31.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.727 r  pred_addr_reg_reg[6]/Q
                         net (fo=2, routed)           1.140     3.867    out_ADDR_OBUF[6]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.366     6.233 r  out_ADDR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.233    out_ADDR[6]
    H11                                                               r  out_ADDR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 2.432ns (68.692%)  route 1.108ns (31.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y321       FDCE                                         r  pred_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y321       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.729 r  pred_addr_reg_reg[10]/Q
                         net (fo=2, routed)           1.108     3.838    out_ADDR_OBUF[10]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.354     6.191 r  out_ADDR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.191    out_ADDR[10]
    J12                                                               r  out_ADDR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.564ns  (logic 2.442ns (68.522%)  route 1.122ns (31.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.385ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.311     2.618    ap_clk_IBUF_BUFG
    SLICE_X98Y348        FDCE                                         r  out_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y348        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.697 r  out_DATA_reg[1]/Q
                         net (fo=1, routed)           1.122     3.819    out_DATA_OBUF[1]
    H13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.363     6.182 r  out_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.182    out_DATA[1]
    H13                                                               r  out_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.450ns  (logic 2.443ns (70.811%)  route 1.007ns (29.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.385ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.311     2.618    ap_clk_IBUF_BUFG
    SLICE_X98Y348        FDCE                                         r  out_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y348        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.697 r  out_DATA_reg[0]/Q
                         net (fo=1, routed)           1.007     3.704    out_DATA_OBUF[0]
    H14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.364     6.068 r  out_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.068    out_DATA[0]
    H14                                                               r  out_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.399ns  (logic 2.431ns (71.539%)  route 0.967ns (28.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.385ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.345     2.652    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.730 r  pred_addr_reg_reg[2]/Q
                         net (fo=2, routed)           0.967     3.698    out_ADDR_OBUF[2]
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.353     6.051 r  out_ADDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.051    out_ADDR[2]
    F10                                                               r  out_ADDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.392ns  (logic 2.452ns (72.291%)  route 0.940ns (27.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.727 r  pred_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.940     3.667    out_ADDR_OBUF[5]
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.376     6.044 r  out_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.044    out_ADDR[5]
    G11                                                               r  out_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.396ns  (logic 2.461ns (72.470%)  route 0.935ns (27.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.385ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.325     2.632    ap_clk_IBUF_BUFG
    SLICE_X103Y311       FDCE                                         r  out_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y311       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.708 r  out_WE_reg/Q
                         net (fo=1, routed)           0.935     3.643    out_WE_OBUF
    J14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.385     6.029 r  out_WE_OBUF_inst/O
                         net (fo=0)                   0.000     6.029    out_WE
    J14                                                               r  out_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.239ns  (logic 2.441ns (75.367%)  route 0.798ns (24.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.729 r  pred_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.798     3.527    out_ADDR_OBUF[7]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.363     5.890 r  out_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.890    out_ADDR[7]
    G10                                                               r  out_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.160ns  (logic 2.443ns (77.303%)  route 0.717ns (22.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.385ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.344     2.651    ap_clk_IBUF_BUFG
    SLICE_X107Y321       FDCE                                         r  pred_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y321       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.729 r  pred_addr_reg_reg[12]/Q
                         net (fo=2, routed)           0.717     3.447    out_ADDR_OBUF[12]
    K12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.365     5.812 r  out_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.812    out_ADDR[12]
    K12                                                               r  out_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pred_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 1.133ns (81.565%)  route 0.256ns (18.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.215ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.749     1.265    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.303 r  pred_addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.256     1.559    out_ADDR_OBUF[3]
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.095     2.654 r  out_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.654    out_ADDR[3]
    F9                                                                r  out_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 1.135ns (81.354%)  route 0.260ns (18.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.215ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.748     1.264    ap_clk_IBUF_BUFG
    SLICE_X107Y321       FDCE                                         r  pred_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y321       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.302 r  pred_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.260     1.562    out_ADDR_OBUF[11]
    J11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.097     2.659 r  out_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.659    out_ADDR[11]
    J11                                                               r  out_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.433ns  (logic 1.140ns (79.610%)  route 0.292ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.215ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.747     1.263    ap_clk_IBUF_BUFG
    SLICE_X107Y321       FDCE                                         r  pred_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y321       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.301 r  pred_addr_reg_reg[13]/Q
                         net (fo=2, routed)           0.292     1.593    out_ADDR_OBUF[13]
    K11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.102     2.695 r  out_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.695    out_ADDR[13]
    K11                                                               r  out_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.440ns  (logic 1.145ns (79.511%)  route 0.295ns (20.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.215ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.748     1.264    ap_clk_IBUF_BUFG
    SLICE_X107Y321       FDCE                                         r  pred_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y321       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.302 r  pred_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.295     1.597    out_ADDR_OBUF[9]
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.107     2.704 r  out_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.704    out_ADDR[9]
    H9                                                                r  out_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 1.150ns (79.771%)  route 0.292ns (20.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.215ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.749     1.265    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.303 r  pred_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.292     1.595    out_ADDR_OBUF[1]
    E9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.112     2.707 r  out_ADDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.707    out_ADDR[1]
    E9                                                                r  out_ADDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 1.158ns (80.300%)  route 0.284ns (19.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.215ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.749     1.265    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.304 r  pred_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.284     1.588    out_ADDR_OBUF[4]
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.119     2.707 r  out_ADDR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.707    out_ADDR[4]
    G12                                                               r  out_ADDR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.493ns  (logic 1.144ns (76.626%)  route 0.349ns (23.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.215ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.748     1.264    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.303 r  pred_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.349     1.652    out_ADDR_OBUF[7]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.105     2.757 r  out_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.757    out_ADDR[7]
    G10                                                               r  out_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.152ns (75.750%)  route 0.369ns (24.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.215ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.747     1.263    ap_clk_IBUF_BUFG
    SLICE_X107Y322       FDCE                                         r  pred_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y322       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.302 r  pred_addr_reg_reg[0]/Q
                         net (fo=3, routed)           0.369     1.671    out_ADDR_OBUF[0]
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.113     2.783 r  out_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.783    out_ADDR[0]
    E10                                                               r  out_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.146ns (75.051%)  route 0.381ns (24.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.215ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.748     1.264    ap_clk_IBUF_BUFG
    SLICE_X107Y321       FDCE                                         r  pred_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y321       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.303 r  pred_addr_reg_reg[12]/Q
                         net (fo=2, routed)           0.381     1.684    out_ADDR_OBUF[12]
    K12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.107     2.791 r  out_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.791    out_ADDR[12]
    K12                                                               r  out_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 1.157ns (72.019%)  route 0.449ns (27.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.215ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.748     1.264    ap_clk_IBUF_BUFG
    SLICE_X107Y320       FDCE                                         r  pred_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y320       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.302 r  pred_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.449     1.751    out_ADDR_OBUF[5]
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.119     2.870 r  out_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.870    out_ADDR[5]
    G11                                                               r  out_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         13825 Endpoints
Min Delay         13825 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[73][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.253ns  (logic 1.080ns (17.271%)  route 5.173ns (82.729%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.090ns (routing 0.351ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.173     6.253    in_TDATA_IBUF[28]
    SLICE_X95Y313        FDRE                                         r  i_memory_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.090     1.851    ap_clk_IBUF_BUFG
    SLICE_X95Y313        FDRE                                         r  i_memory_reg[73][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[67][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 1.080ns (17.321%)  route 5.155ns (82.679%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.175ns (routing 0.351ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.155     6.235    in_TDATA_IBUF[28]
    SLICE_X106Y314       FDRE                                         r  i_memory_reg[67][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.175     1.935    ap_clk_IBUF_BUFG
    SLICE_X106Y314       FDRE                                         r  i_memory_reg[67][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[154][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.224ns  (logic 1.080ns (17.351%)  route 5.144ns (82.649%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.351ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.144     6.224    in_TDATA_IBUF[28]
    SLICE_X113Y320       FDRE                                         r  i_memory_reg[154][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.225     1.986    ap_clk_IBUF_BUFG
    SLICE_X113Y320       FDRE                                         r  i_memory_reg[154][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[125][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.080ns (17.433%)  route 5.115ns (82.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.177ns (routing 0.351ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.115     6.195    in_TDATA_IBUF[28]
    SLICE_X106Y311       FDRE                                         r  i_memory_reg[125][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.177     1.937    ap_clk_IBUF_BUFG
    SLICE_X106Y311       FDRE                                         r  i_memory_reg[125][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.133ns  (logic 1.080ns (17.610%)  route 5.053ns (82.390%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.226ns (routing 0.351ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.053     6.133    in_TDATA_IBUF[28]
    SLICE_X110Y316       FDRE                                         r  i_memory_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.226     1.987    ap_clk_IBUF_BUFG
    SLICE_X110Y316       FDRE                                         r  i_memory_reg[6][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[282][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.080ns (17.614%)  route 5.051ns (82.386%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.223ns (routing 0.351ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.051     6.131    in_TDATA_IBUF[28]
    SLICE_X115Y320       FDRE                                         r  i_memory_reg[282][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.223     1.983    ap_clk_IBUF_BUFG
    SLICE_X115Y320       FDRE                                         r  i_memory_reg[282][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[140][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.049ns  (logic 1.080ns (17.855%)  route 4.969ns (82.145%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.226ns (routing 0.351ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.969     6.049    in_TDATA_IBUF[28]
    SLICE_X110Y315       FDRE                                         r  i_memory_reg[140][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.226     1.987    ap_clk_IBUF_BUFG
    SLICE_X110Y315       FDRE                                         r  i_memory_reg[140][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[203][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.080ns (17.897%)  route 4.954ns (82.103%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.098ns (routing 0.351ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.954     6.034    in_TDATA_IBUF[28]
    SLICE_X94Y312        FDRE                                         r  i_memory_reg[203][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.098     1.859    ap_clk_IBUF_BUFG
    SLICE_X94Y312        FDRE                                         r  i_memory_reg[203][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[66][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.080ns (17.899%)  route 4.954ns (82.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.169ns (routing 0.351ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.954     6.034    in_TDATA_IBUF[28]
    SLICE_X105Y314       FDRE                                         r  i_memory_reg[66][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.169     1.930    ap_clk_IBUF_BUFG
    SLICE_X105Y314       FDRE                                         r  i_memory_reg[66][1]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[27][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.018ns  (logic 1.080ns (17.948%)  route 4.938ns (82.052%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.219ns (routing 0.351ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.080     1.080 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.080    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.080 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.938     6.018    in_TDATA_IBUF[28]
    SLICE_X112Y315       FDRE                                         r  i_memory_reg[27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        1.219     1.979    ap_clk_IBUF_BUFG
    SLICE_X112Y315       FDRE                                         r  i_memory_reg[27][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[351][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.413ns (62.917%)  route 0.244ns (37.083%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.844ns (routing 0.237ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.413     0.413 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.413    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.413 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.244     0.657    in_TDATA_IBUF[28]
    SLICE_X107Y342       FDRE                                         r  i_memory_reg[351][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.844     1.673    ap_clk_IBUF_BUFG
    SLICE_X107Y342       FDRE                                         r  i_memory_reg[351][1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer126_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.409ns (60.952%)  route 0.262ns (39.048%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5776, routed)        0.262     0.671    u_nn_accelerator/u_sum_signed_i0/ap_rst_n_IBUF
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer126_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer126_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer126_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.409ns (60.952%)  route 0.262ns (39.048%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5776, routed)        0.262     0.671    u_nn_accelerator/u_sum_signed_i0/ap_rst_n_IBUF
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer126_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer126_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer127_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.409ns (60.952%)  route 0.262ns (39.048%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5776, routed)        0.262     0.671    u_nn_accelerator/u_sum_signed_i0/ap_rst_n_IBUF
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer127_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer127_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer127_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.409ns (60.952%)  route 0.262ns (39.048%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5776, routed)        0.262     0.671    u_nn_accelerator/u_sum_signed_i0/ap_rst_n_IBUF
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer127_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X107Y296       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer127_reg[5]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[344][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.415ns (61.562%)  route 0.259ns (38.438%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.840ns (routing 0.237ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.259     0.673    in_TDATA_IBUF[30]
    SLICE_X107Y336       FDRE                                         r  i_memory_reg[344][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.840     1.669    ap_clk_IBUF_BUFG
    SLICE_X107Y336       FDRE                                         r  i_memory_reg[344][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[379][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.415ns (61.301%)  route 0.262ns (38.699%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.831ns (routing 0.237ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.262     0.676    in_TDATA_IBUF[30]
    SLICE_X106Y332       FDRE                                         r  i_memory_reg[379][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.831     1.660    ap_clk_IBUF_BUFG
    SLICE_X106Y332       FDRE                                         r  i_memory_reg[379][3]/C

Slack:                    inf
  Source:                 in_TDATA[31]
                            (input port)
  Destination:            i_memory_reg[334][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.415ns (60.675%)  route 0.269ns (39.325%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.840ns (routing 0.237ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  in_TDATA[31] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[31]_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[31]_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.269     0.684    in_TDATA_IBUF[31]
    SLICE_X107Y336       FDRE                                         r  i_memory_reg[334][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.840     1.669    ap_clk_IBUF_BUFG
    SLICE_X107Y336       FDRE                                         r  i_memory_reg[334][4]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[346][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.415ns (59.965%)  route 0.277ns (40.035%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.841ns (routing 0.237ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.277     0.691    in_TDATA_IBUF[30]
    SLICE_X107Y338       FDRE                                         r  i_memory_reg[346][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.841     1.670    ap_clk_IBUF_BUFG
    SLICE_X107Y338       FDRE                                         r  i_memory_reg[346][3]/C

Slack:                    inf
  Source:                 in_TDATA[28]
                            (input port)
  Destination:            i_memory_reg[350][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.413ns (59.636%)  route 0.280ns (40.364%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.843ns (routing 0.237ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  in_TDATA[28] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[28]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.413     0.413 r  in_TDATA_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.413    in_TDATA_IBUF[28]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.413 r  in_TDATA_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.280     0.693    in_TDATA_IBUF[28]
    SLICE_X107Y340       FDRE                                         r  i_memory_reg[350][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9841, routed)        0.843     1.672    ap_clk_IBUF_BUFG
    SLICE_X107Y340       FDRE                                         r  i_memory_reg[350][1]/C





