<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.6/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>decoBinto7s.rpt</ascFile><devFile>C:/Xilinx/14.6/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>decoBinto7s.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 9-24-2014" design="decoBinto7s" device="XC2C64A" eqnType="1" pkg="VQ44" speed="-7" status="10" statusStr="Design Rule Checking Failed" swVersion="P.68d" time=" 12:06PM" version="1.0"/><inputs id="dato0_SPECSIG" userloc="P11"/><inputs id="dato2_SPECSIG" userloc="K3"/><inputs id="dato1_SPECSIG" userloc="L3"/><inputs id="dato3_SPECSIG" userloc="B4"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC9_PIN34" pinnum="34"/><pin id="FB1_MC10_PIN33" pinnum="33"/><pin id="FB1_MC11_PIN32" pinnum="32"/><pin id="FB1_MC12_PIN31" pinnum="31"/><pin id="FB1_MC13_PIN30" pinnum="30"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC5_PIN41" pinnum="41"/><pin id="FB2_MC6_PIN42" pinnum="42"/><pin id="FB2_MC7_PIN43" pinnum="43"/><pin id="FB2_MC8_PIN44" pinnum="44"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC12_PIN2" pinnum="2"/><pin id="FB2_MC13_PIN3" pinnum="3"/><pin id="FB3_MC1_PIN29" pinnum="29"/><pin id="FB3_MC2_PIN28" pinnum="28"/><pin id="FB3_MC3_PIN27" pinnum="27"/><pin id="FB3_MC6_PIN23" pinnum="23"/><pin id="FB3_MC10_PIN22" pinnum="22"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN20" pinnum="20"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN5" pinnum="5"/><pin id="FB4_MC2_PIN6" pinnum="6"/><pin id="FB4_MC7_PIN8" pinnum="8"/><pin id="FB4_MC11_PIN12" iostd="LVCMOS18" pinnum="12" signal="salida3_SPECSIG" use="O"/><pin id="FB4_MC13_PIN13" pinnum="13"/><pin id="FB4_MC14_PIN14" pinnum="14"/><pin id="FB4_MC15_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-UNUSED"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-UNUSED"/><failuretable><failsig name="Mrom_salida_doA01_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA14_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA13_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA52_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA51_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA63_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA64_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA76_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA74_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA75_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Mrom_salida_doA7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida3_bdd0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida310_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida39_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida313_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida32_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida314_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida31_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida47_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida45_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida412_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida411_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida410_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida41_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_0_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_1_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_2_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_4_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_5_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_6_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="salida_7_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig></failuretable><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN34"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN33"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN32"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN31"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN30"/><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><PAL/></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN41"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN42"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN43"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN44"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN2"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN3"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><PAL/></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN29"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN28"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN27"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN23"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN22"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN20"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN18"/><macrocell id="FB3_MC16"/><PAL/></fblock><fblock id="FB4" pinUse="1"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN5"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN6"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN8"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN12" sigUse="2" signal="salida3_SPECSIG"><eq_pterm ptindx="FB4_-1"/><eq_pterm ptindx="FB4_-1"/></macrocell><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN14"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN16"/><macrocell id="FB4_MC16"/><fbinput id="FB4_I1" signal="salida314_SPECSIG"/><fbinput id="FB4_I2" signal="salida32_SPECSIG"/><PAL/><equation id="salida3_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="FB4_-1"/><eq_pterm ptindx="FB4_-1"/></d2></equation></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Mrom_salida_doA63_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Mrom_salida_doA64_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="H12" sigUse="4"><equation id="salida6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="dato0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="salida310_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG"/><signal id="dato1_SPECSIG" negated="ON"/><signal id="dato0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Mrom_salida_doA14_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG" negated="ON"/><signal id="salida313_SPECSIG"/><signal id="salida310_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="salida314_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG" negated="ON"/><signal id="salida411_SPECSIG"/><signal id="salida410_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="salida412_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="dato1_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="L13" sigUse="3"><equation id="salida2_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA52_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Mrom_salida_doA51_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="N14" sigUse="3"><equation id="salida5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="salida31_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="salida3_bdd0_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA0_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA13_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA7_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA74_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA75_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA76_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="salida31_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="salida39_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="salida313_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="salida39_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="salida45_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="salida410_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="salida47_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="salida411_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="salida45_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="salida47_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG"/><signal id="dato1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA01_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato1_SPECSIG"/><signal id="dato0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="dato0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA51_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG"/><signal id="dato0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA52_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG"/><signal id="dato0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA63_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato2_SPECSIG" negated="ON"/><signal id="dato0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA64_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/><signal id="dato2_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA7_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG" negated="ON"/><signal id="dato2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="Mrom_salida_doA75_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/><signal id="salida3_bdd0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="salida32_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="dato3_SPECSIG"/><signal id="salida3_bdd0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="salida41_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Mrom_salida_doA0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA01_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="N13" sigUse="2"><equation id="salida0_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Mrom_salida_doA13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA14_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="M12" sigUse="2"><equation id="salida1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="salida41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="salida412_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="N11" sigUse="2"><equation id="salida4_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Mrom_salida_doA74_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Mrom_salida_doA76_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="L14" sigUse="2"><equation id="salida7_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><unmapped_input id="dato0_SPECSIG" pinnum="P11"/><unmapped_input id="dato2_SPECSIG" pinnum="K3"/><unmapped_input id="dato1_SPECSIG" pinnum="L3"/><unmapped_input id="dato3_SPECSIG" pinnum="B4"/></unmapped_logic><vcc/><gnd/><messages><error>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'decoBinto7s.ise'.</error><error>Cpld:832 - 'salida&lt;6&gt;' is assigned to an invalid location ('H12') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;6&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'salida&lt;2&gt;' is assigned to an invalid location ('L13') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;2&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'salida&lt;5&gt;' is assigned to an invalid location ('N14') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;5&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'salida&lt;0&gt;' is assigned to an invalid location ('N13') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;0&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'salida&lt;1&gt;' is assigned to an invalid location ('M12') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;1&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'salida&lt;4&gt;' is assigned to an invalid location ('N11') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;4&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'salida&lt;7&gt;' is assigned to an invalid location ('L14') for this   device.  This will prevent the design from fitting on the current device.   'salida&lt;7&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'dato&lt;0&gt;' is assigned to an invalid location ('P11') for this   device.  This will prevent the design from fitting on the current device.   'dato&lt;0&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'dato&lt;2&gt;' is assigned to an invalid location ('K3') for this   device.  This will prevent the design from fitting on the current device.   'dato&lt;2&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'dato&lt;1&gt;' is assigned to an invalid location ('L3') for this   device.  This will prevent the design from fitting on the current device.   'dato&lt;1&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'dato&lt;3&gt;' is assigned to an invalid location ('B4') for this   device.  This will prevent the design from fitting on the current device.   'dato&lt;3&gt;' must be reassigned before attempting a re-fit.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="dato0_SPECSIG" value="dato&lt;0&gt;"/><specSig signal="dato2_SPECSIG" value="dato&lt;2&gt;"/><specSig signal="dato1_SPECSIG" value="dato&lt;1&gt;"/><specSig signal="dato3_SPECSIG" value="dato&lt;3&gt;"/><specSig signal="salida3_SPECSIG" value="salida&lt;3&gt;"/><specSig signal="Mrom_salida_doA01_SPECSIG" value="Mrom_salida_doA&lt;0&gt;1"/><specSig signal="Mrom_salida_doA0_SPECSIG" value="Mrom_salida_doA&lt;0&gt;"/><specSig signal="Mrom_salida_doA14_SPECSIG" value="Mrom_salida_doA&lt;1&gt;4"/><specSig signal="Mrom_salida_doA13_SPECSIG" value="Mrom_salida_doA&lt;1&gt;3"/><specSig signal="Mrom_salida_doA1_SPECSIG" value="Mrom_salida_doA&lt;1&gt;"/><specSig signal="Mrom_salida_doA52_SPECSIG" value="Mrom_salida_doA&lt;5&gt;2"/><specSig signal="Mrom_salida_doA51_SPECSIG" value="Mrom_salida_doA&lt;5&gt;1"/><specSig signal="Mrom_salida_doA63_SPECSIG" value="Mrom_salida_doA&lt;6&gt;3"/><specSig signal="Mrom_salida_doA64_SPECSIG" value="Mrom_salida_doA&lt;6&gt;4"/><specSig signal="Mrom_salida_doA76_SPECSIG" value="Mrom_salida_doA&lt;7&gt;6"/><specSig signal="Mrom_salida_doA74_SPECSIG" value="Mrom_salida_doA&lt;7&gt;4"/><specSig signal="Mrom_salida_doA75_SPECSIG" value="Mrom_salida_doA&lt;7&gt;5"/><specSig signal="Mrom_salida_doA7_SPECSIG" value="Mrom_salida_doA&lt;7&gt;"/><specSig signal="salida3_bdd0_SPECSIG" value="salida&lt;3&gt;_bdd0"/><specSig signal="salida310_SPECSIG" value="salida&lt;3&gt;10"/><specSig signal="salida39_SPECSIG" value="salida&lt;3&gt;9"/><specSig signal="salida313_SPECSIG" value="salida&lt;3&gt;13"/><specSig signal="salida32_SPECSIG" value="salida&lt;3&gt;2"/><specSig signal="salida314_SPECSIG" value="salida&lt;3&gt;14"/><specSig signal="salida31_SPECSIG" value="salida&lt;3&gt;1"/><specSig signal="salida47_SPECSIG" value="salida&lt;4&gt;7"/><specSig signal="salida45_SPECSIG" value="salida&lt;4&gt;5"/><specSig signal="salida412_SPECSIG" value="salida&lt;4&gt;12"/><specSig signal="salida411_SPECSIG" value="salida&lt;4&gt;11"/><specSig signal="salida410_SPECSIG" value="salida&lt;4&gt;10"/><specSig signal="salida41_SPECSIG" value="salida&lt;4&gt;1"/><specSig signal="salida6_SPECSIG" value="salida&lt;6&gt;"/><specSig signal="salida2_SPECSIG" value="salida&lt;2&gt;"/><specSig signal="salida5_SPECSIG" value="salida&lt;5&gt;"/><specSig signal="salida0_SPECSIG" value="salida&lt;0&gt;"/><specSig signal="salida1_SPECSIG" value="salida&lt;1&gt;"/><specSig signal="salida4_SPECSIG" value="salida&lt;4&gt;"/><specSig signal="salida7_SPECSIG" value="salida&lt;7&gt;"/></document>
