<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvf1517-3-e</Part>
        <TopModelName>master_fix</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.216</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>47870</Best-caseLatency>
            <Average-caseLatency>89150</Average-caseLatency>
            <Worst-caseLatency>111198</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.479 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.891 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.112 ms</Worst-caseRealTimeLatency>
            <Interval-min>47871</Interval-min>
            <Interval-max>111199</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_250_1>
                <TripCount>8</TripCount>
                <Latency>
                    <range>
                        <min>176</min>
                        <max>20496</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1760</min>
                        <max>204960</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>22</min>
                        <max>2562</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_252_2>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>128</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>20</min>
                            <max>2560</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>200</min>
                            <max>25600</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>20</IterationLatency>
                    <VITIS_LOOP_258_3>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                    </VITIS_LOOP_258_3>
                </VITIS_LOOP_252_2>
            </VITIS_LOOP_250_1>
            <VITIS_LOOP_270_1>
                <TripCount>16</TripCount>
                <Latency>2048</Latency>
                <AbsoluteTimeLatency>20480</AbsoluteTimeLatency>
                <IterationLatency>128</IterationLatency>
                <VITIS_LOOP_272_2>
                    <TripCount>42</TripCount>
                    <Latency>126</Latency>
                    <AbsoluteTimeLatency>1260</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                </VITIS_LOOP_272_2>
            </VITIS_LOOP_270_1>
            <VITIS_LOOP_290_1>
                <TripCount>16</TripCount>
                <Latency>7664</Latency>
                <AbsoluteTimeLatency>76640</AbsoluteTimeLatency>
                <IterationLatency>479</IterationLatency>
                <VITIS_LOOP_293_2>
                    <TripCount>14</TripCount>
                    <Latency>476</Latency>
                    <AbsoluteTimeLatency>4760</AbsoluteTimeLatency>
                    <IterationLatency>34</IterationLatency>
                    <VITIS_LOOP_297_4>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>320</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                    </VITIS_LOOP_297_4>
                </VITIS_LOOP_293_2>
            </VITIS_LOOP_290_1>
            <VITIS_LOOP_311_1>
                <TripCount>4</TripCount>
                <Latency>136</Latency>
                <AbsoluteTimeLatency>1360</AbsoluteTimeLatency>
                <IterationLatency>34</IterationLatency>
                <VITIS_LOOP_314_2>
                    <TripCount>16</TripCount>
                    <Latency>32</Latency>
                    <AbsoluteTimeLatency>320</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                </VITIS_LOOP_314_2>
            </VITIS_LOOP_311_1>
            <VITIS_LOOP_330_2>
                <TripCount>4</TripCount>
                <Latency>28</Latency>
                <AbsoluteTimeLatency>280</AbsoluteTimeLatency>
                <IterationLatency>7</IterationLatency>
            </VITIS_LOOP_330_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>28</BRAM_18K>
            <DSP>68</DSP>
            <FF>8989</FF>
            <LUT>11034</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>master_fix</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convolution1_fix_fu_568</InstName>
                    <ModuleName>convolution1_fix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>568</ID>
                    <BindInstances>add_ln176_fu_557_p2 sub_ln1169_fu_639_p2 indvars_iv_next13_fu_663_p2 empty_76_fu_669_p2 sub_ln1169_1_fu_687_p2 empty_77_fu_699_p2 sub_ln1169_2_fu_721_p2 sub_ln1169_3_fu_751_p2 add_ln1169_fu_777_p2 add_ln1169_6_fu_787_p2 add_ln1169_7_fu_797_p2 add_ln1169_8_fu_807_p2 add_ln183_fu_823_p2 add_ln180_fu_839_p2 mul_32s_18s_50_1_1_U1 ret_V_fu_864_p2 lhs_12_fu_925_p2 add_ln187_fu_936_p2 add_ln1169_9_fu_946_p2 add_ln1169_10_fu_956_p2 add_ln1169_11_fu_966_p2 add_ln1169_12_fu_976_p2 mul_32s_19s_51_1_1_U2 ret_V_11_fu_1012_p2 lhs_16_fu_1070_p2 mul_32s_19s_51_1_1_U3 mul_32s_18s_50_1_1_U4 ret_V_12_fu_1107_p2 ret_V_13_fu_1124_p2 sub_ln727_fu_1156_p2 add_ln415_fu_1184_p2 add_ln1169_14_fu_1193_p2 add_ln1169_15_fu_1203_p2 mul_32s_20s_51_1_1_U5 mul_32s_18s_50_1_1_U6 ret_V_14_fu_1243_p2 ret_V_15_fu_1257_p2 sub_ln727_1_fu_1289_p2 add_ln415_7_fu_1317_p2 mul_32s_18s_50_1_1_U7 add_ln1245_fu_1347_p2 ret_V_16_fu_1353_p2 add_ln415_5_fu_1411_p2 add_ln1169_13_fu_1421_p2 mul_32s_18s_50_1_1_U8 ret_V_17_fu_1452_p2 add_ln415_6_fu_1510_p2 mul_32s_18s_50_1_1_U9 mul_32s_19s_51_1_1_U10 ret_V_18_fu_1547_p2 ret_V_19_fu_1565_p2 sub_ln727_2_fu_1597_p2 lhs_29_fu_1625_p2 mul_32s_18s_50_1_1_U11 mul_32s_18s_50_1_1_U12 ret_V_20_fu_1657_p2 ret_V_21_fu_1674_p2 sub_ln727_3_fu_1706_p2 add_ln415_9_fu_1734_p2 add_ln1169_16_fu_1743_p2 add_ln1169_17_fu_1753_p2 mul_32s_18s_50_1_1_U13 mul_32s_19s_51_1_1_U14 ret_V_22_fu_1793_p2 ret_V_23_fu_1807_p2 sub_ln727_4_fu_1839_p2 add_ln415_11_fu_1867_p2 mul_32s_18s_50_1_1_U15 ret_V_24_fu_1902_p2 lhs_33_fu_1960_p2 mul_32s_18s_50_1_1_U16 ret_V_25_fu_1987_p2 add_ln415_12_fu_2045_p2 add_ln1169_18_fu_2055_p2 mul_32s_18s_50_1_1_U17 ret_V_26_fu_2086_p2 add_ln415_13_fu_2144_p2 firstKernel_f_V_1_1_U firstBias_f_V_U firstKernel_f_V_0_1_U firstKernel_f_V_0_0_U firstKernel_f_V_1_0_U firstKernel_f_V_0_2_U firstKernel_f_V_1_2_U firstKernel_f_V_2_1_U firstKernel_f_V_3_1_U firstKernel_f_V_2_0_U firstKernel_f_V_3_0_U firstKernel_f_V_2_2_U firstKernel_f_V_3_2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_convolution2_fix_fu_602</InstName>
                    <ModuleName>convolution2_fix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>602</ID>
                    <BindInstances>add_ln213_fu_395_p2 add_ln220_fu_421_p2 indvars_iv_next20_fu_437_p2 add_ln1171_fu_455_p2 add_ln1169_1_fu_465_p2 add_ln221_fu_481_p2 mul_20s_32s_51_1_1_U36 ret_V_fu_561_p2 add_ln415_fu_619_p2 empty_68_fu_487_p2 add_ln1169_fu_525_p2 add_ln1171_3_fu_633_p2 add_ln1169_2_fu_643_p2 add_ln226_fu_659_p2 mul_20s_32s_51_1_1_U37 ret_V_7_fu_687_p2 add_ln415_2_fu_745_p2 add_ln1171_5_fu_759_p2 add_ln1169_5_fu_769_p2 add_ln235_fu_785_p2 mul_21s_32s_51_1_1_U38 ret_V_10_fu_872_p2 add_ln415_4_fu_930_p2 add_ln1171_4_fu_799_p2 add_ln1169_3_fu_810_p2 add_ln1169_4_fu_820_p2 add_ln231_fu_836_p2 mul_21s_32s_51_1_1_U39 mul_21s_32s_51_1_1_U40 ret_V_8_fu_972_p2 ret_V_9_fu_986_p2 sub_ln727_fu_1018_p2 add_ln415_3_fu_1046_p2 secondBias_f_V_U secondKernel_f_V_1_U secondKernel_f_V_0_U secondKernel_f_V_2_U secondKernel_f_V_3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618</InstName>
                    <ModuleName>master_fix_Pipeline_VITIS_LOOP_324_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>618</ID>
                    <BindInstances>add_ln324_fu_138_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630</InstName>
                    <ModuleName>master_fix_Pipeline_VITIS_LOOP_335_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>630</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_exp_32_13_s_fu_111</InstName>
                            <ModuleName>exp_32_13_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>111</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln335_fu_144_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_32_13_s_fu_651</InstName>
                    <ModuleName>exp_32_13_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>651</ID>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_0_0_0_U max1_V_0_U conv2_0_0_0_0_U max2_V_0_U den1_V_0_U add_ln250_fu_692_p2 sub_ln1548_fu_719_p2 add_ln252_fu_735_p2 mul_7ns_9ns_15_1_1_U81 add_ln254_fu_759_p2 add_ln256_fu_795_p2 add_ln1548_1_fu_822_p2 add_ln1548_2_fu_833_p2 add_ln258_fu_849_p2 add_ln270_fu_886_p2 add_ln1548_fu_905_p2 add_ln272_fu_921_p2 next_mul_fu_927_p2 add_ln276_fu_961_p2 add_ln1548_3_fu_971_p2 sub_ln1171_fu_1043_p2 add_ln290_fu_1055_p2 add_ln1171_fu_1074_p2 add_ln293_fu_1101_p2 add_ln1171_2_fu_1140_p2 add_ln1169_fu_1150_p2 add_ln297_fu_1166_p2 mul_21s_32s_51_1_1_U83 ret_V_fu_1194_p2 add_ln415_1_fu_1252_p2 add_ln311_fu_1279_p2 add_ln1171_1_fu_1334_p2 add_ln314_fu_1350_p2 mul_19s_31ns_50_1_1_U85 ret_V_2_fu_1406_p2 add_ln415_fu_1464_p2 add_ln330_fu_1491_p2 sum_V_1_fu_1516_p2 thirdBias_f_V_U firstDense_f_V_U secondDense_f_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convolution1_fix</Name>
            <Loops>
                <VITIS_LOOP_176_1>
                    <VITIS_LOOP_178_2>
                        <VITIS_LOOP_180_3/>
                    </VITIS_LOOP_178_2>
                </VITIS_LOOP_176_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23577</Best-caseLatency>
                    <Average-caseLatency>42009</Average-caseLatency>
                    <Worst-caseLatency>45081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.420 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23577 ~ 45081</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_1>
                        <Name>VITIS_LOOP_176_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>23576 ~ 45080</Latency>
                        <AbsoluteTimeLatency>0.236 ms ~ 0.451 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2947</min>
                                <max>5635</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2947 ~ 5635</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_178_2>
                            <Name>VITIS_LOOP_178_2</Name>
                            <TripCount>128</TripCount>
                            <Latency>2944 ~ 5632</Latency>
                            <AbsoluteTimeLatency>29.440 us ~ 56.320 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>23</min>
                                    <max>44</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>23 ~ 44</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_180_3>
                                <Name>VITIS_LOOP_180_3</Name>
                                <TripCount>3</TripCount>
                                <Latency>21 ~ 42</Latency>
                                <AbsoluteTimeLatency>0.210 us ~ 0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>7</min>
                                        <max>14</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>7 ~ 14</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_180_3>
                        </VITIS_LOOP_178_2>
                    </VITIS_LOOP_176_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1514</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3101</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_557_p2" SOURCE="model_functions.cpp:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1169_fu_639_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="sub_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next13_fu_663_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_669_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1169_1_fu_687_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="sub_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_699_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1169_2_fu_721_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="sub_ln1169_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1169_3_fu_751_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="sub_ln1169_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_777_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_6_fu_787_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_7_fu_797_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_8_fu_807_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_823_p2" SOURCE="model_functions.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_839_p2" SOURCE="model_functions.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U1" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_864_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="lhs_12_fu_925_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="lhs_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_936_p2" SOURCE="model_functions.cpp:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_9_fu_946_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_10_fu_956_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_11_fu_966_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_12_fu_976_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19s_51_1_1_U2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_1012_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="lhs_16_fu_1070_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="lhs_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19s_51_1_1_U3" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U4" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_1107_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_1124_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_fu_1156_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_1184_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_14_fu_1193_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_15_fu_1203_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_20s_51_1_1_U5" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U6" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_1243_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_1257_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_1_fu_1289_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_7_fu_1317_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U7" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_1347_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_1353_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_5_fu_1411_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_13_fu_1421_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U8" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_1452_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_6_fu_1510_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U9" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19s_51_1_1_U10" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1547_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_1565_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_2_fu_1597_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="lhs_29_fu_1625_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="lhs_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U11" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U12" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_20_fu_1657_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_21_fu_1674_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_3_fu_1706_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_9_fu_1734_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_16_fu_1743_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_17_fu_1753_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U13" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19s_51_1_1_U14" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_22_fu_1793_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_1807_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_4_fu_1839_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_11_fu_1867_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U15" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_24_fu_1902_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="lhs_33_fu_1960_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="lhs_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U16" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_25_fu_1987_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_12_fu_2045_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_18_fu_2055_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_50_1_1_U17" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_26_fu_2086_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_13_fu_2144_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstBias_f_V_U" SOURCE="" URAM="0" VARIABLE="firstBias_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution2_fix</Name>
            <Loops>
                <VITIS_LOOP_213_1>
                    <VITIS_LOOP_215_2>
                        <VITIS_LOOP_221_4/>
                        <VITIS_LOOP_226_5/>
                        <VITIS_LOOP_231_6/>
                        <VITIS_LOOP_235_7/>
                    </VITIS_LOOP_215_2>
                </VITIS_LOOP_213_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.030</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14161</Best-caseLatency>
                    <Average-caseLatency>26929</Average-caseLatency>
                    <Worst-caseLatency>35665</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.142 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.269 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.357 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14161 ~ 35665</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_213_1>
                        <Name>VITIS_LOOP_213_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>14160 ~ 35664</Latency>
                        <AbsoluteTimeLatency>0.142 ms ~ 0.357 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>885</min>
                                <max>2229</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>885 ~ 2229</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_215_2>
                            <Name>VITIS_LOOP_215_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>882 ~ 2226</Latency>
                            <AbsoluteTimeLatency>8.820 us ~ 22.260 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>21</min>
                                    <max>53</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>21 ~ 53</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_221_4>
                                <Name>VITIS_LOOP_221_4</Name>
                                <TripCount>8</TripCount>
                                <Latency>16</Latency>
                                <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_221_4>
                            <VITIS_LOOP_226_5>
                                <Name>VITIS_LOOP_226_5</Name>
                                <TripCount>8</TripCount>
                                <Latency>16</Latency>
                                <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_226_5>
                            <VITIS_LOOP_231_6>
                                <Name>VITIS_LOOP_231_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>16</Latency>
                                <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_231_6>
                            <VITIS_LOOP_235_7>
                                <Name>VITIS_LOOP_235_7</Name>
                                <TripCount>8</TripCount>
                                <Latency>16</Latency>
                                <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_235_7>
                        </VITIS_LOOP_215_2>
                    </VITIS_LOOP_213_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>358</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1259</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_395_p2" SOURCE="model_functions.cpp:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_421_p2" SOURCE="model_functions.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next20_fu_437_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_455_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_1_fu_465_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_481_p2" SOURCE="model_functions.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_32s_51_1_1_U36" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_561_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_619_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_487_p2" SOURCE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_525_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_3_fu_633_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_2_fu_643_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_659_p2" SOURCE="model_functions.cpp:226" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_32s_51_1_1_U37" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_687_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_2_fu_745_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_5_fu_759_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_5_fu_769_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_785_p2" SOURCE="model_functions.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_32s_51_1_1_U38" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_872_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_4_fu_930_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_4_fu_799_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_3_fu_810_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_4_fu_820_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_836_p2" SOURCE="model_functions.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_32s_51_1_1_U39" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_32s_51_1_1_U40" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_972_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_986_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_fu_1018_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:727" URAM="0" VARIABLE="sub_ln727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_3_fu_1046_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondBias_f_V_U" SOURCE="" URAM="0" VARIABLE="secondBias_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix_Pipeline_VITIS_LOOP_324_1</Name>
            <Loops>
                <VITIS_LOOP_324_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.017</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_324_1>
                        <Name>VITIS_LOOP_324_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_324_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_138_p2" SOURCE="model_functions.cpp:324" URAM="0" VARIABLE="add_ln324"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_32_13_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.216</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>283</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>586</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>master_fix_Pipeline_VITIS_LOOP_335_3</Name>
            <Loops>
                <VITIS_LOOP_335_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.216</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64</Best-caseLatency>
                    <Average-caseLatency>64</Average-caseLatency>
                    <Worst-caseLatency>64</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>64</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_335_3>
                        <Name>VITIS_LOOP_335_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>62</Latency>
                        <AbsoluteTimeLatency>0.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_335_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5869</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4386</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_335_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_144_p2" SOURCE="model_functions.cpp:335" URAM="0" VARIABLE="add_ln335"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix</Name>
            <Loops>
                <VITIS_LOOP_250_1>
                    <VITIS_LOOP_252_2>
                        <VITIS_LOOP_258_3/>
                    </VITIS_LOOP_252_2>
                </VITIS_LOOP_250_1>
                <VITIS_LOOP_270_1>
                    <VITIS_LOOP_272_2/>
                </VITIS_LOOP_270_1>
                <VITIS_LOOP_290_1>
                    <VITIS_LOOP_293_2>
                        <VITIS_LOOP_297_4/>
                    </VITIS_LOOP_293_2>
                </VITIS_LOOP_290_1>
                <VITIS_LOOP_311_1>
                    <VITIS_LOOP_314_2/>
                </VITIS_LOOP_311_1>
                <VITIS_LOOP_330_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.216</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47870</Best-caseLatency>
                    <Average-caseLatency>89150</Average-caseLatency>
                    <Worst-caseLatency>111198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.479 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.891 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.112 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47871 ~ 111199</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_250_1>
                        <Name>VITIS_LOOP_250_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>176 ~ 20496</Latency>
                        <AbsoluteTimeLatency>1.760 us ~ 0.205 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22</min>
                                <max>2562</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22 ~ 2562</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_252_2>
                            <Name>VITIS_LOOP_252_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>128</max>
                                </range>
                            </TripCount>
                            <Latency>20 ~ 2560</Latency>
                            <AbsoluteTimeLatency>0.200 us ~ 25.600 us</AbsoluteTimeLatency>
                            <IterationLatency>20</IterationLatency>
                            <PipelineDepth>20</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_258_3>
                                <Name>VITIS_LOOP_258_3</Name>
                                <TripCount>3</TripCount>
                                <Latency>6</Latency>
                                <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_258_3>
                        </VITIS_LOOP_252_2>
                    </VITIS_LOOP_250_1>
                    <VITIS_LOOP_270_1>
                        <Name>VITIS_LOOP_270_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <IterationLatency>128</IterationLatency>
                        <PipelineDepth>128</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_272_2>
                            <Name>VITIS_LOOP_272_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>126</Latency>
                            <AbsoluteTimeLatency>1.260 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_272_2>
                    </VITIS_LOOP_270_1>
                    <VITIS_LOOP_290_1>
                        <Name>VITIS_LOOP_290_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>7664</Latency>
                        <AbsoluteTimeLatency>76.640 us</AbsoluteTimeLatency>
                        <IterationLatency>479</IterationLatency>
                        <PipelineDepth>479</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_293_2>
                            <Name>VITIS_LOOP_293_2</Name>
                            <TripCount>14</TripCount>
                            <Latency>476</Latency>
                            <AbsoluteTimeLatency>4.760 us</AbsoluteTimeLatency>
                            <IterationLatency>34</IterationLatency>
                            <PipelineDepth>34</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_297_4>
                                <Name>VITIS_LOOP_297_4</Name>
                                <TripCount>16</TripCount>
                                <Latency>32</Latency>
                                <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_297_4>
                        </VITIS_LOOP_293_2>
                    </VITIS_LOOP_290_1>
                    <VITIS_LOOP_311_1>
                        <Name>VITIS_LOOP_311_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>136</Latency>
                        <AbsoluteTimeLatency>1.360 us</AbsoluteTimeLatency>
                        <IterationLatency>34</IterationLatency>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_314_2>
                            <Name>VITIS_LOOP_314_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>32</Latency>
                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_314_2>
                    </VITIS_LOOP_311_1>
                    <VITIS_LOOP_330_2>
                        <Name>VITIS_LOOP_330_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <IterationLatency>7</IterationLatency>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_330_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>68</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>8989</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>11034</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="7" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_0_0_0_U" SOURCE="" URAM="0" VARIABLE="conv1_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="max1_V_0_U" SOURCE="" URAM="0" VARIABLE="max1_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_0_0_0_0_U" SOURCE="" URAM="0" VARIABLE="conv2_0_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max2_V_0_U" SOURCE="" URAM="0" VARIABLE="max2_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="den1_V_0_U" SOURCE="master.cpp:40" URAM="0" VARIABLE="den1_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_692_p2" SOURCE="model_functions.cpp:250" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1548_fu_719_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="sub_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_735_p2" SOURCE="model_functions.cpp:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U81" SOURCE="model_functions.cpp:252" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_759_p2" SOURCE="model_functions.cpp:254" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_795_p2" SOURCE="model_functions.cpp:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_1_fu_822_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_2_fu_833_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_849_p2" SOURCE="model_functions.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_886_p2" SOURCE="model_functions.cpp:270" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_905_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_fu_921_p2" SOURCE="model_functions.cpp:272" URAM="0" VARIABLE="add_ln272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_927_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_961_p2" SOURCE="model_functions.cpp:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_3_fu_971_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_fu_1043_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_1055_p2" SOURCE="model_functions.cpp:290" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_1074_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_1101_p2" SOURCE="model_functions.cpp:293" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_2_fu_1140_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_1150_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_1166_p2" SOURCE="model_functions.cpp:297" URAM="0" VARIABLE="add_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_32s_51_1_1_U83" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1194_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_1_fu_1252_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_1279_p2" SOURCE="model_functions.cpp:311" URAM="0" VARIABLE="add_ln311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_1_fu_1334_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln314_fu_1350_p2" SOURCE="model_functions.cpp:314" URAM="0" VARIABLE="add_ln314"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_31ns_50_1_1_U85" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_1406_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_1464_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_330_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_1491_p2" SOURCE="model_functions.cpp:330" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_330_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_1_fu_1516_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="thirdBias_f_V_U" SOURCE="" URAM="0" VARIABLE="thirdBias_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstDense_f_V_U" SOURCE="" URAM="0" VARIABLE="firstDense_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondDense_f_V_U" SOURCE="" URAM="0" VARIABLE="secondDense_f_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;32, 13, AP_RND_CONV, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_r_address1" name="input_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce1" name="input_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q1" name="input_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="ap_fixed&lt;32, 13, AP_RND_CONV, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="input_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">9</column>
                    <column name="input_r_address1">9</column>
                    <column name="input_r_q0">32</column>
                    <column name="input_r_q1">32</column>
                    <column name="out_r_address0">2</column>
                    <column name="out_r_d0">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;32 13 AP_RND_CONV AP_WRAP 0&gt;*</column>
                    <column name="out">out, ap_fixed&lt;32 13 AP_RND_CONV AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="input">input_r_address1, port, offset</column>
                    <column name="input">input_r_ce1, port, </column>
                    <column name="input">input_r_q1, port, </column>
                    <column name="out">out_r_address0, port, offset</column>
                    <column name="out">out_r_ce0, port, </column>
                    <column name="out">out_r_we0, port, </column>
                    <column name="out">out_r_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

