INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/josecoelho/Documents/IST/PSD/Labs/Lab3/psd-proj3/Lab3.srcs/sources_1/new/feature_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity feature_comparator
