INFO: [VRFC 10-2263] Analyzing Verilog file "/home/apurvan/GSoC/data_transfer_gearwork/Zynq/build/usb_gearwork.sim/sim_1/impl/timing/xsim/top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD2
INFO: [VRFC 10-311] analyzing module enc_8b10b
INFO: [VRFC 10-311] analyzing module prng_send
INFO: [VRFC 10-311] analyzing module ps7_stub
INFO: [VRFC 10-311] analyzing module serdes_10_1
INFO: [VRFC 10-311] analyzing module serdes_10_1_0
INFO: [VRFC 10-311] analyzing module serdes_10_1_1
INFO: [VRFC 10-311] analyzing module serdes_10_1_2
INFO: [VRFC 10-311] analyzing module serdes_10_1_3
INFO: [VRFC 10-311] analyzing module serdes_10_1__parameterized0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
