0	
1	
2	("a 32-bit reduced instruction set computer RISC instruction set architecture developed by ARM Holdings", "is")	("a 32-bit reduced instruction set computer RISC instruction set architecture", "be developed", "by ARM Holdings")	("set computer RISC instruction set architecture", "is", "ISA")
3	("It", "was named")	("It", "was named")	("It", "was named")
4	("The ARM architecture", "is the most widely used 32-bit instruction set", "architecture in numbers produced")	("the most widely used 32-bit instruction", "The ARM architecture is set", "architecture in numbers produced")	("numbers", "be produced")
5	("Mark Hachman", "is", "2002")
6	
7	("its", "has", "personal computer")	("Originally conceived by Acorn Computers for use in its personal computer the Acorn Archimedes range", "be introduced", "in 1987")	("the first ARM based products", "were the Acorn Archimedes range", "Originally conceived by Acorn Computers for use in its personal computer introduced in 1987")	("the first ARM based products", "were the Acorn Archimedes range", "Originally conceived by Acorn Computers for use in its personal computer")
8	("The relative simplicity of ARM processors", "makes", "them suitable for low power applications")	("them", "suitable", "for low power applications")
9	("they", "have become", "dominant in the mobile electronics market As a result")	("they", "have become", "dominant in the embedded electronics market As a result")	("they", "have become", "dominant as relatively low-cost small microprocessor As a result")	("they", "have become", "dominant as relatively low-cost small microcontroller As a result")	("they", "have become", "dominant As a result")	("they", "have become", "dominant in the mobile electronics market as relatively low-cost small microprocessor")	("they", "have become", "dominant in the mobile electronics market as relatively low-cost small microcontroller")	("they", "have become", "dominant in the embedded electronics market as relatively low-cost small microprocessor")	("they", "have become", "dominant in the embedded electronics market as relatively low-cost small microcontroller")	("they", "have become", "dominant in the mobile electronics market")	("they", "have become", "dominant in the embedded electronics market")	("they", "have become", "dominant as relatively low-cost small microprocessor")	("they", "have become", "dominant as relatively low-cost small microcontroller")	("they", "have become", "dominant")
10	("about 98 % of the more than one billion mobile phone", "sold", "each year In 2005")	("about 98 % of the more than one billion mobile phone", "sold", "each year")
11	
12	("ARM processors", "account", "for approximately 90 % of all embedded 32-bit RISC processors 10.1145 2009")	("ARM processors", "account", "for approximately 90 % of all embedded 32-bit RISC processors 10.1145")
13	
14	("personal digital assistant", "is", "tablets")	("personal digital assistant", "is", "mobile phones")	("personal digital assistant", "is", "digital media")	("personal digital assistant", "is", "music players")	("personal digital assistant", "is", "hand-held game")	("personal digital assistant", "is", "PDAs")	("personal digital assistant", "consoles", "calculator peripherals such as hard drive")	("personal digital assistant", "consoles", "computer peripherals such as hard drive and router")	("personal digital assistant", "consoles", "calculator peripherals such as hard router")
15	("The ARM architecture", "is", "licensable")
16	("Companies", "are", "current")	("Companies", "are", "former ARM licensees")	("Companies", "include", "Alcatel-Lucent")	("Alcatel-Lucent", "is", "Apple Inc.")
17	("NXP", "is", "formerly Philips")
18	("ARM processors", "are developed", "by ARM")	("ARM processors", "are developed", "ARM by ARM licensees")
19	("Prominent ARM processor families", "be developed", "by ARM Holdings")	("Prominent ARM processor families developed by ARM Holdings", "include", "the ARM7")	("Prominent ARM processor families developed by ARM Holdings", "include", "the ARM9")	("Prominent ARM processor families developed by ARM Holdings", "include", "the ARM11")	("Prominent ARM processor families developed by ARM Holdings", "include", "the Cortex")
20	("Notable ARM processors", "be developed", "by licensees")	("Notable ARM processors developed by licensees", "include", "AppliedMicro X-Gene")	("Notable ARM processors developed by licensees", "include", "AppliedMicro DEC StrongARM")	("Notable ARM processors developed by licensees", "include", "AppliedMicro Freescale i.MX")
21	("Marvell XScale", "is", "formerly Intel")	("Marvell XScale", "is", "Nvidia Tegra")	("Marvell XScale", "is", "ST-Ericsson Nova")	("Marvell XScale", "is", "ST-Ericsson NovaThor")	("Marvell XScale", "is", "Qualcomm Snapdragon")	("Marvell XScale", "is", "the Texas Instruments OMAP product line")	("Marvell XScale", "is", "the Samsung Hummingbird")	("Marvell XScale", "is", "the Samsung the Apple A4")	("Marvell XScale", "is", "the Samsung A5")
22	("Acorn Computers Ltd", "considered", "how to move on from the relatively simple MOS Technology 6502 processor to address business markets like the one launched in 1981 After achieving success with the BBC Micro computer")	("Acorn Computers Ltd", "considered", "how to move on from the relatively simple MOS Technology 6502 processor to address business markets like the one launched in 1981")	("from the relatively simple MOS Technology 6502 processor", "be address", "business markets like the one launched in 1981")	("from the relatively simple MOS Technology 6502 processor", "be address", "business markets like the one")	("to address business markets like the one", "be launched", "in 1981")	("the one", "would be dominated", "by the IBM PC soon")	("the one", "would be dominated", "by the IBM PC")
23	("The Acorn Business Computer", "is", "ABC")	("The Acorn Business Computer plan", "required", "a number of second processors to be made to work with the BBC Micro platform")	("The Acorn Business Computer plan", "required", "a number of second processors to be processors to work with the BBC Micro platform such as the")	("The Acorn Business Computer plan", "required", "a number of second processors to be processors to work with the BBC Micro platform")	("Motorola 68000 32016", "were", "unsuitable the")	("68000 National Semiconductor 32016", "were", "unsuitable the")	("the 6502", "was not powerful", "enough for a graphics based user interface")	("the 6502", "was not powerful", "enough")	("the 6502", "was not powerful", "for a graphics based user interface")	("the 6502", "was not", "powerful")
24	("July 2011 Acorn", "would need", "a new architecture having tested all of the available processors")	("July 2011 Acorn", "would need", "a new architecture tested all of the available processors found them wanting")	("July 2011 Acorn", "would need", "a new architecture")	("July 2011 Acorn", "be having", "tested all of the available processors")	("July 2011 Acorn", "be having", "tested all of the available processors")	("them", "wanting")
25	("Acorn", "considered", "designing its own processor seriously")	("Acorn", "considered", "designing its own processor")	("its", "has", "own processor")	("their", "has", "engineers")	("their engineers", "came", "across papers on the Berkeley RISC project")
26	("They", "felt", "it showed that if a class of graduate students could create a competitive 32-bit processor then Acorn would have no problem")	("it", "showed", "that if a class of graduate students could create a competitive 32-bit processor then Acorn would have no problem")	("a class of graduate students", "could create", "a competitive 32-bit processor")	("then Acorn", "would have", "no problem if a class of graduate students could create a competitive 32-bit processor")	("then Acorn", "would have", "no problem")
27	("the 6502", "was being updated", "by what was effectively a single-person company Phoenix where")	("the 6502", "was being updated", "Phoenix where")	("the 6502", "was being updated", "by what was effectively a single-person company Phoenix")	("the 6502", "was being updated", "Phoenix")	("what", "was a single-person company", "effectively")	("what", "was", "a single-person company")	("A trip to the Western Design Center in Phoenix", "showed", "Acorn engineers Steve Furber Furber")	("Steve Furber Furber", "is", "Stephen B.")
28	("2000 0-201-67519-6 Furber", "is", "Stephen B.")
29	("they", "did not need", "massive resources")	("they", "did not need", "massive state-of-the-art R&D facilities")
30	("Wilson", "set", "about developing the instruction set writing a simulation of the processor in BBC Basic")	("Wilson", "set", "about developing the instruction set writing a simulation of the processor")	("BBC Basic", "ran", "on a BBC Micro with a second 6502 processor")	("BBC Basic", "ran", "on a BBC Micro")
31	("It", "convinced", "the Acorn engineers that they were on the right track")	("they", "were", "on the right track")
32	("they", "could go", "any further")	("they", "would need", "more resources Before they could go any further however")	("they", "would need", "more resources Before they could go any further")	("they", "would need", "more resources however")	("they", "would need", "more resources")
33	("It", "was time", "for Wilson to approach Acorn 's CEO")	("It", "was time", "for Wilson to Acorn 's CEO explain what was afoot")	("It", "was", "time")	("Wilson", "to approach", "Acorn 's CEO")	("Wilson", "to explain", "Acorn 's CEO what was afoot")	("Acorn", "has", "CEO")	("Acorn 's CEO", "is", "Hermann Hauser")	("what", "was", "afoot")
34	("the go-ahead", "had been given", "Once")	("the go-ahead", "had been given")	("a small team", "was put", "together to implement Wilson 's model in hardware Once the go-ahead had been given")	("a small team", "was put", "together to implement Wilson 's model in hardware")	("Wilson", "has", "model in hardware")
35	("rightthumbAConexantARM processor", "be used", "mainly inrouter routers")	("mainly inrouter", "is", "computing")	("The official Acorn RISC Machine project", "started", "in October 1983 mainly inrouter routers March 2011")	("The official Acorn RISC Machine project", "started", "mainly inrouter routers March 2011")	("The official Acorn RISC Machine project", "started", "in October 1983 mainly inrouter routers")	("The official Acorn RISC Machine project", "started", "mainly inrouter routers")
36	("VLSI Technology _ Inc", "was chosen", "as silicon partner since it already supplied Acorn with ROMs")	("VLSI Technology _ Inc", "was chosen", "as silicon partner since it already supplied Acorn with some custom chips")	("VLSI Technology _ Inc", "was chosen", "as silicon partner")	("it", "supplied", "Acorn with ROMs already")	("it", "supplied", "Acorn with some custom chips already")	("it", "supplied", "Acorn already")	("it", "supplied", "Acorn with ROMs")	("it", "supplied", "Acorn with some custom chips")	("it", "supplied", "Acorn")
37	("The design", "was led", "by Wilson with a key design goal of achieving low-latency input/output handling like the 6502")	("The design", "was led", "by Furber with a key design goal of achieving low-latency input/output handling like the 6502")	("The design", "was led", "by Wilson")	("The design", "was led", "by Furber")	("low-latency input/output handling like the 6502", "is", "interrupt")	("low-latency input/output", "be handling", "like the 6502")
38	("The 6502", "has", "memory access architecture")	("The 6502 's memory access architecture", "had allowed", "developers to produce fast machines without the use of costly direct memory access hardware")	("The 6502 's memory access architecture", "had allowed", "developers to produce fast machines")
39	("VLSI", "produced", "the first ARM silicon on 26 April 1985")	("VLSI", "produced", "the first ARM silicon")	("it", "worked", "the first time")	("it", "came", "the first time to be termed ARM1 by April 1985")	("it", "came", "the first time to be termed ARM1")
40	("Roger Wilson", "posting", "to comp.arch")
41	("Nov 2 1988", "be Accessed")
42	("The first real production systems", "be named")	("The first real production systems named ARM2", "were available", "the following year")	("The first real production systems named ARM2", "were", "available")
43	("Its", "has", "first practical application")	("Its first practical application", "was", "as a second processor to the BBC Micro")	("Its first practical application", "was", "as a second processor")	("it", "was used", "to develop the simulation software to finish work on the support chips VIDC the BBC Micro where")	("it", "was used", "to develop the simulation software to work on the support chips VIDC to speed up the operation of the CAD software used in developing ARM2 the BBC Micro where")	("it", "was used", "to develop the simulation software the BBC Micro where")	("it", "was used", "to develop the simulation software to finish work on the support chips VIDC the BBC Micro")	("it", "was used", "to develop the simulation software to work on the support chips VIDC to speed up the operation of the CAD software used in developing ARM2 the BBC Micro")	("it", "was used", "to develop the simulation software the BBC Micro")	("to develop the simulation software to to speed up the operation of the CAD software used in developing ARM2", "be finish", "work on the support chips VIDC")	("to develop the simulation software to to speed up", "be finish", "work on the support chips VIDC the operation of the CAD software used in developing ARM2")	("VIDC", "is", "IOC")	("VIDC", "is", "MEMC")	("the CAD software", "be used", "in developing ARM2")
44	("Wilson", "coded", "BBC Basic in ARM assembly language subsequently")	("Wilson", "coded", "BBC Basic subsequently")	("Wilson", "coded", "BBC Basic in ARM assembly language")	("Wilson", "coded", "BBC Basic")	("the in-depth knowledge", "be obtained", "from designing the instruction set")	("the in-depth knowledge obtained from designing the instruction set", "allowed", "the code to be dense very making ARM BBC Basic an extremely good test for any ARM emulator")	("the in-depth knowledge obtained from designing the instruction set", "allowed", "the code to be dense making ARM BBC Basic an extremely good test for any ARM emulator")	("ARM BBC Basic", "an extremely good test", "for any ARM emulator")
45	("The original aim of a principally ARM based computer", "was achieved", "in 1987 with the release of the Acorn Archimedes")	("The original aim of a principally ARM based computer", "was achieved", "in 1987")
46	("Such", "was the secrecy", "surrounding the ARM CPU project")	("Such", "was", "the secrecy")	("the secrecy", "be surrounding", "the ARM CPU project")	("Olivetti", "were negotiating", "to take a controlling share of Acorn in 1985 when")	("Olivetti", "were negotiating", "to take a controlling share of Acorn in 1985")	("they", "were not told", "the ARM CPU project about the development team when Olivetti were negotiating to take a controlling share of Acorn in 1985")	("they", "were not told", "the ARM CPU project until after the negotiations had been finalised when Olivetti were negotiating to take a controlling share of Acorn in 1985")	("they", "were not told", "the ARM CPU project when Olivetti were negotiating to take a controlling share of Acorn in 1985")	("they", "were not told", "the ARM CPU project about the development team until after the negotiations had been finalised")	("they", "were not told", "the ARM CPU project about the development team")	("they", "were not told", "the ARM CPU project until after the negotiations had been finalised")	("they", "were not told", "the ARM CPU project")	("the negotiations", "had been finalised")
47	("the Queen", "has", "Award for Technology for the ARM")
48	("The ARM2", "featured", "a 32-bit data bus")	("a 32-bit data bus", "is", "a 26-bit address space")	("a 32-bit data bus", "is", "a 26-bit address twenty-seven 32-bit")
49	("Program code", "had", "to lie within the first 64 Mbyte of the memory as the program counter was limited to 24 bits because the top 6 of the 32-bit register served as status flags")	("Program code", "had", "to lie within the first 64 Mbyte of the memory as the program counter was limited to 24 bits because the top bottom 2 bits of the 32-bit register served as status flags")	("Program code", "had", "to lie within the first 64 Mbyte of the memory")	("the program counter", "was limited", "to 24 bits because the top 6 of the 32-bit register served as status flags")	("the program counter", "was limited", "to 24 bits because the top bottom 2 bits of the 32-bit register served as status flags")	("the program counter", "was limited", "to 24 bits")	("the top 6 of the 32-bit register", "served", "as status flags")	("the top bottom 2 bits of the 32-bit register", "served", "as status flags")
50	("The ARM2", "was the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model", "possibly in the world")	("The ARM2", "was the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model", "possibly with only 30,000 transistor")	("The ARM2", "was the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model", "possibly")	("The ARM2", "was the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model", "in the world with only 30,000 transistor")	("The ARM2", "was the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model", "in the world")	("The ARM2", "was the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model", "with only 30,000 transistor")	("The ARM2", "was", "the simplest useful 32-bit microprocessor compare the transistor count with Motorola 's six-year older 68000 model")	("Motorola", "has", "six-year older 68000 model")	("Motorola 's six-year older 68000 model", "was named", "since it contained 68,000 transistors aptly")	("Motorola 's six-year older 68000 model", "was named", "since it contained 68,000 transistors")	("it", "contained", "68,000 transistors")
51	("Much of this simplicity", "comes", "from not having microcode which represents about one-quarter to one-third of the 68000")	("Much of this simplicity", "comes", "from not microcode which represents about one-quarter to one-third of the 68000 like most CPUs of the day")	("Much of this simplicity", "comes", "from not microcode which represents about one-quarter to one-third of the 68000 not including any cache")	("which", "represents", "about one-quarter to one-third of the 68000")
52	("This simplicity", "led", "to its low power usage while performing better than the Intel 80286")	("This simplicity", "led", "to its low power usage")	("its", "has", "low power usage")
53	("Patterson", "is", "Jason")
54	("My", "has", "Lifetime")
55	("A successor", "is", "ARM3")	("A successor", "was produced", "with a 4 KB cache")	("a 4 KB cache", "improved", "performance further")	("a 4 KB cache", "improved", "performance")
56	
57	("The work", "was important", "that Acorn spun off the design team in 1990 into a new company called Advanced RISC Machines Ltd.")	("Acorn", "be called")	("Acorn", "spun off", "the design team in 1990 into a new company")	("Acorn", "spun off", "the design team in 1990 called Advanced RISC Machines Ltd.")	("Acorn", "spun off", "the design team in 1990")	("Acorn", "spun off", "the design team into a new company called Advanced RISC Machines Ltd.")	("Acorn", "spun off", "the design team into a new company")	("Acorn", "spun off", "the design team called Advanced RISC Machines Ltd.")	("Acorn", "spun off", "the design team")
58	("Advanced RISC Machines", "became", "ARM Ltd when its parent company floated on the London Stock Exchange in 1998")	("Advanced RISC Machines", "became", "ARM Ltd when its parent company floated on the London Stock NASDAQ in 1998")	("Advanced RISC Machines", "became", "ARM Ltd")	("its", "has", "parent company")	("its parent company", "is", "ARM Holdings plc")	("its parent company", "floated", "on the London Stock Exchange in 1998 when")	("its parent company", "floated", "on the London Stock NASDAQ in 1998 when")	("its parent company", "floated", "on the London Stock Exchange when")	("its parent company", "floated", "on the London Stock NASDAQ when")	("its parent company", "floated", "on the London Stock Exchange in 1998")	("its parent company", "floated", "on the London Stock NASDAQ in 1998")	("its parent company", "floated", "on the London Stock Exchange")	("its parent company", "floated", "on the London Stock NASDAQ")
59	
60	("The new Apple ARM work", "would turn", "into the ARM6 eventually")	("The new Apple ARM work", "would turn", "into the ARM6")	("the ARM6", "is", "first released in early 1992")	("first", "be released", "in early 1992")
61	("Apple", "used", "the ARM6-based ARM 610 as the basis for their Apple Newton PDA")	("Apple", "used", "the ARM6-based ARM 610")	("their", "has", "Apple Newton PDA")
62	("Acorn", "used", "the ARM 610 as the main central processing unit In 1994")	("Acorn", "used", "the ARM 610 in their Risc PC computers In 1994")	("Acorn", "used", "the ARM 610 In 1994")	("Acorn", "used", "the ARM 610 as the main central processing unit in their Risc PC computers")	("Acorn", "used", "the ARM 610 as the main central processing unit")	("Acorn", "used", "the ARM 610 in their Risc PC computers")	("Acorn", "used", "the ARM 610")	("the main central processing unit", "is", "CPU")	("their", "has", "Risc PC computers")
63	("DEC", "licensed", "the ARM6 architecture")	("DEC", "produced", "the ARM6 architecture the StrongARM")
64	("this CPU", "drew", "only one watt At 233 MHz")	("this CPU", "drew", "only one watt")	("more recent versions", "draw", "far less only one watt")	("more recent versions", "draw", "only one watt")
65	("This work", "was passed", "to Intel as a part of a lawsuit settlement later")	("This work", "was passed", "to Intel later")	("This work", "was passed", "to Intel as a part of a lawsuit settlement")	("This work", "was passed", "to Intel")	("Intel", "took", "the opportunity to supplement their aging i960 line with the StrongARM")	("Intel", "be supplement", "their aging i960 line with the StrongARM")	("their", "has", "aging i960 line")
66	("Intel", "developed", "its own high performance implementation named XScale later")	("Intel", "developed", "its own high performance implementation named XScale")	("its", "has", "own high performance implementation named XScale")	("its own high performance implementation", "be named")	("it", "has sold", "XScale to Marvell")	("it", "has sold", "XScale")
67	("The ARM core", "has remained", "largely the same size throughout these changes")	("The ARM core", "has remained", "largely the same size")
68	("ARM2", "had", "30,000 transistors while the ARM6 grew to only 35,000")	("ARM2", "had", "30,000 transistors")	("the ARM6", "grew", "to only 35,000")
69	("ARM", "has", "business")	("ARM 's business", "has been", "to sell IP core always")	("ARM 's business", "has been", "to sell IP core")	("IP core", "licensees", "use to create microcontroller based on this core")	("IP core", "licensees", "use to create CPU based on this core")	("IP core", "licensees", "use to create microcontroller")	("IP core", "licensees", "use to create CPU")	("use", "be create", "microcontroller")	("use", "be create", "CPU")
70	("The original design manufacturer", "combines", "the ARM core with a number of optional parts to produce a complete CPU")	("The original design manufacturer", "combines", "the ARM core")	("a number of optional parts", "be produce", "a complete CPU")	("a complete CPU", "is", "one")	("one", "can be built", "on old semiconductor fabs")	("one", "can be deliver", "substantial performance on old semiconductor fabs still")	("one", "can be deliver", "substantial performance at a low cost on old semiconductor fabs")	("one", "can be deliver", "substantial performance on old semiconductor fabs")	("one", "can be deliver", "substantial performance at a low cost still")	("one", "can be deliver", "substantial performance still")	("one", "can be deliver", "substantial performance at a low cost")	("one", "can be deliver", "substantial performance")
71	("The most successful implementation", "has been the ARM7", "with hundreds of millions sold")	("The most successful implementation", "has been", "the ARM7")	("millions", "be sold")
72	("Atmel", "has been a precursor design center", "in the ARM7TDMI-based embedded system")	("Atmel", "has been", "a precursor design center")
73	("ARM", "licensed", "about 1.6")
74	
75	("about 1 billion ARM cores", "went", "into mobile phone In 2005")	("about 1 billion ARM cores", "went", "into mobile phone")
76	
77	("over 10 billion ARM cores", "had been built", "By January 2008")	("over 10 billion ARM cores", "had been built")	("iSuppli", "predicted", "that by 2011 5 billion ARM cores will be shipping per year in 2008")	("iSuppli", "predicted", "that by 2011 5 billion ARM cores will be shipping per year")	("5 billion ARM cores", "will be shipping", "per year by 2011")	("5 billion ARM cores", "will be shipping", "per year")
78	("ARM Technology", "is", "22 January 2008")
79	("over 15 billion ARM processors", "have shipped", "2011 1 ARM states")
80	("ARM Company Profile", "is", "11 January 2011")
81	("The ARM architectures in obsolete/low-end devices to the ARM M-series in current high-end devices", "be used", "in smartphone from ARMv5")	("The ARM architectures in obsolete/low-end devices to the ARM M-series in current high-end devices", "be used", "in personal digital assistant from ARMv5")	("The ARM architectures in obsolete/low-end devices to the ARM M-series in current high-end devices", "be used", "in other mobile device range from ARMv5")	("The ARM architectures in obsolete/low-end devices to the ARM M-series in current high-end devices", "be used", "in smartphone")	("The ARM architectures in obsolete/low-end devices to the ARM M-series in current high-end devices", "be used", "in personal digital assistant")	("The ARM architectures in obsolete/low-end devices to the ARM M-series in current high-end devices", "be used", "in other mobile device range")
82	("XScale processors", "are", "ARMv5TE")	("ARM926 processors", "are", "ARMv5TE")	("XScale processors", "are are numerous", "now more")	("ARM926 processors", "are are numerous", "now more")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "now more")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "now more")	("XScale processors", "are are numerous", "now in high-end devices")	("ARM926 processors", "are are numerous", "now in high-end devices")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "now in high-end devices")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "now in high-end devices")	("XScale processors", "are are numerous", "now than the StrongARM")	("XScale processors", "are are numerous", "now than the ARM9")	("XScale processors", "are are numerous", "now than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are numerous", "now than the StrongARM")	("ARM926 processors", "are are numerous", "now than the ARM9")	("ARM926 processors", "are are numerous", "now than the ARM7 based ARMv4 processors")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "now than the StrongARM")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "now than the ARM9")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "now than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "now than the StrongARM")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "now than the ARM9")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "now than the ARM7 based ARMv4 processors")	("XScale processors", "are are numerous", "now")	("ARM926 processors", "are are numerous", "now")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "now")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "now")	("XScale processors", "are are numerous", "more in high-end devices")	("ARM926 processors", "are are numerous", "more in high-end devices")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "more in high-end devices")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "more in high-end devices")	("XScale processors", "are are numerous", "more than the StrongARM")	("XScale processors", "are are numerous", "more than the ARM9")	("XScale processors", "are are numerous", "more than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are numerous", "more than the StrongARM")	("ARM926 processors", "are are numerous", "more than the ARM9")	("ARM926 processors", "are are numerous", "more than the ARM7 based ARMv4 processors")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "more than the StrongARM")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "more than the ARM9")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "more than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "more than the StrongARM")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "more than the ARM9")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "more than the ARM7 based ARMv4 processors")	("XScale processors", "are are numerous", "more")	("ARM926 processors", "are are numerous", "more")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "more")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "more")	("XScale processors", "are are numerous", "in high-end devices than the StrongARM")	("XScale processors", "are are numerous", "in high-end devices than the ARM9")	("XScale processors", "are are numerous", "in high-end devices than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are numerous", "in high-end devices than the StrongARM")	("ARM926 processors", "are are numerous", "in high-end devices than the ARM9")	("ARM926 processors", "are are numerous", "in high-end devices than the ARM7 based ARMv4 processors")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices than the StrongARM")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices than the ARM9")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices than the StrongARM")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices than the ARM9")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices than the ARM7 based ARMv4 processors")	("XScale processors", "are are numerous", "in high-end devices")	("ARM926 processors", "are are numerous", "in high-end devices")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "in high-end devices")	("XScale processors", "are are numerous", "than the StrongARM")	("XScale processors", "are are numerous", "than the ARM9")	("XScale processors", "are are numerous", "than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are numerous", "than the StrongARM")	("ARM926 processors", "are are numerous", "than the ARM9")	("ARM926 processors", "are are numerous", "than the ARM7 based ARMv4 processors")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "than the StrongARM")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "than the ARM9")	("XScale processors", "are are lower-end devices may use older cores with lower licensing costs", "than the ARM7 based ARMv4 processors")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "than the StrongARM")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "than the ARM9")	("ARM926 processors", "are are lower-end devices may use older cores with lower licensing costs", "than the ARM7 based ARMv4 processors")	("XScale processors", "are are", "numerous")	("ARM926 processors", "are are", "numerous")	("XScale processors", "are are", "lower-end devices may use older cores with lower licensing costs")	("ARM926 processors", "are are", "lower-end devices may use older cores with lower licensing costs")	("lower-end devices", "may use", "older cores with lower licensing costs")	("lower-end devices", "may use", "older cores")
83	("ARMv6 processors", "represented", "a step up in performance from standard ARMv5 cores")	("ARMv6 processors", "are used", "a step up in performance from standard ARMv5 cores in some cases")	("ARMv6 processors", "are used", "a step up in performance from standard ARMv5 cores")	("Cortex processors", "is", "ARMv7")	("Cortex processors", "provide", "faster options than all those prior generations now")	("Cortex processors", "provide", "more power-efficient options than all those prior generations now")	("Cortex processors", "provide", "faster options than all those prior generations")	("Cortex processors", "provide", "more power-efficient options than all those prior generations")
84	("smartphones", "used", "ARM9 formerly")	("smartphones", "used", "ARM11 formerly")	("smartphones", "used", "ARM9")	("smartphones", "used", "ARM11")
85	
86	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs in direct competition with netbooks In 2009")	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs based on Intel Atom In 2009")	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs In 2009")	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs in direct competition with netbooks based on Intel Atom")	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs in direct competition with netbooks")	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs based on Intel Atom")	("some manufacturers", "introduced", "netbooks based on ARM architecture CPUs")
87	("ARM ICs", "are estimated", "to be in 23 % of all laptops by Eric Brown 2009 According to analyst firm IHS iSuppli by 2015")	("ARM ICs", "are estimated", "to be in 23 % of all laptops by Eric Brown 2009 According to analyst firm IHS iSuppli")	("ARM ICs", "are estimated", "to be in 23 % of all laptops by 2015")	("ARM ICs", "are estimated", "to be in 23 % of all laptops")
88	("Dylan McGrath", "is", "EE Times")
89	
90	
91	
92	
93	
94	("licensed a variety of ARM technology", "be used", "in communications chip designs")
95	("These", "included", "3G/4G basestations")	("These", "included", "3G/4G networking infrastructure")	("These", "included", "3G/4G mobile computing applications")
96	("Peter Clarke", "is", "EE Times")
97	
98	
99	
100	("the numerous vendors", "implement", "ARM cores in their design")	("the numerous vendors", "implement", "ARM cores")	("their", "has", "design")	("A summary of the numerous vendors", "is provided", "by ARM ARM microprocessor cores")	("A summary of the numerous vendors", "is provided", "ARM microprocessor cores")
101	
102	
103	
104	
105	("Line Card PDF 2003 2011-01-06 List of applications of ARM cores ARM cores", "are used", "in a number of products")	("a number of products", "is", "particularly various smartphone")
106	("Some computing examples", "are", "the Acorn Archimedes")	("Some computing examples", "are", "the Acorn Apple iPad")	("Some computing examples", "are", "the Acorn ASUS Eee Pad Transformer")
107	("Some other uses", "are", "the Apple iPod portable media player")	("Some other uses", "are", "the Apple iPod portable media Canon PowerShot A470 digital camera")	("Some other uses", "are", "the Apple iPod portable media Nintendo DS handheld games console")	("Some other uses", "are", "the Apple iPod portable media TomTom automotive navigation system")
108	("ARM", "was involved", "in Manchester University 's computer Since 2005 also")	("ARM", "was involved", "in Manchester University 's computer Since 2005")	("ARM", "was involved", "in Manchester University 's computer also")	("ARM", "was involved", "in Manchester University 's computer")	("Manchester University", "has", "computer")	("Manchester University 's computer", "is", "SpiNNaker")	("Manchester University 's computer", "used", "ARM cores to simulate the human brain")	("Manchester University 's computer", "used", "ARM cores")	("which", "be simulate", "the human brain")
109	
110	("One Million ARM Cores Linked www.eetimes.com/electronics-news/4217840/Million-ARM-cores-brain-simulator", "be Simulate", "Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times http")
111	("One Million ARM Cores Linked to Simulate Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the has been the primary source of documentation on the ARM processor architecture", "is", "distinguishing interfaces that all ARM processors are required to support such as instruction semantics from implementation details")	("One Million ARM Cores Linked to Simulate Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the has been the primary source of documentation on the ARM processor instruction set", "is", "distinguishing interfaces that all ARM processors are required to support such as instruction semantics from implementation details")	("One Million ARM Cores Linked", "be Simulate", "Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the has been the primary source of documentation on the ARM processor architecture")	("One Million ARM Cores Linked", "be Simulate", "Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the has been the primary source of documentation on the ARM processor instruction set")	("the", "has been Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the primary source", "of documentation on the ARM processor architecture")	("the", "has been Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the primary source", "of documentation on the ARM processor instruction set")	("the", "has been", "Brain 2011-08-02 Parrish Kevin 2011-07-14 EE Times March 2011 From 1995 the primary source")	("all ARM processors", "are required", "to support such as instruction semantics from implementation details")	("all ARM processors", "are required", "to support such as instruction semantics")	("implementation details", "may vary")
112	("The architecture", "has evolved", "over time")	("The architecture", "has starting", "with the Cortex series of cores over time")	("The architecture", "has starting", "with the Cortex series of cores")	("three profiles", "are defined", "starting with the Cortex series of cores")	("Profiles", "are allowed", "to subset the architecture")
113	("the ARMv6-M profile used by the Cortex-M0", "is a subset it supports fewer instructions", "of the ARMv7-M profile For example")	("the ARMv6-M profile used by the Cortex-M0", "is a subset it supports fewer instructions", "For example")	("the ARMv6-M profile used by the Cortex-M0", "is a subset it supports fewer instructions", "of the ARMv7-M profile")	("the ARMv6-M profile used by the Cortex-M0", "is", "a subset it supports fewer instructions")	("it", "supports", "fewer instructions")
114	("the design", "clean")	("the original ARM implementation", "was hardwired", "without microcode like the much simpler 8-bit 6502 processor used in prior Acorn microcomputers")	("the original ARM implementation", "was hardwired", "without microcode")	("the much simpler 8-bit 6502 processor", "be used", "in prior Acorn microcomputers")
115	("The ARM architecture", "includes")	("The ARM architecture", "includes")	("The ARM architecture", "includes")	("The ARM architecture", "includes")	("some additional design features", "were used", "Intel 80286 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("some additional design features", "were used", "80286 Motorola 68020 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("some additional design features", "were used", "80286 Motorola 68020 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("some additional design features", "were used", "Intel 80286 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector on every instruction Intel 80286 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector on every instruction 80286 Motorola 68020 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector on every instruction 80286 Motorola 68020 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector on every instruction Intel 80286 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector Intel 80286 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector 80286 Motorola 68020 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector 80286 Motorola 68020 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "with a 4-bit condition code selector Intel 80286 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "on every instruction Intel 80286 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "on every instruction 80286 Motorola 68020 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "on every instruction 80286 Motorola 68020 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "on every instruction Intel 80286 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "Intel 80286 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "80286 Motorola 68020 one of the four-bit codes is reserved as an escape code to specify certain unconditional instructions")	("The conditional execution feature called predication", "is implemented", "80286 Motorola 68020 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("The conditional execution feature called predication", "is implemented", "Intel 80286 one of the four-bit codes is as an escape code to specify certain unconditional instructions nearly all common instructions are conditional")	("a 4-bit condition code selector", "is", "the predicate")	("one of the four-bit codes", "is reserved", "as an escape code to specify certain unconditional instructions")	("one of the four-bit codes", "is reserved", "to specify certain unconditional instructions")	("nearly all common instructions", "are", "conditional")
116	("Most CPU architectures", "have", "condition codes on branch instructions only")	("Most CPU architectures", "have", "condition codes only")	("Most CPU architectures", "have", "condition codes on branch instructions")	("Most CPU architectures", "have", "condition codes")
117	("This", "cuts down", "significantly on the encoding bits available for displacements in memory access instructions")	("This", "cuts down", "significantly")	("the", "be encoding", "bits available for displacements in memory access instructions")	("it", "avoids", "branch instructions when generating code for small ifstatements on the other hand")	("it", "avoids", "branch instructions on the other hand")	("it", "avoids", "branch instructions when generating code for small ifstatements")	("it", "avoids", "branch instructions")
118	("The standard example of this", "is", "the subtraction-based Euclidean algorithm ARM address mode In the C programming language the loop is while i")	("the loop", "is")
119	("the loop", "is", "= j if i > j i = j else j = i In ARM assembly")	("loop CMP Ri set condition NE if i", "is", "Rj")
120	("j SUBGT Ri", "is", "Rj")	("j SUBGT Ri", "is", "Rj")	("G T SUBLT Rj if LT less than j = j-i if NE", "is", "greater than")	("G T SUBLT Rj if LT less than j = BNE loop if NE", "is", "greater than")	("G T SUBLT Rj if LT less than j = j-i if NE", "is", "i = i-j")	("G T SUBLT Rj if LT less than j = BNE loop if NE", "is", "i = i-j")	("SUBLT Rj if LT less than j = j-i if NE", "is", "Rj")	("SUBLT Rj if LT less than j = BNE loop if NE", "is", "Rj")	("SUBLT Rj if LT less than j = j-i if NE", "is", "Ri")	("SUBLT Rj if LT less than j = BNE loop if NE", "is", "Ri")	("if NE", "is", "not equal")	("if NE", "is", "then loop")	("then loop", "avoids", "the branches around the then clauses.Note")	("then loop", "avoids", "the branches around the else clauses.Note")
121	("Ri", "are", "equal")	("Rj", "are", "equal")	("neither of the SUB instructions", "will be executed", "optimising out the need for a conditional branch to implement the while check at the top of the loop for example if Ri are equal")	("neither of the SUB instructions", "will be executed", "optimising out the need for a conditional branch to implement the while check at the top of the loop for example if Rj are equal")	("neither of the SUB instructions", "will be executed", "optimising out the need for a conditional branch to implement the while check at the top of the loop if Ri are equal")	("neither of the SUB instructions", "will be executed", "optimising out the need for a conditional branch to implement the while check at the top of the loop if Rj are equal")	("neither of the SUB instructions", "will be executed", "optimising out the need for a conditional branch to implement the while check at the top of the loop for example")	("neither of the SUB instructions", "will be executed", "optimising out the need for a conditional branch to implement the while check at the top of the loop")	("a conditional branch", "be implement", "the while check at the top of the loop")	("SUBLE", "is", "less than")	("SUBLE", "is", "less equal")	("SUBLE", "had been used")
122	("that Thumb code", "provides", "a more dense encoding the ways")	("One of the ways", "is", "to remove that four bit selector from non-branch instructions")	("One of the ways", "is", "to remove that four bit selector")
123	("March 2011 Another feature of the instruction set", "is the ability so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts")	("March 2011 Another feature of the instruction set", "is the ability so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts")	("March 2011 Another feature of the instruction set", "is", "the ability so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM")	("March 2011 Another feature of the instruction set", "is", "the ability so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts into the data processing arithmetic instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts into the data processing logical instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts into the data processing register-register move instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts into the data processing arithmetic instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts into the data processing logical instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts into the data processing register-register move instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "to fold shifts")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "into the data processing arithmetic instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "into the data processing logical instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "into the data processing register-register move instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "into the data processing arithmetic instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "into the data processing logical instructions")	("March 2011 Another feature of the instruction set", "is the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "into the data processing register-register move instructions")	("March 2011 Another feature of the instruction set", "is", "the rotates so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM")	("March 2011 Another feature of the instruction set", "is", "the rotates so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM")	("the ability so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "be fold", "shifts")	("the rotates into the data processing arithmetic instructions so that for example the C statement a j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "be fold", "shifts")	("the rotates into the data processing logical instructions so that for example the C statement a + = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "be fold", "shifts")	("the rotates into the data processing register-register move instructions so that for example the C statement a + = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "be fold", "shifts")	("the rotates into the data processing arithmetic instructions so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "be fold", "shifts")	("the ability so that for example the C statement = j < & lt 2 could be rendered as a single-word single-cycle instruction on the ARM", "be fold", "shifts")
124	("Ra", "is", "LSL # 2")	("Ra", "is", "LSL # 2")	("Rj", "is", "LSL # 2")	("This", "results", "in the typical ARM program being denser than expected with fewer memory accesses LSL # 2")	("This", "results", "LSL # 2")	("the typical ARM program", "be denser", "denser than expected with fewer memory accesses")	("the pipeline", "is used", "more efficiently")
125	("the ARM", "runs", "at what many would consider to be low speeds")	("many", "would consider", "what to be low speeds")	("it", "competes", "quite well Even though the ARM runs at what many would consider to be low speeds nevertheless")	("it", "competes", "quite well with much more complex CPU designs Even though the ARM runs at what many would consider to be low speeds")	("it", "competes", "quite well Even though the ARM runs at what many would consider to be low speeds")	("it", "competes", "quite well with much more complex CPU designs nevertheless")	("it", "competes", "quite well nevertheless")	("it", "competes", "quite well with much more complex CPU designs")	("it", "competes", "quite well")
126	("The ARM processor", "has", "some features rarely seen in other RISC architectures such as PC relative addressing indeed on the 32-bit http www.arm.com/files/downloads/ARMv8_Architecture July 2010 also")	("The ARM processor", "has", "some features rarely seen in other RISC architectures such as PC relative addressing indeed on the 32-bit http www.arm.com/files/downloads/ARMv8_Architecture July 2010")	("some features", "be seen", "rarely in other RISC architectures such as PC relative addressing indeed on the 32-bit http www.arm.com/files/downloads/ARMv8_Architecture")	("some features", "be seen", "rarely")
127	
128	
129	
130	("ARMv8 Technology Preview 2011 2011-10-31 Richard Grisenthwaite ARM the PC", "is one registers", "of its 16")	("ARMv8 Technology Preview 2011 2011-10-31 Richard Grisenthwaite ARM the PC", "is registers pre addressing modes", "of its 16")	("ARMv8 Technology Preview 2011 2011-10-31 Richard Grisenthwaite ARM the PC", "is registers pre post-increment addressing modes", "of its 16")	("ARMv8 Technology Preview 2011 2011-10-31 Richard Grisenthwaite ARM the PC", "is", "one registers")	("ARMv8 Technology Preview 2011 2011-10-31 Richard Grisenthwaite ARM the PC", "is", "registers pre addressing modes")	("ARMv8 Technology Preview 2011 2011-10-31 Richard Grisenthwaite ARM the PC", "is", "registers pre post-increment addressing modes")	("its", "has", "16")
131	("Another item of note", "is", "that the ARM has been around for a while with the instruction set increasing somewhat over time")	("the ARM", "has been", "around for a while with the instruction set increasing somewhat over time")	("the ARM", "has been", "around for a while")	("the instruction", "be set", "increasing somewhat over time")	("the instruction", "be set", "increasing somewhat")
132	("no instruction", "be store", "a two-byte quantity")	("it", "'s not", "possible to generate efficient code")	("efficient code", "would behave", "the way one")	("Some early ARM processors", "would expect", "for C objects of type int16_t")
133	("The ARM7", "have", "a three stage pipeline")	("The earlier implementations", "have", "a three stage pipeline")	("the stages", "being fetch", "The ARM7 have a three stage pipeline")	("the stages", "being fetch", "The earlier implementations have a three stage pipeline")	("the stages", "being decode", "The ARM7 have a three stage pipeline")	("the stages", "being decode", "The earlier implementations have a three stage pipeline")	("the stages", "being execute", "The ARM7 have a three stage pipeline")	("the stages", "being execute", "The earlier implementations have a three stage pipeline")
134	("Higher performance designs such as the ARM9", "have", "deeper pipelines")	("Cortex-A8", "has", "thirteen stages")
135	("Additional implementation changes for higher performance", "include", "a faster adder")	("Additional implementation changes for higher performance", "include", "a faster more extensive branch prediction logic")
136	("The difference between the ARM7DI cores", "was an improved multiplier hence the added M", "for example")	("The difference between the ARM7DMI cores", "was an improved multiplier hence the added M", "for example")	("The difference between the ARM7DI cores", "was", "an improved multiplier hence the added M")	("The difference between the ARM7DMI cores", "was", "an improved multiplier hence the added M")
137	("the ARM family of processors", "does not support", "For those familiar with the Intel x86 family of CPUs")	("the ARM family of processors", "does not support")	("the ARM family of processors", "does not have", "any instructions similar to CPUID For those familiar with the Intel x86 family of CPUs")	("the ARM family of processors", "does not have", "any instructions similar to CPUID")
138	("mechanisms for addressing coprocessors in the ARM architecture", "There are", "however")	("mechanisms for addressing coprocessors in the ARM architecture", "There are")
139	("The ARM architecture", "provides", "a non-intrusive way of extending the instruction set using coprocessors")	("the instruction", "be set", "using coprocessors")	("coprocessors", "can be addressed", "using MCR")	("coprocessors", "can be addressed", "using MRC")	("coprocessors", "can be addressed", "using MRRC")	("coprocessors", "can be addressed", "using MCRR")	("coprocessors", "can be addressed", "using similar instructions")
140	("The coprocessor space", "is divided", "logically into 16 coprocessors with numbers from 0 to 15 coprocessor 15 being reserved for some typical control functions like managing the caches on processors that have one")	("The coprocessor space", "is divided", "logically into 16 coprocessors with numbers from 0 to 15 coprocessor 15 being reserved for some typical control functions like managing the MMU operation on processors that have one")	("The coprocessor space", "is divided", "logically")	("16 coprocessors with numbers from 0 to 15", "be reserved", "for some typical control functions like managing the caches on processors that have one")	("16 coprocessors with numbers from 0 to 15", "be reserved", "for some typical control functions like managing the MMU operation on processors that have one")	("coprocessor 15", "is", "cp15")	("coprocessor 15", "being reserved", "for some typical control functions like managing the caches on processors that have one")	("coprocessor 15", "being reserved", "for some typical control functions like managing the MMU operation on processors that have one")	("that", "have", "one")
141	("based machines", "are attached", "to the processor ARM usually")	("based peripheral devices", "are attached", "to the processor ARM usually")	("based machines", "are attached", "by mapping their physical registers into ARM memory space ARM usually")	("based machines", "are attached", "by mapping their physical registers ARM memory space into the coprocessor space ARM usually")	("based machines", "are attached", "by mapping their physical registers ARM memory space connecting to another device ARM usually")	("based peripheral devices", "are attached", "by mapping their physical registers into ARM memory space ARM usually")	("based peripheral devices", "are attached", "by mapping their physical registers ARM memory space into the coprocessor space ARM usually")	("based peripheral devices", "are attached", "by mapping their physical registers ARM memory space connecting to another device ARM usually")	("based machines", "are attached", "ARM usually")	("based peripheral devices", "are attached", "ARM usually")	("based machines", "are attached", "to the processor by mapping their physical registers into ARM memory space ARM")	("based machines", "are attached", "to the processor by mapping their physical registers ARM memory space into the coprocessor space ARM")	("based machines", "are attached", "to the processor by mapping their physical registers ARM memory space connecting to another device ARM")	("based peripheral devices", "are attached", "to the processor by mapping their physical registers into ARM memory space ARM")	("based peripheral devices", "are attached", "to the processor by mapping their physical registers ARM memory space into the coprocessor space ARM")	("based peripheral devices", "are attached", "to the processor by mapping their physical registers ARM memory space connecting to another device ARM")	("based machines", "are attached", "to the processor ARM")	("based peripheral devices", "are attached", "to the processor ARM")	("based machines", "are attached", "by mapping their physical registers into ARM memory space ARM")	("based machines", "are attached", "by mapping their physical registers ARM memory space into the coprocessor space ARM")	("based machines", "are attached", "by mapping their physical registers ARM memory space connecting to another device ARM")	("based peripheral devices", "are attached", "by mapping their physical registers into ARM memory space ARM")	("based peripheral devices", "are attached", "by mapping their physical registers ARM memory space into the coprocessor space ARM")	("based peripheral devices", "are attached", "by mapping their physical registers ARM memory space connecting to another device ARM")	("based machines", "are attached", "ARM")	("based peripheral devices", "are attached", "ARM")	("their", "has", "physical")	("their physical", "registers", "into ARM memory space")	("their physical", "registers", "ARM memory space into the coprocessor space")	("their physical", "registers", "ARM memory space connecting to another device")	("another device", "is", "a bus")	("another device", "attaches", "to the processor in turn")	("another device", "attaches", "to the processor")
142	("Coprocessor accesses", "have", "lower latency so some peripherals are designed to be accessible in ways through memory")	("Coprocessor accesses", "have", "lower latency so some peripherals are designed to be accessible in ways memory through coprocessors")	("Coprocessor accesses", "have", "lower latency")	("some peripherals", "are designed", "to be accessible in ways through memory")	("some peripherals", "are designed", "to be accessible in ways memory through coprocessors")	("some peripherals", "are designed", "to be accessible")
143	("chip designers", "integrate", "hardware using the coprocessor mechanism In other cases only")	("chip designers", "integrate", "hardware using the coprocessor mechanism In other cases")	("chip designers", "integrate", "hardware using the coprocessor mechanism only")	("chip designers", "integrate", "hardware using the coprocessor mechanism")
144	("an image processing engine", "might be a small ARM7TDMI core", "combined with a coprocessor For example")	("an image processing engine", "might be a small ARM7TDMI core", "For example")	("an image processing engine", "might be a small ARM7TDMI core", "combined with a coprocessor")	("an image processing engine", "might be", "a small ARM7TDMI core")	("For example might a small ARM7TDMI core", "be combined", "with a coprocessor")	("a coprocessor", "has specialized", "operations to support a specific set of HDTV transcoding primitives")	("a coprocessor", "has specialized", "operations")	("that", "be support", "a specific set of HDTV transcoding primitives")
145	("March 2011 All modern ARM processors", "include", "hardware debugging facilities")	("software debuggers", "could not perform", "basic operations like halting without them")	("software debuggers", "could not perform", "basic operations like stepping without them")	("software debuggers", "could not perform", "basic operations like breakpointing of code starting from reset without them")	("software debuggers", "could not perform", "basic operations without them")	("software debuggers", "could not perform", "basic operations like halting")	("software debuggers", "could not perform", "basic operations like stepping")	("software debuggers", "could not perform", "basic operations like breakpointing of code starting from reset")	("software debuggers", "could not perform", "basic operations")	("breakpointing of code", "be starting", "from reset")
146	("These facilities", "are built", "using JTAG support though some newer cores optionally support ARM 's own two-wire SWD protocol")	("These facilities", "are built", "using JTAG support")	("some newer cores", "support", "ARM 's own two-wire SWD protocol optionally")	("some newer cores", "support", "ARM 's own two-wire SWD protocol")	("ARM", "has", "own two-wire SWD")
147	("the D", "represented", "JTAG debug support In ARM7TDMI cores")	("the D", "represented", "JTAG debug support")	("JTAG", "be debug", "support")	("I", "represented", "presence of an EmbeddedICE debug module")
148	("EmbeddedICE over JTAG", "was a de-facto debug standard", "although it was not architecturally guaranteed For ARM7 core generations")	("EmbeddedICE over JTAG", "was a de-facto debug standard", "although it was not architecturally guaranteed For ARM9 core generations")	("EmbeddedICE over JTAG", "was a de-facto debug standard", "For ARM7 core generations")	("EmbeddedICE over JTAG", "was a de-facto debug standard", "For ARM9 core generations")	("EmbeddedICE over JTAG", "was a de-facto debug standard", "although it was not architecturally guaranteed")	("EmbeddedICE over JTAG", "was", "a de-facto debug standard")	("it", "was not guaranteed", "architecturally")	("it", "was not guaranteed")
149	("The ARMv7 architecture", "defines", "basic debug facilities at an architectural level")	("The ARMv7 architecture", "defines", "basic debug facilities")
150	("These", "include", "breakpoints")	("These", "include", "watchpoints")	("These", "include", "instruction execution in a Debug Mode")	("similar facilities", "were available", "also with EmbeddedICE")	("similar facilities", "were available", "also")	("similar facilities", "were available", "with EmbeddedICE")	("similar facilities", "were", "available")
151	("monitor mode debugging", "are supported")
152	("The actual transport mechanism", "be used", "to access the debug facilities")	("The actual transport mechanism used to access the debug facilities", "is not specified", "architecturally")	("The actual transport mechanism used to access the debug facilities", "is not specified")	("implementations", "include", "JTAG support generally")	("implementations", "include", "JTAG support")
153	("architecture", "is not required", "by ARMv7 processors architecturally")	("architecture", "is not required", "by ARMv7 processors")
154	("a few new instructions", "were added", "to the set To improve the ARM architecture for digital signal processing")	("a few new instructions", "were added", "to the set To improve the ARM architecture for digital signal multimedia applications")	("a few new instructions", "were added", "to the set")
155	
156	("ARM DSP Instruction", "Set", "Extensions Arm.com")
157	
158	("ARM DSP Instruction", "Set", "Extensions Arm.com")
159	("2009-04-18 These", "are signified", "by an E in the name of the ARMv5TE")	("2009-04-18 These", "are signified", "by an E in the name of the ARMv5TEJ architectures")	("2009-04-18 These", "are signified", "by an E")
160	("E-variants", "imply", "T also")	("E-variants", "imply", "D also")	("E-variants", "imply", "M also")	("E-variants", "imply", "I. also")	("E-variants", "imply", "T")	("E-variants", "imply", "D")	("E-variants", "imply", "M")	("E-variants", "imply", "I.")
161	("The new instructions", "are common", "in digital signal processor architectures")	("The new instructions", "are", "common")
162	("They", "are variations", "on signed")	("They", "are", "variations")	("They are variations on signed", "multiply")
163	("Jazelle Jazelle", "is", "a technique")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture as a third execution state alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture as a third execution state alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly as a third execution state alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly as a third execution state alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture as a third execution state alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture as a third execution state alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly as a third execution state alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly as a third execution state alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly alongside the existing ARM")	("a technique", "allows", "Java Bytecode to be executed directly alongside the existing Thumb mode")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture as a third execution state")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture")	("a technique", "allows", "Java Bytecode to be executed directly as a third execution state")	("a technique", "allows", "Java Bytecode to be executed directly")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture as a third execution state")	("a technique", "allows", "Java Bytecode to be executed directly in the ARM architecture")	("a technique", "allows", "Java Bytecode to be executed directly as a third execution state")	("a technique", "allows", "Java Bytecode to be executed directly")
164	("Support for this state", "is signified", "by the J in the ARMv5TEJ architecture")	("Support for this state", "is signified", "by the J")	("Support for this state", "is in", "ARM9EJ-S core names by the J in the ARMv5TEJ architecture")	("Support for this state", "is in", "ARM7EJ-S core names by the J in the ARMv5TEJ architecture")	("Support for this state", "is in", "ARM9EJ-S core names by the J")	("Support for this state", "is in", "ARM7EJ-S core names by the J")	("Support for this state", "is in", "ARM9EJ-S core names in the ARMv5TEJ architecture")	("Support for this state", "is in", "ARM7EJ-S core names in the ARMv5TEJ architecture")	("Support for this state", "is in", "ARM9EJ-S core names")	("Support for this state", "is in", "ARM7EJ-S core names")
165	("Support for this state", "is required", "starting in ARMv6 although newer cores only include a trivial implementation")	("Support for this state", "is required", "starting in ARMv6")	("newer cores", "include", "a trivial implementation only")	("newer cores", "include", "a trivial implementation")	("a trivial implementation", "provides", "no hardware acceleration")
166	("March 2011", "be improve", "compiled code-density")	("March 2011 To improve compiled code-density", "is", "processors since the ARM7TDMI have featured Thumb instruction set")	("the ARM7TDMI", "have featured", "Thumb instruction set")	("Thumb instruction set", "have", "their own state")	("their", "has", "own state")
167	("The T in TDMI", "indicates", "the Thumb feature")
168	("the processor", "executes", "the Thumb instruction set When in this state")	("the processor", "executes", "the Thumb instruction set")	("the Thumb instruction set", "is", "a compact 16-bit encoding for a subset of the ARM instruction set")
169	("Jaggar", "is", "Dave ARM Architecture Reference Manual 1996 Prentice Hall")	("9-780137-362998 6-1 Jaggar", "is", "Dave ARM Architecture Reference Manual 1996 Prentice Hall 9-780137-362998 6-1 Most of the Thumb instructions")	("9-780137-362998 6-1 Jaggar", "are mapped", "to normal ARM instructions Dave ARM Architecture Reference Manual 1996 Prentice Hall directly")	("9-780137-362998 6-1 Jaggar", "are mapped", "Dave ARM Architecture Reference Manual 1996 Prentice Hall directly")	("9-780137-362998 6-1 Jaggar", "are mapped", "to normal ARM instructions Dave ARM Architecture Reference Manual 1996 Prentice Hall")	("9-780137-362998 6-1 Jaggar", "are mapped", "Dave ARM Architecture Reference Manual 1996 Prentice Hall")
170	("The space-saving", "comes", "from making some of the instruction operands implicit compared to the ARM instructions executed in the ARM instruction set state")	("The space-saving", "comes", "from making some of the instruction operands limiting the number of possibilities compared to the ARM instructions executed in the ARM instruction set state")	("some of the instruction operands", "implicit", "compared to the ARM instructions executed in the ARM instruction set state")	("some of the instruction operands", "limiting", "the number of possibilities compared to the ARM instructions executed in the ARM instruction set state")	("some of the instruction operands", "limiting", "the number of possibilities")	("the ARM instructions", "be executed", "in the ARM instruction set state")
171	("the 16-bit opcodes", "have", "less functionality In Thumb")	("the 16-bit opcodes", "have", "less functionality")
172	("only branches", "can be conditional", "For example")	("only branches", "can be", "conditional")	("many opcodes", "are restricted registers", "to accessing only half of all of the CPU 's general purpose")	("many opcodes", "are", "restricted registers")	("the CPU", "has", "general purpose")
173	("The shorter opcodes give improved code density overall", "some operations require", "extra instructions")	("some operations", "The shorter opcodes require", "extra instructions")
174	("the memory port", "is constrained", "to less than 32 bits situations where")	("the memory bus width", "is constrained", "to less than 32 bits situations where")	("the memory port", "is constrained", "situations where")	("the memory bus width", "is constrained", "situations where")	("the memory port", "is constrained", "to less than 32 bits situations")	("the memory bus width", "is constrained", "to less than 32 bits situations")	("the memory port", "is constrained", "situations")	("the memory bus width", "is constrained", "situations")	("the shorter Thumb opcodes", "allow", "increased performance compared with 32-bit ARM code as less program code may need to be loaded into the processor over the constrained memory bandwidth In situations")	("the shorter Thumb opcodes", "allow", "increased performance compared with 32-bit ARM code In situations")	("the shorter Thumb opcodes", "allow", "increased performance compared with 32-bit ARM code as less program code may need to be loaded into the processor over the constrained memory bandwidth")	("the shorter Thumb opcodes", "allow", "increased performance compared with 32-bit ARM code")	("less program code", "may need", "to be loaded into the processor over the constrained memory bandwidth")	("less program code", "may need", "to be loaded into the processor")
175	("Embedded hardware such as the Game Boy Advance", "have", "a small amount of RAM accessible with a full 32-bit datapath typically")	("Embedded hardware such as the Game Boy Advance", "have", "a small amount of RAM accessible with a full 32-bit datapath")	("the majority", "is accessed", "via a 16 bit secondary datapath")	("the majority", "is accessed", "via a 16 narrower secondary datapath")
176	("it", "makes", "sense to compile Thumb code a few of the most CPU intensive sections using full 32-bit ARM instructions In this situation usually")	("it", "makes", "sense to compile Thumb hand-optimise a few of the most CPU intensive sections using full 32-bit ARM instructions In this situation usually")	("it", "makes", "sense to compile Thumb code a few of the most CPU intensive sections using full 32-bit ARM instructions In this situation")	("it", "makes", "sense to compile Thumb hand-optimise a few of the most CPU intensive sections using full 32-bit ARM instructions In this situation")	("it", "makes", "sense to compile Thumb code a few of the most CPU intensive sections using full 32-bit ARM instructions usually")	("it", "makes", "sense to compile Thumb hand-optimise a few of the most CPU intensive sections using full 32-bit ARM instructions usually")	("it", "makes", "sense to compile Thumb code a few of the most CPU intensive sections using full 32-bit ARM instructions")	("it", "makes", "sense to compile Thumb hand-optimise a few of the most CPU intensive sections using full 32-bit ARM instructions")	("sense", "be compile", "Thumb code a few of the most CPU intensive sections using full 32-bit ARM instructions")	("sense", "be compile", "Thumb hand-optimise a few of the most CPU intensive sections using full 32-bit ARM instructions")	("a few of the most CPU intensive sections", "be using", "full 32-bit ARM instructions")
177	("The first processor with a Thumb instruction decoder", "was", "the ARM7TDMI")
178	("All ARM9 including XScale", "have included", "a Thumb instruction decoder")	("All later families including XScale", "have included", "a Thumb instruction decoder")
179	("Thumb -2 technology", "made", "its debut in the ARM1156 core announced in 2003")	("its", "has", "debut in the ARM1156 core announced in 2003")	("its debut in the ARM1156 core", "be announced", "in 2003")
180	("Thumb -2", "be give", "the instruction thus producing a variable-length instruction set")	("Thumb -2", "extends", "the limited 16-bit instruction set of Thumb with additional 32-bit instructions to give the instruction set more breadth thus producing a variable-length instruction set")	("Thumb -2", "extends", "the limited 16-bit instruction set of Thumb with additional 32-bit instructions")	("Thumb -2", "extends", "the limited 16-bit instruction set of Thumb to give the instruction set more breadth thus producing a variable-length instruction set")	("Thumb -2", "extends", "the limited 16-bit instruction set of Thumb")	("to give the instruction set more breadth", "be producing", "a variable-length instruction set")
181	("A stated aim for Thumb -2", "is", "to achieve code density similar to Thumb with performance similar to the ARM instruction set on 32-bit memory")	("A stated aim for Thumb -2", "is", "to achieve code density similar to Thumb")	("the ARM instruction", "be set", "on 32-bit memory")
182	("this goal", "can be said", "to have been met In ARMv7")	("this goal", "can be said", "to have been met")
183	("December 2011 Thumb -2", "extends", "the ARM set with yet more instructions including bit-field manipulation")	("December 2011 Thumb -2", "extends", "the Thumb instruction set with yet more instructions including bit-field manipulation")	("December 2011 Thumb -2", "extends", "the Thumb instruction set with yet more instructions including bit-field table branches")	("December 2011 Thumb -2", "extends", "the Thumb instruction set with yet more instructions including bit-field conditional execution")	("December 2011 Thumb -2", "extends", "the ARM set with yet more instructions including bit-field table branches")	("December 2011 Thumb -2", "extends", "the ARM set with yet more instructions including bit-field conditional execution")	("the ARM", "be set", "with yet more instructions including bit-field manipulation")	("the ARM", "be set", "with yet more instructions including bit-field table branches")	("the ARM", "be set", "with yet more instructions including bit-field conditional execution")	("the Thumb instruction", "be set", "with yet more instructions including bit-field manipulation")	("the Thumb instruction", "be set", "with yet more instructions including bit-field table branches")	("the Thumb instruction", "be set", "with yet more instructions including bit-field conditional execution")
184	("A new Unified Assembly Language", "is", "UAL")	("A new Unified Assembly Language", "supports", "generation of either Thumb -2 from the same source code")	("A new Unified Assembly Language", "supports", "generation of either -2 ARM instructions from the same source code")	("versions of Thumb", "be seen", "on ARMv7 processors")	("versions of Thumb seen on ARMv7 processors", "are capable", "essentially as ARM code including the ability to write interrupt handlers")	("versions of Thumb seen on ARMv7 processors", "are capable", "essentially")	("versions of Thumb seen on ARMv7 processors", "are capable", "as ARM code including the ability to write interrupt handlers")	("versions of Thumb seen on ARMv7 processors", "are", "capable")	("the ability", "be write", "interrupt handlers")
185	("This", "requires", "a bit of care")	("This", "use", "a bit of care of a new IT if-then instruction")	("This", "use", "a bit of care")	("a new IT if-then instruction", "permits up", "to four successive instructions to execute based on a tested condition")	("a new IT if-then instruction", "permits up", "to execute based on a tested condition")
186	("this", "is ignored", "When compiling into ARM code")	("this", "is ignored")	("it", "generates", "an actual instruction when compiling into Thumb -2")	("it", "generates", "an actual instruction")
187	("r0 = = r1 CMP r0 ARM no code", "is", "r1ITE EQ")
188	("MOVEQ r0", "is", "r2")	("MOVNE r0", "is", "r3")	("condition via ITE E", "is", "else")	("condition via ITE E", "recall", "that the Thumb MOV instruction has no bits to encode EQ NE CMP r0")	("condition via ITE E", "recall", "that the Thumb MOV instruction has no bits to encode EQ NE CMP r1ITE EQ")	("condition via ITE E", "recall", "that the Thumb MOV instruction has no bits to encode EQ NE CMP ARM no code")	("the Thumb MOV instruction", "has", "no bits to encode EQ")	("no bits", "be encode")
189	("IT instruction MOVEQ r0 ARM conditional Thumb condition via ITE T then MOVNE r0 ARM conditional Thumb condition via ITE E else All ARMv7 chips support the Thumb -2 instruction set", "is", "r2")	("then MOVNE r0 ARM conditional Thumb condition via ITE E else All ARMv7 chips support the Thumb -2 instruction set", "is", "r3")	("All ARMv7 chips", "support", "the Thumb -2 instruction set")
190	
191	
192	
193	("ARM Processor Instruction", "Set", "Architecture")
194	
195	
196	("ARM Processor Instruction", "Set", "Architecture")
197	
198	("ARM", "aims", "son of Thumb at uCs")	("ARM", "aims", "son of Thumb at ASSPs")	("ARM", "aims", "son of Thumb at SoCs Linuxdevices.com")	("ARM", "aims", "son of Thumb")
199	
200	("ARM", "aims", "son of Thumb at uCs")	("ARM", "aims", "son of Thumb at ASSPs")	("ARM", "aims", "son of Thumb at SoCs Linuxdevices.com")	("ARM", "aims", "son of Thumb")
201	
202	
203	
204	
205	
206	
207	
208	
209	("2009-04-18 ThumbEE", "be termed", "also")	("2009-04-18 marketed as Runtime Compilation Target", "be termed", "also")	("2009-04-18 ThumbEE also termed Thumb -2 EE", "was announced", "in 2005 appearing in the Cortex-A8 processor first")	("2009-04-18 ThumbEE also termed Thumb -2 EE", "was announced", "in 2005 appearing in the Cortex-A8 processor")	("2009-04-18 also termed Thumb -2 EE marketed as Runtime Compilation Target", "was announced", "in 2005 appearing in the Cortex-A8 processor first")	("2009-04-18 also termed Thumb -2 EE marketed as Runtime Compilation Target", "was announced", "in 2005 appearing in the Cortex-A8 processor")	("2009-04-18 ThumbEE also termed Thumb -2 EE", "was announced", "appearing in the Cortex-A8 processor first")	("2009-04-18 ThumbEE also termed Thumb -2 EE", "was announced", "appearing in the Cortex-A8 processor")	("2009-04-18 also termed Thumb -2 EE marketed as Runtime Compilation Target", "was announced", "appearing in the Cortex-A8 processor first")	("2009-04-18 also termed Thumb -2 EE marketed as Runtime Compilation Target", "was announced", "appearing in the Cortex-A8 processor")
210	("ThumbEE", "is a fourth processor mode extended Thumb instruction set", "making small changes to the Thumb -2")	("ThumbEE", "is", "a fourth processor mode extended Thumb instruction set")	("a fourth processor mode extended Thumb instruction set", "be making", "small changes to the Thumb -2")
211	
212	
213	
214	("ThumbEE", "is a target", "for languages such as Limbo")	("ThumbEE", "is a target", "for languages such as Java")	("ThumbEE", "is a target", "for languages such as C#")	("ThumbEE", "is a target", "for languages such as Perl")	("ThumbEE", "is a target", "for languages such as Python")	("ThumbEE", "is", "a target")	("ThumbEE", "is", "a allows for languages such as Limbo JIT compiler to output smaller compiled code")	("ThumbEE", "is", "a allows for languages such as Java JIT compiler to output smaller compiled code")	("ThumbEE", "is", "a allows for languages such as C# JIT compiler to output smaller compiled code")	("ThumbEE", "is", "a allows for languages such as Perl JIT compiler to output smaller compiled code")	("ThumbEE", "is", "a allows for languages such as Python JIT compiler to output smaller compiled code")	("ThumbEE", "is", "a allows for languages such as Limbo JIT compiler without impacting performance")	("ThumbEE", "is", "a allows for languages such as Java JIT compiler without impacting performance")	("ThumbEE", "is", "a allows for languages such as C# JIT compiler without impacting performance")	("ThumbEE", "is", "a allows for languages such as Perl JIT compiler without impacting performance")	("ThumbEE", "is", "a allows for languages such as Python JIT compiler without impacting performance")	("ThumbEE", "is", "a allows for languages such as Limbo JIT compiler")	("ThumbEE", "is", "a allows for languages such as Java JIT compiler")	("ThumbEE", "is", "a allows for languages such as C# JIT compiler")	("ThumbEE", "is", "a allows for languages such as Perl JIT compiler")	("ThumbEE", "is", "a allows for languages such as Python JIT compiler")	("ThumbEE", "is", "a allows JIT compiler to output smaller compiled code without impacting performance")	("ThumbEE", "is", "a allows JIT compiler to output smaller compiled code")	("ThumbEE", "is", "a allows JIT compiler without impacting performance")	("ThumbEE", "is", "a allows JIT compiler")
215	("New features provided by ThumbEE", "include", "automatic null pointer checks on every load")	("New features provided by ThumbEE", "include", "automatic null pointer checks on every store instruction")	("an instruction", "be perform", "an array bounds")	("an instruction to perform an array bounds", "check", "access to registers r8-r15 where the Jazelle DBX Java VM state is held")	("an instruction to perform an array bounds", "special instructions", "access to registers r8-r15 where the Jazelle DBX Java VM state is held")	("access", "be registers", "r8-r15 where the Jazelle DBX Java VM state is held")	("DBX Java VM state", "is held", "where")	("DBX Java VM state", "is held")	("special instructions", "call", "a handler")
216	
217	
218	("Handlers", "are small sections", "of frequently called code commonly used to implement a feature of a high level language such as allocating memory for a new object")	("Handlers", "are", "small sections")
219	("These changes", "come", "from repurposing a handful of opcodes")	("These changes", "knowing", "the core is in the new ThumbEE mode from repurposing a handful of opcodes")	("These changes", "knowing", "the core is in the new ThumbEE mode")	("the core", "is", "in the new ThumbEE mode")
220	("VFP", "is", "Vector Floating Point")	("VFP technology", "is an FPU coprocessor extension", "to the ARM architecture")	("VFP technology", "is", "an FPU coprocessor extension")
221	("It", "provides", "low-cost single-precision")	("It", "provides", "low-cost double-precision floating-point computation")
222	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as PDAs")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as smartphones")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as voice compression")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as decompression")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as three-dimensional graphics")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as digital audio")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as printers")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as set-top boxes")	("VFP", "provides", "floating-point computation suitable for a wide spectrum of applications such as automotive applications")
223	("The VFP architecture", "was intended", "to support execution of short vector mode instructions")	("these", "operated", "on each vector element sequentially")	("these", "operated", "on each vector element")	("these", "did not offer", "the performance of true single instruction _ multiple data SIMD vector parallelism on each vector element sequentially")	("these", "did not offer", "the performance of true single instruction _ multiple data SIMD vector parallelism on each vector element")	("these", "did not offer", "the performance of true single instruction _ multiple data SIMD vector parallelism sequentially")	("these", "did not offer", "the performance of true single instruction _ multiple data SIMD vector parallelism")
224	("This vector mode", "was removed", "shortly after its introduction therefore")	("This vector mode", "was removed", "shortly after its introduction")	("its", "has", "introduction")
225	
226	
227	
228	
229	
230	
231	
232	
233	
234	("2011-11-21", "be replaced", "with the much more powerful NEON Advanced SIMD unit")
235	("Some devices such as the ARM Cortex-A8", "have", "a cut-down VFPLite module instead of a full VFP module")	("Some devices such as the ARM Cortex-A8", "require", "a cut-down VFPLite module instead of a full VFP module roughly ten times more clock cycles per float operation")
236	
237	
238	
239	
240	
241	
242	("ARM Cortex-A8 and Cortex-A9 Shervin Emami 2011-11-21 Other floating-point", "be found", "in ARM")	("ARM Cortex-A8 and Cortex-A9 Shervin Emami 2011-11-21 Other SIMD coprocessors", "be found", "in ARM")	("based processors", "include", "FPA ARM")	("based processors", "include", "FPE ARM")	("FPA", "is", "iwMMXt")	("FPE", "is", "iwMMXt")
243	("They", "provide", "some of the same functionality as VFP")	("They", "are not opcode", "some of the same functionality as VFP")
244	("The Advanced SIMD extension aka NEON Media Processing Engine", "is", "a combined 64")	("The Advanced SIMD extension aka MPE Media Processing Engine", "is", "a combined 64")	("128-bit single instruction multiple data", "is", "SIMD")	("128-bit single instruction multiple data instruction", "set", "that provides standardized acceleration for media")	("128-bit single instruction multiple data instruction", "set", "that provides standardized acceleration for signal processing applications")	("that", "provides", "standardized acceleration for media")	("that", "provides", "standardized acceleration for signal processing applications")
245	("NEON", "is included", "in all Cortex-A8 devices")	("NEON", "is is optional", "in Cortex A9 devices in all Cortex-A8 devices")	("NEON", "is is optional", "in all Cortex-A8 devices")	("NEON", "is is optional", "in Cortex A9 devices")	("NEON", "is is", "optional")
246	
247	
248	
249	
250	("2011-11-21 NEON", "can execute", "MP3 audio decoding on CPUs running at 10 MHz")	("2011-11-21 NEON", "can can run", "MP3 audio decoding on CPUs running at 10 MHz the GSM adaptive multi-rate AMR speech codec at no more than 13 MHz")	("2011-11-21 NEON", "can can run", "MP3 audio decoding on CPUs running at 10 MHz the GSM adaptive multi-rate AMR speech codec")	("MP3 audio", "be decoding", "on CPUs running at 10 MHz")	("CPUs", "be running", "at 10 MHz")
251	("It", "features", "a comprehensive instruction set")	("It", "features", "a comprehensive instruction separate register files")	("It", "features", "a comprehensive instruction independent execution hardware")
252	
253	
254	
255	
256	
257	
258	
259	
260	("2011-11-21 NEON", "supports", "8 in SIMD operations for handling audio")	("2011-11-21 NEON", "supports", "8 in SIMD operations for handling video processing as well as graphics and gaming processing")	("2011-11-21 NEON", "supports", "8 in SIMD operations for audio graphics")	("2011-11-21 NEON", "supports", "8 in SIMD operations for audio gaming processing")	("2011-11-21 NEON", "supports", "16 32 integer 32-bit floating-point data in SIMD operations for handling audio")	("2011-11-21 NEON", "supports", "16 32 integer 32-bit floating-point data in SIMD operations for handling video processing as well as graphics and gaming processing")	("2011-11-21 NEON", "supports", "16 32 integer 32-bit floating-point data in SIMD operations for audio graphics")	("2011-11-21 NEON", "supports", "16 32 integer 32-bit floating-point data in SIMD operations for audio gaming processing")	("2011-11-21 NEON", "supports", "16 64-bit integer and single-precision 32-bit floating-point data in SIMD operations for handling audio")	("2011-11-21 NEON", "supports", "16 64-bit integer and single-precision 32-bit floating-point data in SIMD operations for handling video processing as well as graphics and gaming processing")	("2011-11-21 NEON", "supports", "16 64-bit integer and single-precision 32-bit floating-point data in SIMD operations for audio graphics")	("2011-11-21 NEON", "supports", "16 64-bit integer and single-precision 32-bit floating-point data in SIMD operations for audio gaming processing")	("2011-11-21 NEON", "supports", "16 32 single-precision 32-bit floating-point data in SIMD operations for handling audio")	("2011-11-21 NEON", "supports", "16 32 single-precision 32-bit floating-point data in SIMD operations for handling video processing as well as graphics and gaming processing")	("2011-11-21 NEON", "supports", "16 32 single-precision 32-bit floating-point data in SIMD operations for audio graphics")	("2011-11-21 NEON", "supports", "16 32 single-precision 32-bit floating-point data in SIMD operations for audio gaming processing")	("2011-11-21 NEON", "supports", "operates in SIMD operations for handling audio")	("2011-11-21 NEON", "supports", "operates in SIMD operations for handling video processing as well as graphics and gaming processing")	("2011-11-21 NEON", "supports", "operates in SIMD operations for audio graphics")	("2011-11-21 NEON", "supports", "operates in SIMD operations for audio gaming processing")	("2011-11-21 NEON", "supports", "8 in SIMD operations")	("2011-11-21 NEON", "supports", "16 32 integer 32-bit floating-point data in SIMD operations")	("2011-11-21 NEON", "supports", "16 64-bit integer and single-precision 32-bit floating-point data in SIMD operations")	("2011-11-21 NEON", "supports", "16 32 single-precision 32-bit floating-point data in SIMD operations")	("2011-11-21 NEON", "supports", "operates in SIMD operations")
261	("the SIMD", "supports up", "to 16 operations at the same time In NEON")	("the SIMD", "supports up", "to 16 operations In NEON")	("the SIMD", "supports up", "to 16 operations at the same time")	("the SIMD", "supports up", "to 16 operations")
262	("the same floating-point", "registers", "as used in VFP The NEON hardware shares")	("the same floating-point", "registers", "The NEON hardware shares")
263	("A15 devices", "can execute", "128-bits at once")	("A15 devices", "can execute", "128-bits")
264	("The Security Extensions", "be marketed", "as TrustZone Technology")	("The Security Extensions marketed as TrustZone Technology", "is found", "in ARMv6KZ")	("The Security Extensions marketed as TrustZone Technology", "is application profile architectures", "in ARMv6KZ later")	("The Security Extensions marketed as TrustZone Technology", "is application profile architectures", "in ARMv6KZ")	("The Security Extensions marketed as TrustZone Technology", "is application profile architectures", "later")	("The Security Extensions marketed as TrustZone Technology", "is application profile architectures")
265	("It", "provides", "a low cost alternative to adding an additional dedicated security core to an SoC by providing two virtual processors backed by hardware based access control")	("It", "provides", "a low cost alternative to adding an additional dedicated security core to an SoC")	("It", "provides", "a low cost alternative by providing two virtual processors backed by hardware based access control")	("It", "provides", "a low cost alternative")	("two virtual processors", "be backed", "by hardware")
266	("This", "enables", "the application core to switch between two states referred to as worlds to reduce confusion with other names for capability domains in order to prevent information from leaking from the more trusted world to the less trusted world")	("This", "enables", "the application core to switch between two states referred to as worlds to reduce confusion with other names for capability domains")	("two states", "be referred", "to as worlds")	("two states", "be referred", "to")
267	("This world switch", "is orthogonal", "generally to all other capabilities of the processor")	("This world switch", "is orthogonal", "generally")	("This world switch", "is orthogonal", "to all other capabilities of the processor")	("This world switch", "is", "orthogonal")	("each world", "can operate", "independently of the other while using the same core")	("each world", "can operate", "independently of the other")
268	("Memory", "are made", "aware of the operating world of the core")	("peripherals", "are made", "aware of the operating world of the core")	("Memory", "are may use", "aware of the operating world of the core this to provide access control to secrets on the device")	("Memory", "are may use", "aware of the operating world of the core this to provide access control to code on the device")	("peripherals", "are may use", "aware of the operating world of the core this to provide access control to secrets on the device")	("peripherals", "are may use", "aware of the operating world of the core this to provide access control to code on the device")	("Memory", "are may use", "aware of the operating world of the core this")	("peripherals", "are may use", "aware of the operating world of the core this")	("may use this", "be provide", "access control to secrets on the device")	("may use this", "be provide", "access control to code on the device")
269	
270	
271	
272	
273	
274	("the specific implementation details of TrustZone", "are", "proprietary")	("the specific implementation details of TrustZone", "are have not been disclosed", "publicly for review")	("the specific implementation details of TrustZone", "are have not been disclosed", "publicly")	("the specific implementation details of TrustZone", "are have not been disclosed", "for review")	("the specific implementation details of TrustZone", "are have not been", "disclosed")	("it", "is unclear", "what level of assurance is provided for a given threat model In practice since the specific implementation details of TrustZone are proprietary")	("it", "is unclear", "what level of assurance is provided for a given threat model In practice since the specific implementation details of TrustZone are have not been publicly disclosed for review")	("it", "is unclear", "what level of assurance is provided for a given threat model In practice")	("it", "is unclear", "what level of assurance is provided for a given threat model since the specific implementation details of TrustZone are proprietary")	("it", "is unclear", "what level of assurance is provided for a given threat model since the specific implementation details of TrustZone are have not been publicly disclosed for review")	("it", "is unclear", "what level of assurance is provided for a given threat model")	("level of assurance", "is provided", "what for a given threat model")	("level of assurance", "is provided", "what")
275	("the ARM architecture", "supports", "no-execute page protection As of ARMv6")	("the ARM architecture", "supports", "no-execute page protection")	("no-execute page protection", "is referred", "to as XN")
276	("APXand XN", "execute never bits have been added", "in VMSAv6")	("execute never bits", "APXand XN have been added", "in VMSAv6")	("Virtual Memory System Architecture", "be retrieved", "2009/12/01")
277	("ARM Ltd", "does not manufacture", "March 2011")	("ARM Ltd", "does not manufacture")	("ARM Ltd", "does not licenses", "the processor architecture to interested parties March 2011")	("ARM Ltd", "does not licenses", "the processor architecture March 2011")	("ARM Ltd", "does not licenses", "the processor architecture to interested parties")	("ARM Ltd", "does not licenses", "the processor architecture")	("ARM Ltd", "does not sell", "CPU devices based on its own designs March 2011")	("ARM Ltd", "does not sell", "CPU devices March 2011")	("ARM Ltd", "does not sell", "CPU devices based on its own designs")	("ARM Ltd", "does not sell", "CPU devices")	("its", "has", "own designs")
278	("ARM", "offers", "a variety of licensing terms varying in cost")	("ARM", "offers", "a variety of licensing terms varying in deliverables")	("ARM", "offers", "a variety of licensing terms")	("ARM", "be varying", "in cost")	("ARM", "be varying", "in deliverables")
279	("ARM", "provides", "an integratable hardware description of the ARM core To all licensees")	("ARM", "provides", "an integratable hardware description of the ARM core")	("ARM", "the right", "an integratable hardware description of the ARM core to sell manufactured silicon containing the ARM CPU To all licensees")	("ARM", "the right", "an integratable hardware description of the ARM core To all licensees")	("ARM", "the right", "an integratable hardware description of the ARM core to sell manufactured silicon containing the ARM CPU")	("ARM", "the right", "an integratable hardware description of the ARM core")	("ARM", "complete software development toolset", "an integratable hardware description of the ARM core To all licensees")	("ARM", "complete software development toolset", "an integratable hardware description of the ARM core")	("compiler", "is", "debugger")	("compiler", "is", "SDK")	("the right", "be sell", "manufactured silicon containing the ARM CPU")	("manufactured silicon", "be containing", "the ARM CPU")
280	("Fabless licensees", "wish", "to integrate an ARM core into their own chip design")	("Fabless licensees", "wish", "to integrate an ARM core")	("their", "has", "own chip design")	("Fabless licensees", "are interested", "usually only")	("Fabless licensees", "are interested", "usually in acquiring a ready-to-manufacture verified IP core")	("Fabless licensees", "are interested", "usually")	("Fabless licensees", "are interested", "only in acquiring a ready-to-manufacture verified IP core")	("Fabless licensees", "are interested", "only")	("Fabless licensees", "are interested", "in acquiring a ready-to-manufacture verified IP core")	("Fabless licensees", "are", "interested")
281	("ARM", "delivers", "a gate netlist description of the chosen ARM core along with an abstracted simulation model to aid design integration For these customers")	("ARM", "delivers", "a gate netlist description of the chosen ARM core along with an abstracted simulation test programs to aid design integration and verification For these customers")	("ARM", "delivers", "a gate netlist description of the chosen ARM core along with an abstracted simulation model to aid design verification For these customers")	("ARM", "delivers", "a gate netlist description of the chosen ARM core For these customers")	("ARM", "delivers", "a gate netlist description of the chosen ARM core along with an abstracted simulation model to aid design integration")	("ARM", "delivers", "a gate netlist description of the chosen ARM core along with an abstracted simulation test programs to aid design integration and verification")	("ARM", "delivers", "a gate netlist description of the chosen ARM core along with an abstracted simulation model to aid design verification")	("ARM", "delivers", "a gate netlist description of the chosen ARM core")
282	("integrated device manufacturers", "is", "IDM")	("integrated device foundry operators", "is", "IDM")	("synthesizable RTL", "is", "Verilog")
283	("the customer", "has", "the ability to perform architectural level optimizations With the synthesizable RTL")	("the customer", "has", "the ability to perform architectural level extensions With the synthesizable RTL")	("the customer", "has", "the ability to perform architectural level optimizations")	("the customer", "has", "the ability to perform architectural level extensions")	("the ability", "be perform", "architectural level optimizations")	("the ability", "be perform", "architectural level extensions")
284	("This", "allows", "the designer to achieve exotic design goals")	("high clock speed", "is", "very low power consumption")	("instruction", "set", "extensions etc. high clock speed")
285	
286	("ARM", "does not grant", "the licensee the right to resell the ARM architecture itself")	("the right", "be resell", "the ARM architecture itself")	("licensees", "may sell", "manufactured product chip devices etc. While ARM does not grant the licensee the right to resell the ARM architecture itself freely")	("licensees", "may sell", "manufactured product chip evaluation boards etc. While ARM does not grant the licensee the right to resell the ARM architecture itself freely")	("licensees", "may sell", "manufactured product chip devices etc. While ARM does not grant the licensee the right to resell the ARM architecture itself")	("licensees", "may sell", "manufactured product chip evaluation boards etc. While ARM does not grant the licensee the right to resell the ARM architecture itself")	("licensees", "may sell", "manufactured product chip devices etc. freely")	("licensees", "may sell", "manufactured product chip evaluation boards etc. freely")	("licensees", "may sell", "manufactured product chip devices etc.")	("licensees", "may sell", "manufactured product chip evaluation boards etc.")	("chip devices etc.", "is", "complete systems")	("chip evaluation boards etc.", "is", "complete systems")
287	
288	("Merchant foundries", "can be", "a special case not only are they allowed to sell finished silicon containing ARM cores")	("they", "are allowed", "to sell finished silicon containing ARM cores not only")	("they", "are allowed", "to sell finished silicon containing ARM cores")	("finished silicon", "be containing", "ARM cores")	("they", "hold", "the right to re-manufacture ARM cores for other customers generally")	("they", "hold", "the right to re-manufacture ARM cores for other customers")
289	("its", "has", "IP based on perceived value")
290	("ARM cores", "command", "lower license costs than higher performing cores")	("higher", "be performing", "cores")
291	("a hard macro", "is", "blackbox")
292	("Complicating price matters", "is", "a merchant foundry")	("a merchant foundry", "holds", "an ARM license such as Samsung")	("a merchant foundry", "holds", "an ARM license such as Fujitsu")	("Complicating price matters", "can offer", "reduced licensing costs to its fab customers")	("Complicating price matters", "can offer", "reduced licensing costs")	("its", "has", "fab customers")
293	("the foundry", "has", "in-house design services")	("the customer", "can reduce", "payment of ARM 's upfront license fee In exchange for acquiring the ARM core through the foundry 's in-house design services")	("the customer", "can reduce", "payment of ARM 's upfront license fee")	("the customer", "can eliminate", "payment of ARM 's upfront license fee In exchange for acquiring the ARM core through the foundry 's in-house design services")	("the customer", "can eliminate", "payment of ARM 's upfront license fee")	("ARM", "has", "upfront license fee")
294	
295	("a design service foundry", "offers", "lower overall pricing through subsidization of the license fee For low to mid volume applications")	("a design service foundry", "offers", "lower overall pricing through subsidization of the license fee")
296	("high volume mass", "produced", "parts")	("the long term cost reduction", "achievable", "through lower wafer pricing For high volume mass produced parts")	("the long term cost reduction", "achievable", "through lower wafer pricing")	("reduces the impact of ARM 's NRE costs", "be making", "the dedicated foundry a better choice")	("ARM", "has", "NRE")	("ARM 's NRE", "is", "Non-Recurring Engineering")	("the dedicated foundry", "a better choice")
297	("Many semiconductor", "hold", "ARM licenses")	("Many IC design firms", "hold", "ARM licenses")	("Analog Devices", "is", "Marvell Technology Group")	("Analog Devices", "is", "IBM")	("Analog Devices", "is", "AppliedMicro through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Atmel through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Broadcom through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Cirrus Logic through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Energy Micro through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Faraday Technology through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Freescale through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Fujitsu through its settlement with Digital Equipment Corporation")	("Analog Devices", "is", "Infineon Technologies")	("AppliedMicro through its settlement with Digital Equipment Corporation", "is", "Intel")	("Atmel through its settlement with Digital Equipment Corporation", "is", "Intel")	("Broadcom through its settlement with Digital Equipment Corporation", "is", "Intel")	("Cirrus Logic through its settlement with Digital Equipment Corporation", "is", "Intel")	("Energy Micro through its settlement with Digital Equipment Corporation", "is", "Intel")	("Faraday Technology through its settlement with Digital Equipment Corporation", "is", "Intel")	("Freescale through its settlement with Digital Equipment Corporation", "is", "Intel")	("Fujitsu through its settlement with Digital Equipment Corporation", "is", "Intel")	("its", "has", "settlement with Digital Equipment Corporation")	("Marvell Technology Group", "is", "Nintendo")	("Marvell Technology Group", "is", "NXP Semiconductors")	("Marvell Technology Group", "is", "OKI")	("Marvell Technology Group", "is", "Qualcomm")	("Marvell Technology Group", "is", "Samsung")	("Marvell Technology Group", "is", "Sharp")	("Marvell Technology Group", "is", "STMicroelectronics")	("Marvell Technology Group", "is", "Texas Instruments")	("Analog Devices", "are some", "of the many companies")	("Analog Devices", "are", "some")	("the many companies", "have licensed", "the ARM in one form")	("the many companies", "have licensed", "the ARM in one another")	("the many companies", "have licensed", "the ARM")
298	("ARM", "has", "2006 annual report")	("ARM 's 2006 annual report", "state", "that royalties totalling # 88.7")	("ARM 's 2006 annual accounts", "state", "that royalties totalling # 88.7")	("royalties", "be totalling", "# 88.7")
299	
300	("million", "were the result", "of licensees shipping 2.45")	("million", "were", "the result")	("licensees", "be shipping", "2.45")
301	
302	("Business review/Financial review/IFRS", "is", "p")
303	
304	
305	("This", "is equivalent", "to # 0.036")	("This", "is", "equivalent")
306	
307	
308	("this", "is averaged", "across all cores including expensive new cores However")	("this", "is averaged", "across all cores including expensive new inexpensive older cores However")	("this", "is averaged", "across all cores However")	("this", "is averaged", "across all cores including expensive new cores")	("this", "is averaged", "across all cores including expensive new inexpensive older cores")	("this", "is averaged", "across all cores")
309	("ARM", "has", "licensing revenues for processor cores")	("ARM 's licensing revenues for processor cores", "were", "# 65.2 the same year")
310	
311	("million", "be Based", "on total # 110.6")
312	
313	
314	
315	
316	
317	("65 processor licenses", "were signed", "a year when")	("65 processor licenses", "were signed", "a year")	("in a year Key performance indicators", "is", "p")
318	
319	
320	
321	
322	("this", "is averaged", "across new cores Again")	("this", "is averaged", "across old cores Again")	("this", "is averaged", "across new cores")	("this", "is averaged", "across old cores")
323	("ARM", "has", "2006 income from processor cores")	("ARM 's 2006 income from processor cores", "was approximately 60 %", "from royalties")	("ARM 's 2006 income from processor cores", "was approximately 60 40 % from licenses", "from royalties")	("ARM 's 2006 income from processor cores", "was", "approximately 60 %")	("ARM 's 2006 income from processor cores", "was", "approximately 60 40 % from licenses")	("ARM", "makes", "the equivalent of # 0.06")
324	
325	("unit", "be shipped", "including royalties")	("unit", "be shipped", "including licenses")
326	("one-off licenses", "are bought", "for new technologies typically")	("one-off licenses", "are bought", "for new technologies")	("unit sales", "is", "hence royalties")	("unit sales", "are dominated", "by more established products However as one-off licenses are typically bought for new technologies")	("unit sales", "are dominated", "by more established products However")	("unit sales", "are dominated", "by more established products as one-off licenses are typically bought for new technologies")	("unit sales", "are dominated", "by more established products")
327	("the figures", "do not reflect", "the true costs of any single ARM product Hence")	("the figures", "do not reflect", "the true costs of any single ARM product")
328	("thumbAndroid", "is", "operating system")	("a popular operating system", "be running", "on the ARM architecture section September 2011 The very first ARM")	("based Acorn Archimedes personal computers", "ran", "an interim operating system called Arthur used on later ARM based systems from Acorn")	("based Acorn Archimedes personal computers", "ran", "an interim operating system called Arthur used on later ARM based systems from other vendors")	("an interim operating system used on later ARM based systems from Acorn", "be called")	("an interim operating system used on later ARM based systems from other vendors", "be called")	("an interim operating system called Arthur", "be used", "on later ARM based systems from Acorn")	("an interim operating system called Arthur", "be used", "on later ARM based systems from other vendors")	("an interim operating system called Arthur used on later ARM based systems from Acorn", "evolved", "into RISC OS")	("an interim operating system called Arthur used on later ARM based systems from other vendors", "evolved", "into RISC OS")
329	
330	("Micro Framework", "is", "Symbian")	("Micro Framework", "is", "ChibiOS/RT")	("Micro Framework", "is", "FreeRTOS")	("Micro Framework", "is", "eCos")	("Micro Framework", "is", "Integrity")	("Micro Framework", "is", "Nucleus PLUS")	("Micro Framework", "is", "MicroC/OS-II")	("Micro Framework", "is", "QNX")	("Micro Framework", "is", "RTEMS")	("Micro Framework", "is", "BRTOS")	("Micro Framework", "is", "RTXC Quadros")	("Micro Framework", "is", "ThreadX")	("Micro Framework", "is", "Unison Operating System")	("Micro Framework", "is", "uTasker")	("Micro Framework", "is", "VxWorks")	("Micro Framework", "is", "MQX")	("Micro Framework", "is", "OSE")
331	
332	
333	
334	
335	
336	
337	
338	
339	
340	
341	
342	
343	("2 June 2011 San Francisco Chronicle 2 June 2011", "will include", "support for ARM processors")
344	("Microsoft", "demonstrated", "a preliminary version of Windows version 6.2.7867")
345	("running on an ARM based computer at the 2011 Consumer Electronics Show", "has", "-RRB-")
346	("The ARM architecture", "is supported", "by Microsoft 's mobile operating systems also")	("The ARM architecture", "is supported", "by Microsoft 's mobile operating systems also")	("The ARM architecture", "is supported", "by Microsoft 's mobile operating systems")	("The ARM architecture", "is supported", "by Microsoft 's mobile operating systems")	("Microsoft", "has", "mobile operating systems")
347	("ARM", "is supported", "on Microsoft 's Embedded OS also")	("ARM", "is supported", "on Microsoft 's Embedded OS")	("Microsoft", "has", "Embedded OS")	("Windows", "Embedded", "CE")	("CE", "is called", "Windows Embedded Compact now")	("CE", "is called", "Windows Embedded Compact")	("Windows", "Embedded", "Compact")
348	("This latest version", "supports", "ARMv 5,6")	("This latest version", "supports", "5,6 7")
349	("Windows CE 5", "is the underlying OS", "for Windows Mobile")	("Windows CE 5", "is the underlying Windows Embedded Compact 7", "for Windows Mobile")	("Windows CE 5", "is", "the underlying OS")	("Windows CE 5", "is", "the underlying Windows Embedded Compact 7")	("Windows", "be Embedded", "Compact 7")	("Windows CE 5 is the underlying OS for Windows Mobile", "is the underlying OS", "for Windows Phone 7")	("Windows CE 5 is the underlying for Windows Mobile Windows Embedded Compact 7", "is the underlying OS", "for Windows Phone 7")	("Windows CE 5 is the underlying OS for Windows Mobile", "is", "the underlying OS")	("Windows CE 5 is the underlying for Windows Mobile Windows Embedded Compact 7", "is", "the underlying OS")
350	
351	("Microframework", "uses", "ARM exclusively")	("Microframework", "uses", "ARM")
352	
353	
354	("ARM ca ARM cs ARM da ARM de ARM-Architektur et ARM el  ARM es Arquitectura ARM fr Architecture ARM ko ARM  id Arsitektur ARM it Architettura ARM he ARM kn ARM      lv ARM hu ARM architektra ml     nl ARM-instructieset ja ARM no ARM pl Architektura ARM pt Arquitetura ARM ru ARM sq Arkitektura ARM sl Arhitektura ARM sr ARM  fi ARM sv ARM tr ARM mimarisi uk ARM vi Cu trc ARM zh ARM Application profile Cortex Cortex R series Microcontroller profile Cortex-M series Load/store architecture", "is", "")	("ARM ca ARM cs ARM da ARM de ARM-Architektur et ARM el  ARM es Arquitectura ARM fr Architecture ARM ko ARM  id Arsitektur ARM it Architettura ARM he ARM kn ARM      lv ARM hu ARM architektra ml     nl ARM-instructieset ja ARM no ARM pl Architektura ARM pt Arquitetura ARM ru ARM sq Arkitektura ARM sl Arhitektura ARM sr ARM  fi ARM sv ARM tr ARM mimarisi uk ARM vi Cu trc ARM zh ARM Application profile A series Real-time profile Cortex R series Microcontroller profile Cortex-M series Load/store architecture", "is", "")	("ARM", "is", "processorarkitektur")	("ARM", "is", "arvutiarhitektuur")	(" ARM", "es")	(" ARM", "es")	("ARM     ", "is", "   ")	("ARM", "is", "prosessorarkitektur")	("Architektura ARM", "pt")	("Architektura ARM", "pt")	("ARM", "is", "")	("ARM", "is", "processorarkitektur")
355	("some exceptions", "be related", "to load/store multiple word instructions")
356	
357	("Fixed instruction width of 32 bits at the cost of decreased code density", "be ease", "decoding")	("Fixed instruction width of 32 bits at the cost of decreased code density", "be ease", "pipelining")
358	("the Thumb instruction", "set", "increased code density Later")	("the Thumb instruction", "set", "increased code density")
359	
360	
361	("Arithmetic instructions", "alter", "condition code only when desired")	("Arithmetic instructions", "alter", "condition code")
362	("32-bit barrel shifter", "can be used", "without performance penalty with most arithmetic instructions")	("32-bit barrel shifter", "can be used", "without performance with most arithmetic instructions address calculations")
363	
364	("A link register for fast leaf function", "calls")
365	
366	("the Thumb MOV instruction", "has", "no bits to encode EQ")	("the Thumb MOV instruction", "NE Android BSD Linux iOS Plan 9", "no bits to encode EQ from Bell Labs Inferno Solaris webOS Bada Inferno APEXAR PDK http")	("the Thumb MOV instruction", "NE Android BSD Linux iOS Plan 9", "no bits to encode EQ")	("no bits", "be encode")
367	
368	
369	
370	
371	
372	
373	
374	
375	
376	
377	
378	("2011-05-01 BackTrack Chrome OS Womack Brian July 8 2009 July 8", "is", "2009 http")
379	
380	("2009 July 8", "is", "2009 http")
381	
382	
383	
384	
385	
386	
387	
388	
389	
390	
391	
392	
393	
394	
395	
396	
397	
398	
399	
400	
401	
402	("Mer ARM", "builds", "2011-11-27 MontaVista http www.mvista.com/boards")
403	
404	
405	
406	
407	
408	
409	
410	
411	
412	
413	
414	
415	
416	
417	
418	
419	
420	
421	
422	
423	
424	
425	
426	
427	
428	
429	
430	
431	
432	
433	
434	
435	
436	("#ports by-cpu Hardware www.netbsd", "be supported", "by NetBSD 2009-06-01 http")
437	
438	("#ports by-cpu Hardware www.openbsd", "be supported", "by NetBSD 2009-06-01 OpenBSD http")
439	
440	
441	
442	
443	
444	
445	
446	
447	
448	("ARM Platform Port Sun Microsystems AMULET", "is", "family of asynchronous ARMs ARMulator")	("ARMulator", "is", "a virtual machine")	("_ ARM Instruction", "Set", "Simulator ARMware ARMulator")	("a virtual machine", "emulates", "an ARM based PDA")
449	("QEMU", "is", "a virtual machine")	("a virtual machine", "supports", "some ARM processors cores SkyEye simulator an open source")	("ARM Instruction", "Set", "Simulator Amber open source ARM core developed in Verilog HDL source")	("Simulator Amber open source ARM core developed in Verilog HDL", "is", "processor core")	("open source ARM core", "developed", "in Verilog HDL")
450	("Windows Phone iOS Inferno Android Plug computer architectures Linaro Raspberry Pi", "is", "ARM11 based computer The Definitive Guide to the ARM Cortex M3")
451	
452	
453	
