all messages logged in file hdlparser.log
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9): analyzing package standard (VHDL-1014)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15): analyzing package std_logic_1164 (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178): analyzing package body std_logic_1164 (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): analyzing package qsim_logic (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): analyzing package body qsim_logic (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): analyzing package numeric_bit (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): analyzing package body numeric_bit (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): analyzing package numeric_std (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): analyzing package body numeric_std (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13): analyzing package textio (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114): analyzing package body textio (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): analyzing package std_logic_textio (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): analyzing package body std_logic_textio (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): analyzing package attributes (VHDL-1014)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): analyzing package std_logic_misc (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): analyzing package body std_logic_misc (VHDL-1013)
INFO: ./.__tmp_vxr_0_(56): analyzing package math_real (VHDL-1014)
INFO: ./.__tmp_vxr_0_(685): analyzing package body math_real (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): analyzing package vl_types (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): analyzing package body vl_types (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): analyzing package std_logic_arith (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): analyzing package body std_logic_arith (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): analyzing package std_logic_signed (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): analyzing package body std_logic_signed (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): analyzing package std_logic_unsigned (VHDL-1014)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): analyzing package body std_logic_unsigned (VHDL-1013)
Analyzing VHDL file /opt/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd (VHDL-1481)
INFO: /opt/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50): analyzing package attributes (VHDL-1014)
Analyzing VHDL file /opt/diamond/3.11_x64/cae_library/synthesis/vhdl/ecp5u.vhd (VHDL-1481)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/ULX3S/common/ulx3s.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/ULX3S/common/ulx3s.vhd(30): analyzing entity ulx3s (VHDL-1012)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/std.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/std.vhd(30): analyzing package std (VHDL-1014)
INFO: /home/msagre/work/hdl4fpga.work/library/common/std.vhd(413): analyzing package body std (VHDL-1013)
WARNING - /home/msagre/work/hdl4fpga.work/library/common/std.vhd(505): function strstr does not always return a value. VHDL-1087
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/serdes.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/serdes.vhd(8): analyzing entity serdes (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/serdes.vhd(25): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_sin.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_sin.vhd(8): analyzing entity sio_sin (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_sin.vhd(35): analyzing architecture beh (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/dpram.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/dpram.vhd(31): analyzing entity dpram (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/dpram.vhd(48): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/fifo.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/fifo.vhd(31): analyzing entity fifo (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/fifo.vhd(65): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_rgtr.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_rgtr.vhd(31): analyzing entity sio_rgtr (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_rgtr.vhd(47): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/align.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/align.vhd(30): analyzing entity align (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/align.vhd(43): analyzing architecture arch (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_mux.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_mux.vhd(31): analyzing entity sio_mux (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_mux.vhd(43): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/et.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/et.vhd(27): analyzing entity et (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/et.vhd(35): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/arbiter.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/arbiter.vhd(31): analyzing entity arbiter (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/arbiter.vhd(45): analyzing architecture mix (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_flow.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_flow.vhd(31): analyzing entity sio_flow (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_flow.vhd(60): analyzing architecture struct (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/sio/sio_flow.vhd(105): formal port sin_trdy of mode buffer cannot be associated with actual port rx_trdy of mode out. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/sio/sio_flow.vhd(138): formal port dst_data of mode buffer cannot be associated with actual port so_data of mode out. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/sio/sio_flow.vhd(266): formal port q of mode buffer cannot be associated with actual port tp of mode out. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/crc.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/crc.vhd(31): analyzing entity crc (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/crc.vhd(45): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/modeline_calculator.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/modeline_calculator.vhd(11): analyzing package modeline_calculator (VHDL-1014)
INFO: /home/msagre/work/hdl4fpga.work/library/video/modeline_calculator.vhd(20): analyzing package body modeline_calculator (VHDL-1013)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/videopkg.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/videopkg.vhd(32): analyzing package videopkg (VHDL-1014)
INFO: /home/msagre/work/hdl4fpga.work/library/video/videopkg.vhd(88): analyzing package body videopkg (VHDL-1013)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/tmds_encoder.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/tmds_encoder.vhd(38): analyzing entity tmds_encoder (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/tmds_encoder.vhd(46): analyzing architecture behavioral (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/vga2dvid.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/vga2dvid.vhd(51): analyzing entity vga2dvid (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/vga2dvid.vhd(78): analyzing architecture behavioral (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x8x0to127.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x8x0to127.vhd(27): analyzing package cp850x8x8x0to127 (VHDL-1014)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x8x128to255.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x8x128to255.vhd(27): analyzing package cp850x8x8x128to255 (VHDL-1014)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x16x0to127.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x16x0to127.vhd(27): analyzing package cp850x8x16x0to127 (VHDL-1014)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x16x128to255.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/fonts/cp850x8x16x128to255.vhd(27): analyzing package cp850x8x16x128to255 (VHDL-1014)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/fonts/bcdfonts.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/fonts/bcdfonts.vhd(27): analyzing package bcdfonts (VHDL-1014)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/cgafonts.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/cgafonts.vhd(34): analyzing package cgafonts (VHDL-1014)
INFO: /home/msagre/work/hdl4fpga.work/library/video/cgafonts.vhd(51): analyzing package body cgafonts (VHDL-1013)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/rom.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/rom.vhd(28): analyzing entity rom (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/rom.vhd(41): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/cga_rom.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/cga_rom.vhd(8): analyzing entity cga_rom (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/cga_rom.vhd(21): analyzing architecture beh (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/cga_adapter.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/cga_adapter.vhd(33): analyzing entity cga_adapter (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/cga_adapter.vhd(54): analyzing architecture struct (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/desser.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/desser.vhd(8): analyzing entity desser (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/desser.vhd(22): analyzing architecture mux (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_ram.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_ram.vhd(31): analyzing entity sio_ram (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_ram.vhd(53): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/video.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(32): analyzing entity box_edges (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(44): analyzing architecture def (VHDL-1010)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(99): analyzing entity video_sync (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(121): analyzing architecture mix (VHDL-1010)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(265): analyzing entity videobox_layout (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(287): analyzing architecture def (VHDL-1010)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(343): analyzing entity videobox (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(355): analyzing architecture def (VHDL-1010)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(394): analyzing entity draw_line (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(405): analyzing architecture def (VHDL-1010)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(418): analyzing entity draw_vline (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/video.vhd(430): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/video/ser_display.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/video/ser_display.vhd(35): analyzing entity ser_display (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/video/ser_display.vhd(58): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/demos/ser_debug.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/demos/ser_debug.vhd(35): analyzing entity ser_debug (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/demos/ser_debug.vhd(56): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/demos/ser_debug.vhd(97): formal port do of mode out cannot be associated with actual port video_hzsync of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/demos/ser_debug.vhd(98): formal port do of mode out cannot be associated with actual port video_vtsync of mode buffer. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/ethpkg.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ethpkg.vhd(31): analyzing package ethpkg (VHDL-1014)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ethpkg.vhd(78): analyzing package body ethpkg (VHDL-1013)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/ipoepkg.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipoepkg.vhd(32): analyzing package ipoepkg (VHDL-1014)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipoepkg.vhd(158): analyzing package body ipoepkg (VHDL-1013)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/arp_rx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/arp_rx.vhd(35): analyzing entity arp_rx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/arp_rx.vhd(45): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/arp_tx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/arp_tx.vhd(33): analyzing entity arp_tx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/arp_tx.vhd(54): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/mii_rxpre.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/mii_rxpre.vhd(31): analyzing entity mii_rxpre (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/mii_rxpre.vhd(41): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/dll_rx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dll_rx.vhd(34): analyzing entity dll_rx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dll_rx.vhd(60): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd(34): analyzing entity eth_rx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd(65): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd(81): formal port ser_trdy of mode out cannot be associated with actual port mii_trdy of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd(84): formal port des_frm of mode out cannot be associated with actual port dll_frm of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd(85): formal port des_irdy of mode out cannot be associated with actual port dll_irdy of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/eth_rx.vhd(87): formal port des_data of mode out cannot be associated with actual port dll_data of mode buffer. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/eth_tx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/eth_tx.vhd(33): analyzing entity eth_tx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/eth_tx.vhd(58): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_cmp.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_cmp.vhd(31): analyzing entity sio_cmp (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_cmp.vhd(44): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_muxcmp.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_muxcmp.vhd(31): analyzing entity sio_muxcmp (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_muxcmp.vhd(46): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/arpd.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/arpd.vhd(30): analyzing entity arpd (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/arpd.vhd(65): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/arpd.vhd(132): formal port pa_frm of mode buffer cannot be associated with actual port spatx_frm of mode out. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/arpd.vhd(141): formal port arp_end of mode out cannot be associated with actual port arpdtx_end of mode buffer. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/ipv4_rx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipv4_rx.vhd(33): analyzing entity ipv4_rx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipv4_rx.vhd(52): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/adder.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/adder.vhd(28): analyzing entity adder (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/adder.vhd(37): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/sio/sio_ff.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_ff.vhd(31): analyzing entity sio_ff (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/sio/sio_ff.vhd(43): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/mii_1cksm.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/mii_1cksm.vhd(31): analyzing entity mii_1cksm (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/mii_1cksm.vhd(46): analyzing architecture beh (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/mii_1cksm.vhd(68): formal port s of mode out cannot be associated with actual port mii_cksm of mode buffer. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/ipv4_tx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipv4_tx.vhd(35): analyzing entity ipv4_tx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipv4_tx.vhd(66): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/icmprqst_rx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/icmprqst_rx.vhd(33): analyzing entity icmprqst_rx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/icmprqst_rx.vhd(50): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/common/txn_buffer.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/common/txn_buffer.vhd(31): analyzing entity txn_buffer (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/common/txn_buffer.vhd(58): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/common/txn_buffer.vhd(134): formal port dst_data of mode buffer cannot be associated with actual port dst_data of mode out. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/icmprply_tx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/icmprply_tx.vhd(33): analyzing entity icmprply_tx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/icmprply_tx.vhd(55): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/icmpd.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/icmpd.vhd(33): analyzing entity icmpd (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/icmpd.vhd(54): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/icmpd.vhd(261): formal port icmp_frm of mode out cannot be associated with actual port icmptx_frm of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/icmpd.vhd(262): formal port icmp_irdy of mode out cannot be associated with actual port icmptx_irdy of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/icmpd.vhd(264): formal port icmp_end of mode out cannot be associated with actual port icmptx_end of mode buffer. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/udp_rx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/udp_rx.vhd(33): analyzing entity udp_rx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/udp_rx.vhd(48): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/udp_tx.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/udp_tx.vhd(35): analyzing entity udp_tx (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/udp_tx.vhd(60): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/dhcp_offer.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dhcp_offer.vhd(33): analyzing entity dhcpc_offer (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dhcp_offer.vhd(46): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/dhcp_dscb.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dhcp_dscb.vhd(33): analyzing entity dhcpc_dscb (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dhcp_dscb.vhd(55): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/dhcpcd.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dhcpcd.vhd(31): analyzing entity dhcpcd (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/dhcpcd.vhd(71): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/dhcpcd.vhd(137): formal port dhcpdscb_trdy of mode out cannot be associated with actual port dhcpcdtx_irdy of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/dhcpcd.vhd(138): formal port dhcpdscb_end of mode out cannot be associated with actual port dhcpcdtx_end of mode buffer. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/udp.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/udp.vhd(33): analyzing entity udp (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/udp.vhd(86): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/udp.vhd(381): formal port dhcpcd_rdy of mode buffer cannot be associated with actual port dhcpcd_rdy of mode out. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(33): analyzing entity ipv4 (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(97): analyzing architecture def (VHDL-1010)
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(242): formal port so_trdy of mode out cannot be associated with actual port ipv4sarx_trdy of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(243): formal port so_end of mode out cannot be associated with actual port ipv4sarx_end of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(340): formal port so_trdy of mode out cannot be associated with actual port ipv4satx_trdy of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(341): formal port so_end of mode out cannot be associated with actual port ipv4satx_end of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(342): formal port so_data of mode out cannot be associated with actual port ipv4satx_data of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(518): formal port ipv4_end of mode out cannot be associated with actual port ipv4tx_end of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(519): formal port ipv4_data of mode out cannot be associated with actual port ipv4tx_data of mode buffer. VHDL-1336
WARNING - /home/msagre/work/hdl4fpga.work/library/mii/ipv4.vhd(578): formal port arp_req of mode buffer cannot be associated with actual port arp_req of mode out. VHDL-1336
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/mii/mii_ipoe.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/mii_ipoe.vhd(33): analyzing entity mii_ipoe (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/mii/mii_ipoe.vhd(72): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/library/demos/eth_tb.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/library/demos/eth_tb.vhd(31): analyzing entity eth_tb (VHDL-1012)
INFO: /home/msagre/work/hdl4fpga.work/library/demos/eth_tb.vhd(43): analyzing architecture def (VHDL-1010)
Analyzing VHDL file /home/msagre/work/hdl4fpga.work/ULX3S/demos/miiipoe_debug.vhd (VHDL-1481)
INFO: /home/msagre/work/hdl4fpga.work/ULX3S/demos/miiipoe_debug.vhd(36): analyzing architecture miiipoe_debug (VHDL-1010)
