#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 16 22:34:13 2022
# Process ID: 9488
# Current directory: D:/Users/Administrator/VivadoProjects/lab2/lab2.runs/synth_1
# Command line: vivado.exe -log cpu_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top.tcl
# Log file: D:/Users/Administrator/VivadoProjects/lab2/lab2.runs/synth_1/cpu_top.vds
# Journal file: D:/Users/Administrator/VivadoProjects/lab2/lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_top.tcl -notrace
Command: synth_design -top cpu_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.148 ; gain = 234.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:10]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab2.data/cpu_trace'; please make sure the file is added to project and has read permission, ignoring [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:22]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:29]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'npc' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/npc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'npc' (2#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/npc.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:/Users/Administrator/VivadoProjects/lab2/lab2.data/inst_data.txt' is read successfully [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/imem.v:29]
INFO: [Synth 8-6155] done synthesizing module 'imem' (3#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-6157] synthesizing module 'datatempstore' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/datatempstore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datatempstore' (4#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/datatempstore.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/regfile.v:22]
INFO: [Synth 8-3876] $readmem data file 'D:/Users/Administrator/VivadoProjects/lab2/lab2.data/reg_data.txt' is read successfully [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/regfile.v:40]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/regfile.v:22]
INFO: [Synth 8-6157] synthesizing module 'signextension' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/signextension.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signextension' (6#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/signextension.v:23]
INFO: [Synth 8-6157] synthesizing module 'equal' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/equal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'equal' (7#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/equal.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (8#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/dmem.v:22]
INFO: [Synth 8-3876] $readmem data file 'D:/Users/Administrator/VivadoProjects/lab2/lab2.data/data_data.txt' is read successfully [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/dmem.v:33]
INFO: [Synth 8-3876] $readmem data file 'D:/Users/Administrator/VivadoProjects/lab2/lab2.data/data_data.txt' is read successfully [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/dmem.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (10#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/dmem.v:22]
INFO: [Synth 8-6157] synthesizing module 'writebackaddrmux' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/writebackaddrmux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writebackaddrmux' (11#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/writebackaddrmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cu.v:23]
	Parameter ALU bound to: 6'b000000 
	Parameter SW bound to: 6'b101011 
	Parameter LW bound to: 6'b100011 
	Parameter BEQ bound to: 6'b000100 
	Parameter J bound to: 6'b000010 
	Parameter MOVZFUNC bound to: 6'b001010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (12#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_cu'. This will prevent further optimization [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:207]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_dmem'. This will prevent further optimization [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:172]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_regfile'. This will prevent further optimization [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_pc'. This will prevent further optimization [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_writebackaddrmux'. This will prevent further optimization [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:200]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_data_mux'. This will prevent further optimization [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:193]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (13#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu.v:22]
INFO: [Synth 8-251]     ----PASS!!! [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:58]
INFO: [Synth 8-251] Test end! [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:59]
INFO: [Synth 8-251] ============================================================== [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:60]
INFO: [Synth 8-251] -------------------------------------------------------------- [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:68]
INFO: [Synth 8-251] Error!!! [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:69]
INFO: [Synth 8-251]     Reference : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:70]
INFO: [Synth 8-251]     Error     : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:71]
INFO: [Synth 8-251] -------------------------------------------------------------- [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:72]
INFO: [Synth 8-251] ============================================================== [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:73]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
WARNING: [Synth 8-3848] Net trace_data in module/entity cpu_top does not have driver. [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (14#1) [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/sources_1/new/cpu_top.v:10]
WARNING: [Synth 8-3331] design cu has unconnected port func[10]
WARNING: [Synth 8-3331] design cu has unconnected port func[9]
WARNING: [Synth 8-3331] design cu has unconnected port func[8]
WARNING: [Synth 8-3331] design cu has unconnected port func[7]
WARNING: [Synth 8-3331] design cu has unconnected port func[6]
WARNING: [Synth 8-3331] design cu has unconnected port resetn
WARNING: [Synth 8-3331] design regfile has unconnected port resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 962.914 ; gain = 307.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 962.914 ; gain = 307.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 962.914 ; gain = 307.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 962.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/constrs_1/new/cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/Administrator/VivadoProjects/lab2/lab2.srcs/constrs_1/new/cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1059.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1059.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "instmemory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "static_memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module npc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module signextension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module dmem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module writebackaddrmux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cu has unconnected port func[10]
WARNING: [Synth 8-3331] design cu has unconnected port func[9]
WARNING: [Synth 8-3331] design cu has unconnected port func[8]
WARNING: [Synth 8-3331] design cu has unconnected port func[7]
WARNING: [Synth 8-3331] design cu has unconnected port func[6]
WARNING: [Synth 8-3331] design cu has unconnected port resetn
WARNING: [Synth 8-3331] design dmem has unconnected port address[31]
WARNING: [Synth 8-3331] design dmem has unconnected port address[30]
WARNING: [Synth 8-3331] design dmem has unconnected port address[29]
WARNING: [Synth 8-3331] design dmem has unconnected port address[28]
WARNING: [Synth 8-3331] design dmem has unconnected port address[27]
WARNING: [Synth 8-3331] design dmem has unconnected port address[26]
WARNING: [Synth 8-3331] design dmem has unconnected port address[25]
WARNING: [Synth 8-3331] design dmem has unconnected port address[24]
WARNING: [Synth 8-3331] design dmem has unconnected port address[23]
WARNING: [Synth 8-3331] design dmem has unconnected port address[22]
WARNING: [Synth 8-3331] design dmem has unconnected port address[21]
WARNING: [Synth 8-3331] design dmem has unconnected port address[20]
WARNING: [Synth 8-3331] design dmem has unconnected port address[19]
WARNING: [Synth 8-3331] design dmem has unconnected port address[18]
WARNING: [Synth 8-3331] design dmem has unconnected port address[17]
WARNING: [Synth 8-3331] design dmem has unconnected port address[16]
WARNING: [Synth 8-3331] design dmem has unconnected port address[15]
WARNING: [Synth 8-3331] design dmem has unconnected port address[14]
WARNING: [Synth 8-3331] design dmem has unconnected port address[13]
WARNING: [Synth 8-3331] design dmem has unconnected port address[12]
WARNING: [Synth 8-3331] design dmem has unconnected port address[11]
WARNING: [Synth 8-3331] design dmem has unconnected port address[10]
WARNING: [Synth 8-3331] design dmem has unconnected port address[1]
WARNING: [Synth 8-3331] design dmem has unconnected port address[0]
WARNING: [Synth 8-3331] design regfile has unconnected port resetn
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[0]' (FDSE) to 'leds_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[1]' (FDSE) to 'leds_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[2]' (FDSE) to 'leds_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[3]' (FDSE) to 'leds_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[4]' (FDSE) to 'leds_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[5]' (FDSE) to 'leds_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[6]' (FDSE) to 'leds_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[7]' (FDSE) to 'leds_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[8]' (FDSE) to 'leds_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[9]' (FDSE) to 'leds_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[10]' (FDSE) to 'leds_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[11]' (FDSE) to 'leds_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[12]' (FDSE) to 'leds_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[13]' (FDSE) to 'leds_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'leds_reg_reg[14]' (FDSE) to 'leds_reg_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------+----------------+-----------+----------------------+---------------------------+
|Module Name     | RTL Object     | Inference | Size (Depth x Width) | Primitives                | 
+----------------+----------------+-----------+----------------------+---------------------------+
|U_cpu/U_regfile | rf_reg         | Implied   | 32 x 32              | RAM32M x 12	              | 
|U_cpu/U_dmem    | datamemory_reg | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
+----------------+----------------+-----------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1059.328 ; gain = 403.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------+----------------+-----------+----------------------+---------------------------+
|Module Name     | RTL Object     | Inference | Size (Depth x Width) | Primitives                | 
+----------------+----------------+-----------+----------------------+---------------------------+
|U_cpu/U_regfile | rf_reg         | Implied   | 32 x 32              | RAM32M x 12	              | 
|U_cpu/U_dmem    | datamemory_reg | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
+----------------+----------------+-----------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.766 ; gain = 422.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    39|
|3     |LUT1     |     7|
|4     |LUT2     |    56|
|5     |LUT3     |   173|
|6     |LUT4     |   137|
|7     |LUT5     |   158|
|8     |LUT6     |   258|
|9     |RAM32M   |    12|
|10    |RAM64M   |    40|
|11    |RAM64X1D |     8|
|12    |FDRE     |    42|
|13    |FDSE     |     1|
|14    |IBUF     |     2|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+-----------------+------+
|      |Instance               |Module           |Cells |
+------+-----------------------+-----------------+------+
|1     |top                    |                 |   950|
|2     |  U_cpu                |cpu              |   916|
|3     |    U_pc               |pc               |    33|
|4     |    U_regfile          |regfile          |    77|
|5     |    U_dmem             |dmem             |   140|
|6     |    U_data_mux         |mux              |    32|
|7     |    U_writebackaddrmux |writebackaddrmux |     4|
|8     |    U_cu               |cu               |    23|
|9     |    U_alu              |alu              |    95|
|10    |    U_equal            |equal            |    14|
|11    |    U_npc              |npc              |   435|
+------+-----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.531 ; gain = 340.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1092.531 ; gain = 437.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1104.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 48 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1106.234 ; gain = 800.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Administrator/VivadoProjects/lab2/lab2.runs/synth_1/cpu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 22:34:56 2022...
