<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1448' ll='1450' type='bool llvm::TargetInstrInfo::isPredicable(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1445'>/// Return true if the specified instruction can be predicated.
  /// By default, this returns true for every instruction with a
  /// PredicateOperand.</doc>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='328' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv18canPredicateInstrsEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1152' u='c' c='_ZNK12_GLOBAL__N_111IfConverter16ScanInstructionsERNS0_6BBInfoERN4llvm26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEES7_b'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='854' c='_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='872' u='c' c='_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='696' c='_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1670' c='_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='673' c='_ZNK4llvm16SystemZInstrInfo12isPredicableERKNS_12MachineInstrE'/>
