Fitter report for identificadorDeEstadoFPGA
Tue Feb 15 16:39:48 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Feb 15 16:39:48 2022       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; identificadorDeEstadoFPGA                   ;
; Top-level Entity Name           ; identificadorDeEstadoFPGA                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA2F17A7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,681 / 9,430 ( 39 % )                      ;
; Total registers                 ; 5365                                        ;
; Total pins                      ; 42 / 128 ( 33 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 7,780 / 1,802,240 ( < 1 % )                 ;
; Total RAM Blocks                ; 28 / 176 ( 16 % )                           ;
; Total DSP Blocks                ; 24 / 25 ( 96 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 4 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA2F17A7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 125                                   ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                 ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLK~inputCLKENA0                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[0]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[0]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[0]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[0]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[0]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[0]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[1]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[1]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[1]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[1]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[1]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[1]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[2]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[2]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[2]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[2]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[2]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[2]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[3]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[3]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[3]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[3]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[3]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[3]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[4]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[4]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[4]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[4]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[4]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[4]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[5]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[5]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[5]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[5]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[5]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[5]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[6]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[6]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[6]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[6]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[6]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[6]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[7]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[7]                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[7]~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[7]~_Duplicate_1                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[7]~_Duplicate_1                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_b4_bias_dffe_1[7]~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~SCLR_LUT                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~SCLR_LUT                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~SCLR_LUT                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~SCLR_LUT                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~SCLR_LUT                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~SCLR_LUT                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~481                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                              ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~140                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~481                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~140                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][26]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][27]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                                                                                                                          ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~140                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~481                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                           ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~8                                                                                                                                               ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                                                                                                             ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[0]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[0]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[0]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[1]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[1]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[1]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[2]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[2]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[2]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[3]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[3]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[3]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[4]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[4]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[4]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[5]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[5]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[5]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[6]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[6]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[6]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[7]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[7]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[7]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[8]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[8]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[8]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[8]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[9]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[9]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[9]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[9]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[10]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[10]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[10]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[10]~_Duplicate_1                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[11]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[11]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[11]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[11]~_Duplicate_1                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[12]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[12]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[12]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[12]~_Duplicate_1                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[13]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                      ; AY               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[13]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[13]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[13]~_Duplicate_1                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                                                                                                                        ; AX               ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[11]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[12]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[13]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[14]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[15]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[16]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[17]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xi_prod_dffe3[18]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                                                                                                                   ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_wire[0]                                                                                                                             ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[1]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[2]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[3]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[4]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[5]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[6]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[7]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[8]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[9]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[10]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[11]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[12]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[13]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[14]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[15]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[16]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[17]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[18]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[19]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[20]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[21]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[22]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[23]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[24]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[25]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[26]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[27]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[28]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[29]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[30]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[31]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[32]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[33]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[34]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[35]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[36]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[37]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[38]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[39]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[40]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[41]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[42]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[43]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[44]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[45]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[46]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[47]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_wire[0]                                                                                                                             ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[1]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[2]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[3]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[4]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[5]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[6]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[7]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[8]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[9]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[10]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[11]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[12]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[13]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[14]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[15]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[16]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[17]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[18]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[19]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[20]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[21]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[22]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[23]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[24]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[25]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[26]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[27]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[28]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[29]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[30]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[31]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[32]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[33]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[34]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[35]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[36]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[37]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[38]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[39]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[40]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[41]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[42]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[43]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[44]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[45]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[46]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[47]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_wire[0]                                                                                                                             ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[1]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[2]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[3]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[4]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[5]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[6]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[7]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[8]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[9]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[10]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[11]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[12]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[13]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[14]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[15]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[16]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[17]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[18]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[19]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[20]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[21]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[22]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[23]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[24]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[25]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[26]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[27]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[28]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[29]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[30]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[31]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[32]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[33]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[34]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[35]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[36]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[37]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[38]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[39]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[40]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[41]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[42]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[43]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[44]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[45]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[46]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[47]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_wire[0]                                                                                                                             ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[1]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[2]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[3]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[4]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[5]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[6]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[7]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[8]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[9]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[10]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[11]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[12]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[13]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[14]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[15]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[16]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[17]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[18]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[19]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[20]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[21]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[22]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[23]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[24]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[25]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[26]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[27]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[28]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[29]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[30]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[31]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[32]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[33]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[34]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[35]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[36]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[37]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[38]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[39]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[40]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[41]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[42]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[43]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[44]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[45]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[46]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[47]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_wire[0]                                                                                                                             ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[1]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[2]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[3]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[4]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[5]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[6]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[7]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[8]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[9]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[10]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[11]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[12]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[13]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[14]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[15]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[16]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[17]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[18]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[19]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[20]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[21]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[22]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[23]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[24]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[25]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[26]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[27]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[28]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[29]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[30]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[31]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[32]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[33]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[34]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[35]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[36]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[37]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[38]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[39]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[40]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[41]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[42]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[43]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[44]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[45]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[46]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[47]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_wire[0]                                                                                                                             ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[1]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[2]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[3]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[4]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[5]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[6]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[7]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[8]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[9]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[10]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[11]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[12]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[13]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[14]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[15]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[16]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[17]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[18]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[19]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[20]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[21]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[22]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[23]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[24]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[25]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[26]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[27]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[28]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[29]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[30]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[31]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[32]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[33]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[34]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[35]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[36]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[37]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[38]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[39]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[40]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[41]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[42]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[43]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[44]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[45]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[46]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[47]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|result_extra0_reg[0]                                                                                                                       ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[0]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[1]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[2]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[3]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[4]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[5]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[6]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[7]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[8]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[9]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[10]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[11]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[12]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[13]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[14]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[15]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[16]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[17]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; AY               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[17]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[18]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[18]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[19]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[19]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[20]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[20]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[21]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[21]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[22]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[22]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[23]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[23]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[24]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[24]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[25]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[25]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[26]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[26]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[27]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[27]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[28]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[28]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[29]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[29]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[30]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[30]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[31]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[31]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[32]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[32]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[33]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[33]                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[0]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[0]~0                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[1]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[1]~1                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[2]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[2]~2                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[3]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[3]~3                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[4]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[4]~4                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[5]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[5]~5                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[6]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[6]~6                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[7]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[7]~7                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[8]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[8]~8                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[9]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[9]~9                                                                                                                                 ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[10]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[10]~10                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[11]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[11]~11                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[12]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[12]~12                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[13]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[13]~13                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[14]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[14]~14                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[15]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[15]~15                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[16]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; AX               ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|e1_dffe_1[16]~16                                                                                                                               ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_wire[0]                                                                                                  ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[32]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[33]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[34]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_wire[0]                                                                                                  ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[32]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[33]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|result_output_reg[0]                                                                                            ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|result_output_reg[32]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|result_output_reg[32]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8                                                                                                     ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80                                                                                               ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][1]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][2]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][3]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][4]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][5]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][6]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][7]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][8]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][9]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][10]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][11]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][12]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][13]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][14]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][15]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][16]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][17]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421                                                                                              ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][1]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][2]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][3]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][4]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][5]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][6]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][7]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][8]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][9]                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][10]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][11]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][12]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][13]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][14]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][15]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][16]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][17]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][18]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][19]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][20]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][21]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][22]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][23]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][24]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][25]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][26]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][27]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][28]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][29]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][30]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][31]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][32]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][33]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][34]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                 ; RESULTA          ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altbarrel_shift_s0g:rbarrel_shift|sbit_piper2d[17]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altbarrel_shift_s0g:rbarrel_shift|sbit_piper2d[17]~DUPLICATE                                                                                                                          ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_dataa_man_dffe12[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_dataa_man_dffe12[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_dataa_man_dffe12[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_dataa_man_dffe12[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_dataa_man_dffe12[17]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_dataa_man_dffe12[17]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_datab_man_dffe12[15]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|aligned_datab_man_dffe12[15]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[7]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[9]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[9]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[14]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[14]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[15]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[18]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[18]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[21]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_dffe31[6]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_dffe31[6]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_dffe31[20]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_dffe31[20]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_leading_zeros_dffe31[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_leading_zeros_dffe31[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[7]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[7]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[9]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[9]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[17]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[17]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[19]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[19]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[20]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_smaller_dffe13[20]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[4]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[6]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[6]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[7]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|sbit_piper1d[1]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|sbit_piper1d[1]~DUPLICATE                                                                                 ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|sbit_piper1d[2]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|sbit_piper1d[2]~DUPLICATE                                                                                 ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[0]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[2]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[4]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[4]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[6]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[6]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg[6]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|priority_encoder_reg[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|priority_encoder_reg[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|sbit_piper1d[2]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|sbit_piper1d[2]~DUPLICATE                                                                                 ;                  ;                       ;
; ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|priority_encoder_reg[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|priority_encoder_reg[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|dffe3a[0]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|dffe3a[0]~DUPLICATE                         ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                            ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|dffe3a[0]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|dffe3a[0]~DUPLICATE                                                                    ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[4]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|mag_int_a_reg2[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|priority_encoder_reg[0]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|priority_encoder_reg[0]~DUPLICATE                                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|ConversorFloatToInt_altbarrel_shift_dof:altbarrel_shift6|sel_pipec3r1d                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|ConversorFloatToInt_altbarrel_shift_dof:altbarrel_shift6|sel_pipec3r1d~DUPLICATE                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|dataa_reg[15]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|dataa_reg[15]~DUPLICATE                                                                                                                       ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|integer_rounded_reg[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|integer_rounded_reg[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|integer_rounded_reg[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|integer_rounded_reg[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[3]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[3]~DUPLICATE                                                                                                               ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[4]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[4]~DUPLICATE                                                                                                               ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[5]~DUPLICATE                                                                                                               ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[13]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[13]~DUPLICATE                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[15]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[15]~DUPLICATE                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[17]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[17]~DUPLICATE                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[18]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|mantissa_input_reg[18]~DUPLICATE                                                                                                              ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|power2_value_reg[0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|power2_value_reg[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|power2_value_reg[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|power2_value_reg[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|sign_input_reg4                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|sign_input_reg4~DUPLICATE                                                                                                                     ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|cntr_ejf:cntr1|counter_reg_bit[0]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|cntr_ejf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                          ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|cntr_ejf:cntr1|counter_reg_bit[3]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|cntr_ejf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                          ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|fraction_dffe1[12]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|fraction_dffe1[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias|add_sub_joi:auto_generated|pipeline_dffe[8]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias|add_sub_joi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                               ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[8]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[22]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[22]~DUPLICATE                                                                                                                   ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel4d1c                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel4d1c~DUPLICATE                                                                                                                   ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[14]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[14]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[16]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[16]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[18]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[18]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[28]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|xf_pre_2_dffe10[28]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|counter_reg_bit[0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|counter_reg_bit[0]~DUPLICATE                                                                        ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|counter_reg_bit[2]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|counter_reg_bit[2]~DUPLICATE                                                                        ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|counter_reg_bit[3]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|counter_reg_bit[3]~DUPLICATE                                                                        ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_2vu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_2vu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                        ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_suu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_suu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]~DUPLICATE                              ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                           ;                  ;                       ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                           ;                  ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[10]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[10]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[11]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[11]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[16]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[16]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[5]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[21]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[21]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_adj_p2[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff3c[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff3c[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff3c[2]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff3c[2]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff4c[0]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff4c[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff4c[2]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff4c[2]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff5c[2]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff5c[2]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff5c[3]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff5c[3]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[3]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[3]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[4]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[4]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[5]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff7c[5]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff8c[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff8c[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff8c[6]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff8c[6]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff9c[7]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff9c[7]~DUPLICATE                                                                                                      ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff10c[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff10c[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff10c[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff10c[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff10c[8]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff10c[8]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff11c[7]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff11c[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff11c[8]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff11c[8]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff11c[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff11c[9]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff12c[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff12c[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff12c[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff12c[4]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff13c[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff13c[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff13c[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff13c[9]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff14c[8]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff14c[8]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[4]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff15c[9]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff16c[15]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff16c[15]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[7]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[12]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[12]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[13]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[13]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[15]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff17c[15]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[4]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[7]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[9]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[11]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff18c[11]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[11]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[11]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[12]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[12]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[13]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff19c[13]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[9]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[12]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[12]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[19]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff20c[19]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff21c[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff21c[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff21c[11]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff21c[11]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff21c[12]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff21c[12]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff23c[17]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff23c[17]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff23c[20]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff23c[20]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff23c[21]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff23c[21]~DUPLICATE                                                                                                    ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff1c[20]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff1c[20]~DUPLICATE                                                                                                   ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff10c[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff10c[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|cntr_fjf:cntr1|counter_reg_bit[0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|cntr_fjf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                  ;                  ;                       ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|cntr_fjf:cntr1|counter_reg_bit[2]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|cntr_fjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                  ;                  ;                       ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|denormal_res_dffe4                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|denormal_res_dffe4~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated|dffe6                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated|dffe6~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated|dffe6                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated|dffe6~DUPLICATE                                                                                                                   ;                  ;                       ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated|dffe14                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated|dffe14~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[10]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|dataa_man_dffe1[16]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|dataa_man_dffe1[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|denormal_res_dffe4                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|denormal_res_dffe4~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated|dffe10                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated|dffe10~DUPLICATE                                                                                                                ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated|dffe10                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated|dffe10~DUPLICATE                                                                                                                  ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[10]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|dataa_man_dffe1[15]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|dataa_man_dffe1[15]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|datab_man_dffe1[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|datab_man_dffe1[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|datab_man_dffe1[6]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|datab_man_dffe1[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[18]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[18]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[23]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[23]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                 ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                 ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                 ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                      ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                      ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                      ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|datab_man_dffe1[20]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|datab_man_dffe1[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[15]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_dffe31[15]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[0]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[0]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sbit_piper1d[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sbit_piper1d[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sbit_piper1d[3]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sbit_piper1d[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sel_pipec3r1d                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sel_pipec3r1d~DUPLICATE                                                                                                             ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper1d[23]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper1d[23]~DUPLICATE                                                                                                          ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper1d[25]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper1d[25]~DUPLICATE                                                                                                          ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper2d[17]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper2d[17]~DUPLICATE                                                                                                          ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper2d[24]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift|sbit_piper2d[24]~DUPLICATE                                                                                                          ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|dataa_man_dffe1[5]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|dataa_man_dffe1[5]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|datab_man_dffe1[13]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|datab_man_dffe1[13]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|datab_man_dffe1[15]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|datab_man_dffe1[15]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub1|add_sub_qei:auto_generated|pipeline_dffe[8]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub1|add_sub_qei:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub4|add_sub_ivj:auto_generated|dffe9                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub4|add_sub_ivj:auto_generated|dffe9~DUPLICATE                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                     ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[5]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[10]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[14]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[14]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[15]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_dffe31[15]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_leading_zeros_dffe31[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_leading_zeros_dffe31[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[5]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[5]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[6]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[7]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[8]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[9]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[10]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[10]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[13]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[13]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[14]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[18]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[18]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[20]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[20]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[21]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_smaller_dffe13[21]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|rshift_distance_dffe13[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|rshift_distance_dffe13[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|nan_pipe_dffe_1                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|nan_pipe_dffe_1~DUPLICATE                                                                                                                                ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12888 ) ; 0.00 % ( 0 / 12888 )       ; 0.00 % ( 0 / 12888 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12888 ) ; 0.00 % ( 0 / 12888 )       ; 0.00 % ( 0 / 12888 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12888 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Muril/Desktop/ProjetoSistemasDigitais/output_files/identificadorDeEstadoFPGA.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,681 / 9,430         ; 39 %  ;
; ALMs needed [=A-B+C]                                        ; 3,681                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,222 / 9,430         ; 45 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,712                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,659                 ;       ;
;         [c] ALMs used for registers                         ; 851                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 541 / 9,430           ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9,430             ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 548 / 943             ; 58 %  ;
;     -- Logic LABs                                           ; 548                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 6,048                 ;       ;
;     -- 7 input functions                                    ; 63                    ;       ;
;     -- 6 input functions                                    ; 778                   ;       ;
;     -- 5 input functions                                    ; 775                   ;       ;
;     -- 4 input functions                                    ; 596                   ;       ;
;     -- <=3 input functions                                  ; 3,836                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 945                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,365                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,125 / 18,860        ; 27 %  ;
;         -- Secondary logic registers                        ; 240 / 18,860          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,125                 ;       ;
;         -- Routing optimization registers                   ; 240                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 42 / 128              ; 33 %  ;
;     -- Clock pins                                           ; 2 / 5                 ; 40 %  ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 28 / 176              ; 16 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 7,780 / 1,802,240     ; < 1 % ;
; Total block memory implementation bits                      ; 286,720 / 1,802,240   ; 16 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 24 / 25               ; 96 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 4                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 7.2% / 7.4% / 6.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 28.3% / 28.9% / 26.4% ;       ;
; Maximum fan-out                                             ; 5442                  ;       ;
; Highest non-global fan-out                                  ; 649                   ;       ;
; Total fan-out                                               ; 35943                 ;       ;
; Average fan-out                                             ; 2.88                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3681 / 9430 ( 39 % )  ; 0 / 9430 ( 0 % )               ;
; ALMs needed [=A-B+C]                                        ; 3681                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4222 / 9430 ( 45 % )  ; 0 / 9430 ( 0 % )               ;
;         [a] ALMs used for LUT logic and registers           ; 1712                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1659                  ; 0                              ;
;         [c] ALMs used for registers                         ; 851                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 541 / 9430 ( 6 % )    ; 0 / 9430 ( 0 % )               ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9430 ( 0 % )      ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 548 / 943 ( 58 % )    ; 0 / 943 ( 0 % )                ;
;     -- Logic LABs                                           ; 548                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 6048                  ; 0                              ;
;     -- 7 input functions                                    ; 63                    ; 0                              ;
;     -- 6 input functions                                    ; 778                   ; 0                              ;
;     -- 5 input functions                                    ; 775                   ; 0                              ;
;     -- 4 input functions                                    ; 596                   ; 0                              ;
;     -- <=3 input functions                                  ; 3836                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 945                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 5125 / 18860 ( 27 % ) ; 0 / 18860 ( 0 % )              ;
;         -- Secondary logic registers                        ; 240 / 18860 ( 1 % )   ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 5125                  ; 0                              ;
;         -- Routing optimization registers                   ; 240                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 42                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 7780                  ; 0                              ;
; Total block memory implementation bits                      ; 286720                ; 0                              ;
; M10K block                                                  ; 28 / 176 ( 15 % )     ; 0 / 176 ( 0 % )                ;
; DSP block                                                   ; 24 / 25 ( 96 % )      ; 0 / 25 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 104 ( < 1 % )     ; 0 / 104 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 37078                 ; 0                              ;
;     -- Registered Connections                               ; 13903                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 41                    ; 0                              ;
;     -- Output Ports                                         ; 1                     ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLK    ; G12   ; 5B       ; 54           ; 18           ; 60           ; 6091                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[0] ; J12   ; 5A       ; 54           ; 16           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[1] ; M11   ; 4A       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[2] ; R15   ; 4A       ; 33           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[3] ; L14   ; 5A       ; 54           ; 15           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[4] ; L13   ; 5A       ; 54           ; 14           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[5] ; K12   ; 5A       ; 54           ; 16           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[6] ; J16   ; 5A       ; 54           ; 15           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[7] ; G16   ; 5A       ; 54           ; 16           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[8] ; N11   ; 4A       ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; bvp[9] ; G15   ; 5A       ; 54           ; 16           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[0] ; E15   ; 5B       ; 54           ; 21           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[1] ; B16   ; 5B       ; 54           ; 19           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[2] ; P11   ; 4A       ; 38           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[3] ; B15   ; 5B       ; 54           ; 20           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[4] ; K16   ; 5A       ; 54           ; 17           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[5] ; H16   ; 5A       ; 54           ; 15           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[6] ; C16   ; 5B       ; 54           ; 19           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[7] ; H3    ; 2A       ; 0            ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[8] ; C15   ; 5B       ; 54           ; 20           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; eda[9] ; A15   ; 7A       ; 38           ; 45           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[0] ; F12   ; 5B       ; 54           ; 18           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[1] ; P14   ; 4A       ; 36           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[2] ; N16   ; 5A       ; 54           ; 14           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[3] ; D16   ; 5B       ; 54           ; 18           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[4] ; N15   ; 5A       ; 54           ; 14           ; 77           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[5] ; T14   ; 4A       ; 38           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[6] ; K15   ; 5A       ; 54           ; 17           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[7] ; L15   ; 5A       ; 54           ; 15           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[8] ; R14   ; 4A       ; 38           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; emg[9] ; H1    ; 2A       ; 0            ; 18           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[0]   ; G13   ; 5B       ; 54           ; 20           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[1]   ; F14   ; 5B       ; 54           ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[2]   ; E12   ; 5B       ; 54           ; 19           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[3]   ; E16   ; 5B       ; 54           ; 18           ; 77           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[4]   ; D14   ; 5B       ; 54           ; 21           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[5]   ; B6    ; 8A       ; 16           ; 45           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[6]   ; F15   ; 5B       ; 54           ; 21           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[7]   ; H13   ; 5B       ; 54           ; 20           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[8]   ; J14   ; 5A       ; 54           ; 17           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; x[9]   ; D13   ; 5B       ; 54           ; 19           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; PWM  ; H15   ; 5A       ; 54           ; 17           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 2 / 16 ( 13 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 16 ( 44 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 15 / 16 ( 94 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 1 / 16 ( 6 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 16 ( 6 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 236        ; 7A       ; eda[9]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 265        ; 8A       ; x[5]                            ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B15      ; 179        ; 5B       ; eda[3]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B16      ; 175        ; 5B       ; eda[1]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; C6       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C14      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 181        ; 5B       ; eda[8]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C16      ; 177        ; 5B       ; eda[6]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D13      ; 176        ; 5B       ; x[9]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D14      ; 183        ; 5B       ; x[4]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D15      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ; 173        ; 5B       ; emg[3]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E9       ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 174        ; 5B       ; x[2]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E15      ; 185        ; 5B       ; eda[0]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E16      ; 171        ; 5B       ; x[3]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F3       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F4       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F6       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; F10      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ; 170        ; 5B       ; emg[0]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F13      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ; 182        ; 5B       ; x[1]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F15      ; 184        ; 5B       ; x[6]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 24         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 26         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G12      ; 172        ; 5B       ; CLK                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G13      ; 180        ; 5B       ; x[0]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G14      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 162        ; 5A       ; bvp[9]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G16      ; 164        ; 5A       ; bvp[7]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ; 29         ; 2A       ; emg[9]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H2       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H3       ; 19         ; 2A       ; eda[7]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H4       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H5       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 178        ; 5B       ; x[7]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H14      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ; 168        ; 5A       ; PWM                             ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H16      ; 158        ; 5A       ; eda[5]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 31         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J2       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J3       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J4       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J12      ; 165        ; 5A       ; bvp[0]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J13      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 166        ; 5A       ; x[8]                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J15      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J16      ; 160        ; 5A       ; bvp[6]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; K2       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K4       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K5       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ; 163        ; 5A       ; bvp[5]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K14      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K15      ; 167        ; 5A       ; emg[6]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K16      ; 169        ; 5A       ; eda[4]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; L3       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; L4       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L6       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L9       ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ; 155        ; 5A       ; bvp[4]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L14      ; 159        ; 5A       ; bvp[3]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L15      ; 161        ; 5A       ; emg[7]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L16      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M1       ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; M2       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; M3       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; M6       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M10      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 117        ; 4A       ; bvp[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M12      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; M16      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; N1       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N4       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N5       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N7       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N11      ; 120        ; 4A       ; bvp[8]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N12      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N14      ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N15      ; 154        ; 5A       ; emg[4]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N16      ; 156        ; 5A       ; emg[2]                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P2       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P3       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P4       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; P7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ; 118        ; 4A       ; eda[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P12      ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P14      ; 114        ; 4A       ; emg[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P16      ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R1       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R2       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R3       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R5       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 121        ; 4A       ; emg[8]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R15      ; 106        ; 4A       ; bvp[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R16      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T3       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T4       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T5       ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T7       ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 119        ; 4A       ; emg[5]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T15      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; PWM      ; Incomplete set of assignments ;
; CLK      ; Incomplete set of assignments ;
; eda[2]   ; Incomplete set of assignments ;
; eda[9]   ; Incomplete set of assignments ;
; eda[1]   ; Incomplete set of assignments ;
; eda[4]   ; Incomplete set of assignments ;
; eda[3]   ; Incomplete set of assignments ;
; eda[6]   ; Incomplete set of assignments ;
; eda[5]   ; Incomplete set of assignments ;
; eda[8]   ; Incomplete set of assignments ;
; eda[7]   ; Incomplete set of assignments ;
; eda[0]   ; Incomplete set of assignments ;
; emg[2]   ; Incomplete set of assignments ;
; emg[9]   ; Incomplete set of assignments ;
; emg[1]   ; Incomplete set of assignments ;
; emg[4]   ; Incomplete set of assignments ;
; emg[3]   ; Incomplete set of assignments ;
; emg[6]   ; Incomplete set of assignments ;
; emg[5]   ; Incomplete set of assignments ;
; emg[8]   ; Incomplete set of assignments ;
; emg[7]   ; Incomplete set of assignments ;
; emg[0]   ; Incomplete set of assignments ;
; bvp[2]   ; Incomplete set of assignments ;
; bvp[9]   ; Incomplete set of assignments ;
; bvp[1]   ; Incomplete set of assignments ;
; bvp[4]   ; Incomplete set of assignments ;
; bvp[3]   ; Incomplete set of assignments ;
; bvp[6]   ; Incomplete set of assignments ;
; bvp[5]   ; Incomplete set of assignments ;
; bvp[8]   ; Incomplete set of assignments ;
; bvp[7]   ; Incomplete set of assignments ;
; bvp[0]   ; Incomplete set of assignments ;
; x[2]     ; Incomplete set of assignments ;
; x[9]     ; Incomplete set of assignments ;
; x[1]     ; Incomplete set of assignments ;
; x[4]     ; Incomplete set of assignments ;
; x[3]     ; Incomplete set of assignments ;
; x[6]     ; Incomplete set of assignments ;
; x[5]     ; Incomplete set of assignments ;
; x[8]     ; Incomplete set of assignments ;
; x[7]     ; Incomplete set of assignments ;
; x[0]     ; Incomplete set of assignments ;
; PWM      ; Missing location assignment   ;
; CLK      ; Missing location assignment   ;
; eda[2]   ; Missing location assignment   ;
; eda[9]   ; Missing location assignment   ;
; eda[1]   ; Missing location assignment   ;
; eda[4]   ; Missing location assignment   ;
; eda[3]   ; Missing location assignment   ;
; eda[6]   ; Missing location assignment   ;
; eda[5]   ; Missing location assignment   ;
; eda[8]   ; Missing location assignment   ;
; eda[7]   ; Missing location assignment   ;
; eda[0]   ; Missing location assignment   ;
; emg[2]   ; Missing location assignment   ;
; emg[9]   ; Missing location assignment   ;
; emg[1]   ; Missing location assignment   ;
; emg[4]   ; Missing location assignment   ;
; emg[3]   ; Missing location assignment   ;
; emg[6]   ; Missing location assignment   ;
; emg[5]   ; Missing location assignment   ;
; emg[8]   ; Missing location assignment   ;
; emg[7]   ; Missing location assignment   ;
; emg[0]   ; Missing location assignment   ;
; bvp[2]   ; Missing location assignment   ;
; bvp[9]   ; Missing location assignment   ;
; bvp[1]   ; Missing location assignment   ;
; bvp[4]   ; Missing location assignment   ;
; bvp[3]   ; Missing location assignment   ;
; bvp[6]   ; Missing location assignment   ;
; bvp[5]   ; Missing location assignment   ;
; bvp[8]   ; Missing location assignment   ;
; bvp[7]   ; Missing location assignment   ;
; bvp[0]   ; Missing location assignment   ;
; x[2]     ; Missing location assignment   ;
; x[9]     ; Missing location assignment   ;
; x[1]     ; Missing location assignment   ;
; x[4]     ; Missing location assignment   ;
; x[3]     ; Missing location assignment   ;
; x[6]     ; Missing location assignment   ;
; x[5]     ; Missing location assignment   ;
; x[8]     ; Missing location assignment   ;
; x[7]     ; Missing location assignment   ;
; x[0]     ; Missing location assignment   ;
+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                 ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |identificadorDeEstadoFPGA                                                                    ; 3681.0 (1.8)         ; 4221.5 (2.3)                     ; 540.5 (0.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6048 (5)            ; 5365 (0)                  ; 0 (0)         ; 7780              ; 28    ; 24         ; 42   ; 0            ; |identificadorDeEstadoFPGA                                                                                                                                                                                                                                                                                                          ; identificadorDeEstadoFPGA               ; work         ;
;    |ADD2:inst39|                                                                              ; 369.1 (0.0)          ; 380.7 (0.0)                      ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 514 (0)             ; 587 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39                                                                                                                                                                                                                                                                                              ; ADD2                                    ; work         ;
;       |ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|                               ; 369.1 (187.2)        ; 380.7 (195.2)                    ; 11.7 (8.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 514 (180)           ; 587 (379)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component                                                                                                                                                                                                                                      ; ADD2_altfp_add_sub_5vi                  ; work         ;
;          |ADD2_altbarrel_shift_ltd:lbarrel_shift|                                             ; 40.3 (40.3)          ; 44.3 (44.3)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                               ; ADD2_altbarrel_shift_ltd                ; work         ;
;          |ADD2_altbarrel_shift_s0g:rbarrel_shift|                                             ; 50.2 (50.2)          ; 51.0 (51.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altbarrel_shift_s0g:rbarrel_shift                                                                                                                                                                                               ; ADD2_altbarrel_shift_s0g                ; work         ;
;          |ADD2_altpriority_encoder_dna:trailing_zeros_cnt|                                    ; 11.4 (2.3)           ; 12.5 (2.8)                       ; 1.1 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (4)              ; 13 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt                                                                                                                                                                                      ; ADD2_altpriority_encoder_dna            ; work         ;
;             |ADD2_altpriority_encoder_d6b:altpriority_encoder21|                              ; 6.6 (5.4)            ; 7.3 (6.5)                        ; 0.8 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (9)              ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_d6b:altpriority_encoder21                                                                                                                                   ; ADD2_altpriority_encoder_d6b            ; work         ;
;                |ADD2_altpriority_encoder_2h9:altpriority_encoder23|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_d6b:altpriority_encoder21|ADD2_altpriority_encoder_2h9:altpriority_encoder23                                                                                ; ADD2_altpriority_encoder_2h9            ; work         ;
;                |ADD2_altpriority_encoder_2h9:altpriority_encoder24|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_d6b:altpriority_encoder21|ADD2_altpriority_encoder_2h9:altpriority_encoder24                                                                                ; ADD2_altpriority_encoder_2h9            ; work         ;
;                   |ADD2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_d6b:altpriority_encoder21|ADD2_altpriority_encoder_2h9:altpriority_encoder24|ADD2_altpriority_encoder_qh8:altpriority_encoder25                             ; ADD2_altpriority_encoder_qh8            ; work         ;
;             |ADD2_altpriority_encoder_ena:altpriority_encoder22|                              ; 2.3 (0.8)            ; 2.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_ena:altpriority_encoder22                                                                                                                                   ; ADD2_altpriority_encoder_ena            ; work         ;
;                |ADD2_altpriority_encoder_2h9:altpriority_encoder29|                           ; 1.5 (1.3)            ; 1.5 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_ena:altpriority_encoder22|ADD2_altpriority_encoder_2h9:altpriority_encoder29                                                                                ; ADD2_altpriority_encoder_2h9            ; work         ;
;                   |ADD2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_dna:trailing_zeros_cnt|ADD2_altpriority_encoder_ena:altpriority_encoder22|ADD2_altpriority_encoder_2h9:altpriority_encoder29|ADD2_altpriority_encoder_qh8:altpriority_encoder25                             ; ADD2_altpriority_encoder_qh8            ; work         ;
;          |ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|                                    ; 8.2 (6.8)            ; 8.2 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (13)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt                                                                                                                                                                                      ; ADD2_altpriority_encoder_ou8            ; work         ;
;             |ADD2_altpriority_encoder_ue9:altpriority_encoder8|                               ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_ue9:altpriority_encoder8                                                                                                                                    ; ADD2_altpriority_encoder_ue9            ; work         ;
;                |ADD2_altpriority_encoder_be8:altpriority_encoder19|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_ue9:altpriority_encoder8|ADD2_altpriority_encoder_be8:altpriority_encoder19                                                                                 ; ADD2_altpriority_encoder_be8            ; work         ;
;                   |ADD2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_ue9:altpriority_encoder8|ADD2_altpriority_encoder_be8:altpriority_encoder19|ADD2_altpriority_encoder_6e8:altpriority_encoder12                              ; ADD2_altpriority_encoder_6e8            ; work         ;
;                |ADD2_altpriority_encoder_be8:altpriority_encoder20|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_ue9:altpriority_encoder8|ADD2_altpriority_encoder_be8:altpriority_encoder20                                                                                 ; ADD2_altpriority_encoder_be8            ; work         ;
;                   |ADD2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_ue9:altpriority_encoder8|ADD2_altpriority_encoder_be8:altpriority_encoder20|ADD2_altpriority_encoder_6e8:altpriority_encoder12                              ; ADD2_altpriority_encoder_6e8            ; work         ;
;             |ADD2_altpriority_encoder_uv8:altpriority_encoder7|                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_uv8:altpriority_encoder7                                                                                                                                    ; ADD2_altpriority_encoder_uv8            ; work         ;
;                |ADD2_altpriority_encoder_be8:altpriority_encoder10|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_uv8:altpriority_encoder7|ADD2_altpriority_encoder_be8:altpriority_encoder10                                                                                 ; ADD2_altpriority_encoder_be8            ; work         ;
;                   |ADD2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|ADD2_altpriority_encoder_ou8:leading_zeroes_cnt|ADD2_altpriority_encoder_uv8:altpriority_encoder7|ADD2_altpriority_encoder_be8:altpriority_encoder10|ADD2_altpriority_encoder_6e8:altpriority_encoder12                              ; ADD2_altpriority_encoder_6e8            ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_qei:auto_generated|                                                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub1|add_sub_qei:auto_generated                                                                                                                                                                                      ; add_sub_qei                             ; work         ;
;          |lpm_add_sub:add_sub2|                                                               ; 4.8 (0.0)            ; 4.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_qei:auto_generated|                                                      ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub2|add_sub_qei:auto_generated                                                                                                                                                                                      ; add_sub_qei                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_45g:auto_generated|                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                      ; add_sub_45g                             ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub4|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_pdi:auto_generated|                                                      ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                      ; add_sub_pdi                             ; work         ;
;          |lpm_add_sub:add_sub6|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                                    ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated                                                                                                                                                                           ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                                   ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_2comp_res_upper0|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                                   ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_2comp_res_upper1|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                        ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated                                                                                                                                                                             ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_add_sub_upper1|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                         ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                           ; lpm_add_sub                             ; work         ;
;             |add_sub_ckg:auto_generated|                                                      ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_ckg:auto_generated                                                                                                                                                                ; add_sub_ckg                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                        ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;             |add_sub_lsg:auto_generated|                                                      ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_lsg:auto_generated                                                                                                                                                               ; add_sub_lsg                             ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                        ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                          ; lpm_compare                             ; work         ;
;             |cmpr_pjh:auto_generated|                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                  ; cmpr_pjh                                ; work         ;
;    |CompPWM:inst47|                                                                           ; 3.8 (0.0)            ; 4.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|CompPWM:inst47                                                                                                                                                                                                                                                                                           ; CompPWM                                 ; work         ;
;       |lpm_compare:LPM_COMPARE_component|                                                     ; 3.8 (0.0)            ; 4.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|CompPWM:inst47|lpm_compare:LPM_COMPARE_component                                                                                                                                                                                                                                                         ; lpm_compare                             ; work         ;
;          |cmpr_oeg:auto_generated|                                                            ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|CompPWM:inst47|lpm_compare:LPM_COMPARE_component|cmpr_oeg:auto_generated                                                                                                                                                                                                                                 ; cmpr_oeg                                ; work         ;
;    |ContadorPWM:inst46|                                                                       ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ContadorPWM:inst46                                                                                                                                                                                                                                                                                       ; ContadorPWM                             ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                     ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ContadorPWM:inst46|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                     ; lpm_counter                             ; work         ;
;          |cntr_0ih:auto_generated|                                                            ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ContadorPWM:inst46|lpm_counter:LPM_COUNTER_component|cntr_0ih:auto_generated                                                                                                                                                                                                                             ; cntr_0ih                                ; work         ;
;    |ConvIntToFloat:inst|                                                                      ; 29.7 (0.0)           ; 31.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 48 (0)                    ; 0 (0)         ; 1789              ; 15    ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst                                                                                                                                                                                                                                                                                      ; ConvIntToFloat                          ; work         ;
;       |ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|           ; 29.7 (7.6)           ; 31.5 (10.0)                      ; 1.8 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (6)              ; 48 (26)                   ; 0 (0)         ; 1789              ; 15    ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component                                                                                                                                                                                                          ; ConvIntToFloat_altfp_convert_vpm        ; work         ;
;          |ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|                                ; 13.9 (10.1)          ; 14.1 (10.1)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (18)             ; 16 (10)                   ; 0 (0)         ; 1413              ; 12    ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5                                                                                                                                                      ; ConvIntToFloat_altbarrel_shift_aof      ; work         ;
;             |altshift_taps:sbit_piper2d_rtl_0|                                                ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 1413              ; 12    ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0                                                                                                                     ; altshift_taps                           ; work         ;
;                |shift_taps_k0v:auto_generated|                                                ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (3)                     ; 0 (0)         ; 1413              ; 12    ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated                                                                                       ; shift_taps_k0v                          ; work         ;
;                   |altsyncram_1v91:altsyncram4|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1413              ; 12    ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|altsyncram_1v91:altsyncram4                                                           ; altsyncram_1v91                         ; work         ;
;                   |cntr_ohf:cntr1|                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1                                                                        ; cntr_ohf                                ; work         ;
;          |ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|                        ; 2.4 (1.4)            ; 2.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                                              ; ConvIntToFloat_altpriority_encoder_rb6  ; work         ;
;             |ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|                     ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7                                                                                  ; ConvIntToFloat_altpriority_encoder_be8  ; work         ;
;                |ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15                     ; ConvIntToFloat_altpriority_encoder_6e8  ; work         ;
;          |altshift_taps:exponent_bus_pre_reg3_rtl_0|                                          ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 376               ; 3     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0                                                                                                                                                                ; altshift_taps                           ; work         ;
;             |shift_taps_4vu:auto_generated|                                                   ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 6 (3)                     ; 0 (0)         ; 376               ; 3     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated                                                                                                                                  ; shift_taps_4vu                          ; work         ;
;                |altsyncram_1s91:altsyncram4|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 376               ; 3     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|altsyncram_1s91:altsyncram4                                                                                                      ; altsyncram_1s91                         ; work         ;
;                |cntr_phf:cntr1|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|cntr_phf:cntr1                                                                                                                   ; cntr_phf                                ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dqi:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1|add_sub_dqi:auto_generated                                                                                                                                                          ; add_sub_dqi                             ; work         ;
;    |ConvIntToFloat:inst5|                                                                     ; 24.5 (0.0)           ; 25.7 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5                                                                                                                                                                                                                                                                                     ; ConvIntToFloat                          ; work         ;
;       |ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|           ; 24.5 (8.8)           ; 25.7 (10.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (6)              ; 37 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component                                                                                                                                                                                                         ; ConvIntToFloat_altfp_convert_vpm        ; work         ;
;          |ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|                                ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5                                                                                                                                                     ; ConvIntToFloat_altbarrel_shift_aof      ; work         ;
;          |ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|                        ; 2.9 (1.8)            ; 3.3 (1.9)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                                             ; ConvIntToFloat_altpriority_encoder_rb6  ; work         ;
;             |ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|                     ; 1.2 (0.7)            ; 1.3 (1.0)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7                                                                                 ; ConvIntToFloat_altpriority_encoder_be8  ; work         ;
;                |ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15                    ; ConvIntToFloat_altpriority_encoder_6e8  ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1                                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_dqi:auto_generated|                                                      ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst5|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1|add_sub_dqi:auto_generated                                                                                                                                                         ; add_sub_dqi                             ; work         ;
;    |ConvIntToFloat:inst6|                                                                     ; 23.0 (0.0)           ; 24.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6                                                                                                                                                                                                                                                                                     ; ConvIntToFloat                          ; work         ;
;       |ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|           ; 23.0 (7.2)           ; 24.3 (10.4)                      ; 1.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (6)              ; 43 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component                                                                                                                                                                                                         ; ConvIntToFloat_altfp_convert_vpm        ; work         ;
;          |ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|                                ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5                                                                                                                                                     ; ConvIntToFloat_altbarrel_shift_aof      ; work         ;
;          |ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|                        ; 2.2 (1.2)            ; 2.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                                             ; ConvIntToFloat_altpriority_encoder_rb6  ; work         ;
;             |ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|                     ; 0.8 (0.5)            ; 1.0 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7                                                                                 ; ConvIntToFloat_altpriority_encoder_be8  ; work         ;
;                |ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15                    ; ConvIntToFloat_altpriority_encoder_6e8  ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1                                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_dqi:auto_generated|                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst6|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1|add_sub_dqi:auto_generated                                                                                                                                                         ; add_sub_dqi                             ; work         ;
;    |ConvIntToFloat:inst7|                                                                     ; 22.7 (0.0)           ; 24.6 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7                                                                                                                                                                                                                                                                                     ; ConvIntToFloat                          ; work         ;
;       |ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|           ; 22.7 (7.2)           ; 24.6 (8.9)                       ; 1.9 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (6)              ; 35 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component                                                                                                                                                                                                         ; ConvIntToFloat_altfp_convert_vpm        ; work         ;
;          |ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|                                ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5                                                                                                                                                     ; ConvIntToFloat_altbarrel_shift_aof      ; work         ;
;          |ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|                        ; 2.5 (1.7)            ; 2.7 (1.8)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                                             ; ConvIntToFloat_altpriority_encoder_rb6  ; work         ;
;             |ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|                     ; 0.8 (0.3)            ; 0.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7                                                                                 ; ConvIntToFloat_altpriority_encoder_be8  ; work         ;
;                |ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15|                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altpriority_encoder_rb6:altpriority_encoder2|ConvIntToFloat_altpriority_encoder_be8:altpriority_encoder7|ConvIntToFloat_altpriority_encoder_6e8:altpriority_encoder15                    ; ConvIntToFloat_altpriority_encoder_6e8  ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1                                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_dqi:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConvIntToFloat:inst7|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|lpm_add_sub:add_sub1|add_sub_dqi:auto_generated                                                                                                                                                         ; add_sub_dqi                             ; work         ;
;    |ConversorFloatToInt:inst41|                                                               ; 84.1 (0.0)           ; 94.7 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 166 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41                                                                                                                                                                                                                                                                               ; ConversorFloatToInt                     ; work         ;
;       |ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component| ; 84.1 (35.5)          ; 94.7 (44.1)                      ; 10.7 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (31)            ; 166 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component                                                                                                                                                                                         ; ConversorFloatToInt_altfp_convert_dnm   ; work         ;
;          |ConversorFloatToInt_altbarrel_shift_dof:altbarrel_shift6|                           ; 40.7 (40.7)          ; 42.8 (42.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|ConversorFloatToInt_altbarrel_shift_dof:altbarrel_shift6                                                                                                                                ; ConversorFloatToInt_altbarrel_shift_dof ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 0.8 (0.0)            ; 1.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub4                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_dri:auto_generated|                                                      ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub4|add_sub_dri:auto_generated                                                                                                                                         ; add_sub_dri                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub5                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_9qi:auto_generated|                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub5|add_sub_9qi:auto_generated                                                                                                                                         ; add_sub_9qi                             ; work         ;
;          |lpm_add_sub:add_sub7|                                                               ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub7                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_69j:auto_generated|                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub7|add_sub_69j:auto_generated                                                                                                                                         ; add_sub_69j                             ; work         ;
;          |lpm_add_sub:add_sub8|                                                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub8                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_29j:auto_generated|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub8|add_sub_29j:auto_generated                                                                                                                                         ; add_sub_29j                             ; work         ;
;          |lpm_add_sub:add_sub9|                                                               ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub9                                                                                                                                                                    ; lpm_add_sub                             ; work         ;
;             |add_sub_8qi:auto_generated|                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_add_sub:add_sub9|add_sub_8qi:auto_generated                                                                                                                                         ; add_sub_8qi                             ; work         ;
;          |lpm_compare:cmpr1|                                                                  ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:cmpr1                                                                                                                                                                       ; lpm_compare                             ; work         ;
;             |cmpr_65i:auto_generated|                                                         ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:cmpr1|cmpr_65i:auto_generated                                                                                                                                               ; cmpr_65i                                ; work         ;
;          |lpm_compare:cmpr2|                                                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:cmpr2                                                                                                                                                                       ; lpm_compare                             ; work         ;
;             |cmpr_sqh:auto_generated|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:cmpr2|cmpr_sqh:auto_generated                                                                                                                                               ; cmpr_sqh                                ; work         ;
;          |lpm_compare:cmpr3|                                                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:cmpr3                                                                                                                                                                       ; lpm_compare                             ; work         ;
;             |cmpr_3rh:auto_generated|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:cmpr3|cmpr_3rh:auto_generated                                                                                                                                               ; cmpr_3rh                                ; work         ;
;          |lpm_compare:max_shift_compare|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:max_shift_compare                                                                                                                                                           ; lpm_compare                             ; work         ;
;             |cmpr_rqh:auto_generated|                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lpm_compare:max_shift_compare|cmpr_rqh:auto_generated                                                                                                                                   ; cmpr_rqh                                ; work         ;
;    |EXP1:inst38|                                                                              ; 305.7 (0.0)          ; 427.6 (0.0)                      ; 121.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 557 (0)             ; 554 (0)                   ; 0 (0)         ; 48                ; 1     ; 12         ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38                                                                                                                                                                                                                                                                                              ; EXP1                                    ; work         ;
;       |EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|                                       ; 305.7 (60.8)         ; 427.6 (98.5)                     ; 121.8 (37.7)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 557 (64)            ; 554 (183)                 ; 0 (0)         ; 48                ; 1     ; 12         ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component                                                                                                                                                                                                                                              ; EXP1_altfp_exp_5fc                      ; work         ;
;          |altshift_taps:input_is_infinity_16_pipes0_rtl_0|                                    ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0                                                                                                                                                                                              ; altshift_taps                           ; work         ;
;             |shift_taps_tuu:auto_generated|                                                   ; 5.0 (3.0)            ; 5.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 10 (4)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                                                ; shift_taps_tuu                          ; work         ;
;                |altsyncram_nr91:altsyncram4|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                                    ; altsyncram_nr91                         ; work         ;
;                |cntr_ejf:cntr1|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|cntr_ejf:cntr1                                                                                                                                                 ; cntr_ejf                                ; work         ;
;          |lpm_add_sub:exp_minus_bias|                                                         ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias                                                                                                                                                                                                                   ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias|add_sub_75g:auto_generated                                                                                                                                                                                        ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:exp_value_add_bias|                                                     ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_joi:auto_generated|                                                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias|add_sub_joi:auto_generated                                                                                                                                                                                    ; add_sub_joi                             ; work         ;
;          |lpm_add_sub:exp_value_man_over|                                                     ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over|add_sub_64g:auto_generated                                                                                                                                                                                    ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:invert_exp_value|                                                       ; 3.4 (0.0)            ; 3.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_3ri:auto_generated|                                                      ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated                                                                                                                                                                                      ; add_sub_3ri                             ; work         ;
;          |lpm_add_sub:man_round|                                                              ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:man_round                                                                                                                                                                                                                        ; lpm_add_sub                             ; work         ;
;             |add_sub_i5g:auto_generated|                                                      ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:man_round|add_sub_i5g:auto_generated                                                                                                                                                                                             ; add_sub_i5g                             ; work         ;
;          |lpm_add_sub:x_fixed_minus_xiln2|                                                    ; 22.0 (0.0)           ; 22.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_cgi:auto_generated|                                                      ; 22.0 (22.0)          ; 22.3 (22.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_cgi:auto_generated                                                                                                                                                                                   ; add_sub_cgi                             ; work         ;
;          |lpm_clshift:rbarrel_shift|                                                          ; 95.4 (0.0)           ; 100.0 (0.0)                      ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift                                                                                                                                                                                                                    ; lpm_clshift                             ; work         ;
;             |lpm_clshift_vhe:auto_generated|                                                  ; 95.4 (95.4)          ; 100.0 (100.0)                    ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (172)           ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated                                                                                                                                                                                     ; lpm_clshift_vhe                         ; work         ;
;          |lpm_compare:distance_overflow_comp|                                                 ; 1.2 (0.0)            ; 2.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_compare:distance_overflow_comp                                                                                                                                                                                                           ; lpm_compare                             ; work         ;
;             |cmpr_uqh:auto_generated|                                                         ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_compare:distance_overflow_comp|cmpr_uqh:auto_generated                                                                                                                                                                                   ; cmpr_uqh                                ; work         ;
;          |lpm_compare:tbl1_compare|                                                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_compare:tbl1_compare                                                                                                                                                                                                                     ; lpm_compare                             ; work         ;
;             |cmpr_0uh:auto_generated|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_compare:tbl1_compare|cmpr_0uh:auto_generated                                                                                                                                                                                             ; cmpr_0uh                                ; work         ;
;          |lpm_compare:underflow_compare|                                                      ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_compare:underflow_compare                                                                                                                                                                                                                ; lpm_compare                             ; work         ;
;             |cmpr_uqh:auto_generated|                                                         ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_compare:underflow_compare|cmpr_uqh:auto_generated                                                                                                                                                                                        ; cmpr_uqh                                ; work         ;
;          |lpm_mult:man_prod|                                                                  ; 22.9 (0.0)           ; 44.8 (0.0)                       ; 21.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod                                                                                                                                                                                                                            ; lpm_mult                                ; work         ;
;             |mult_ecs:auto_generated|                                                         ; 22.9 (22.9)          ; 44.8 (44.8)                      ; 21.9 (21.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated                                                                                                                                                                                                    ; mult_ecs                                ; work         ;
;          |lpm_mult:tbl1_tbl2_prod|                                                            ; 23.0 (0.0)           ; 47.5 (0.0)                       ; 24.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod                                                                                                                                                                                                                      ; lpm_mult                                ; work         ;
;             |mult_ics:auto_generated|                                                         ; 23.0 (23.0)          ; 47.5 (47.5)                      ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated                                                                                                                                                                                              ; mult_ics                                ; work         ;
;          |lpm_mult:tbl3_taylor_prod|                                                          ; 22.0 (0.0)           ; 46.5 (0.0)                       ; 24.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod                                                                                                                                                                                                                    ; lpm_mult                                ; work         ;
;             |mult_fcs:auto_generated|                                                         ; 22.0 (22.0)          ; 46.5 (46.5)                      ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated                                                                                                                                                                                            ; mult_fcs                                ; work         ;
;          |lpm_mult:xi_ln2_prod|                                                               ; 7.2 (0.0)            ; 11.3 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod                                                                                                                                                                                                                         ; lpm_mult                                ; work         ;
;             |mult_cbs:auto_generated|                                                         ; 7.2 (7.2)            ; 11.3 (11.3)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated                                                                                                                                                                                                 ; mult_cbs                                ; work         ;
;          |lpm_mult:xi_prod|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;             |mult_gpr:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated                                                                                                                                                                                                     ; mult_gpr                                ; work         ;
;          |lpm_mux:table_one|                                                                  ; 14.0 (0.0)           ; 15.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mux:table_one                                                                                                                                                                                                                            ; lpm_mux                                 ; work         ;
;             |mux_f3e:auto_generated|                                                          ; 14.0 (14.0)          ; 15.2 (15.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mux:table_one|mux_f3e:auto_generated                                                                                                                                                                                                     ; mux_f3e                                 ; work         ;
;          |lpm_mux:table_three|                                                                ; 2.7 (0.0)            ; 3.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mux:table_three                                                                                                                                                                                                                          ; lpm_mux                                 ; work         ;
;             |mux_d3e:auto_generated|                                                          ; 2.7 (2.7)            ; 3.7 (3.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mux:table_three|mux_d3e:auto_generated                                                                                                                                                                                                   ; mux_d3e                                 ; work         ;
;          |lpm_mux:table_two|                                                                  ; 8.7 (0.0)            ; 9.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mux:table_two                                                                                                                                                                                                                            ; lpm_mux                                 ; work         ;
;             |mux_i3e:auto_generated|                                                          ; 8.7 (8.7)            ; 9.7 (9.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mux:table_two|mux_i3e:auto_generated                                                                                                                                                                                                     ; mux_i3e                                 ; work         ;
;    |MLC:inst15|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|MLC:inst15                                                                                                                                                                                                                                                                                               ; MLC                                     ; work         ;
;       |altsyncram:altsyncram_component|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|MLC:inst15|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; altsyncram                              ; work         ;
;          |altsyncram_4124:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|MLC:inst15|altsyncram:altsyncram_component|altsyncram_4124:auto_generated                                                                                                                                                                                                                                ; altsyncram_4124                         ; work         ;
;    |MLW:inst14|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|MLW:inst14                                                                                                                                                                                                                                                                                               ; MLW                                     ; work         ;
;       |altsyncram:altsyncram_component|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|MLW:inst14|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; altsyncram                              ; work         ;
;          |altsyncram_o124:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|MLW:inst14|altsyncram:altsyncram_component|altsyncram_o124:auto_generated                                                                                                                                                                                                                                ; altsyncram_o124                         ; work         ;
;    |POW_2:inst30|                                                                             ; 100.7 (0.0)          ; 117.0 (0.0)                      ; 16.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 200 (0)                   ; 0 (0)         ; 575               ; 5     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30                                                                                                                                                                                                                                                                                             ; POW_2                                   ; work         ;
;       |POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|                                   ; 100.7 (67.4)         ; 117.0 (79.6)                     ; 16.3 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (61)            ; 200 (148)                 ; 0 (0)         ; 575               ; 5     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component                                                                                                                                                                                                                                         ; POW_2_altfp_mult_rln                    ; work         ;
;          |altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|                                       ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 11 (0)                    ; 0 (0)         ; 171               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0                                                                                                                                                                                            ; altshift_taps                           ; work         ;
;             |shift_taps_6vu:auto_generated|                                                   ; 7.0 (3.5)            ; 7.5 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 11 (4)                    ; 0 (0)         ; 171               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated                                                                                                                                                              ; shift_taps_6vu                          ; work         ;
;                |altsyncram_9s91:altsyncram5|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 171               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|altsyncram_9s91:altsyncram5                                                                                                                                  ; altsyncram_9s91                         ; work         ;
;                |cntr_0if:cntr1|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1                                                                                                                                               ; cntr_0if                                ; work         ;
;          |altshift_taps:input_is_infinity_dffe_0_rtl_0|                                       ; 4.3 (0.0)            ; 4.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0                                                                                                                                                                                            ; altshift_taps                           ; work         ;
;             |shift_taps_2vu:auto_generated|                                                   ; 4.3 (2.7)            ; 4.7 (3.2)                        ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (3)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_2vu:auto_generated                                                                                                                                                              ; shift_taps_2vu                          ; work         ;
;                |altsyncram_vr91:altsyncram4|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_2vu:auto_generated|altsyncram_vr91:altsyncram4                                                                                                                                  ; altsyncram_vr91                         ; work         ;
;                |cntr_uhf:cntr1|                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_2vu:auto_generated|cntr_uhf:cntr1                                                                                                                                               ; cntr_uhf                                ; work         ;
;          |lpm_add_sub:exp_add_adder|                                                          ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 240               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_f6j:auto_generated|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 240               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated                                                                                                                                                                                    ; add_sub_f6j                             ; work         ;
;                |altshift_taps:pipeline_dffe_rtl_0|                                            ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 240               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0                                                                                                                                                  ; altshift_taps                           ; work         ;
;                   |shift_taps_suu:auto_generated|                                             ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 240               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_suu:auto_generated                                                                                                                    ; shift_taps_suu                          ; work         ;
;                      |altsyncram_jr91:altsyncram4|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 240               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_suu:auto_generated|altsyncram_jr91:altsyncram4                                                                                        ; altsyncram_jr91                         ; work         ;
;                      |cntr_phf:cntr1|                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_suu:auto_generated|cntr_phf:cntr1                                                                                                     ; cntr_phf                                ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                          ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_4ug:auto_generated|                                                      ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                    ; add_sub_4ug                             ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_idg:auto_generated|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                   ; add_sub_idg                             ; work         ;
;          |lpm_add_sub:man_round_adder|                                                        ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;             |add_sub_gjg:auto_generated|                                                      ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                  ; add_sub_gjg                             ; work         ;
;          |lpm_mult:man_product2_mult|                                                         ; 9.4 (0.0)            ; 12.8 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 29 (0)                    ; 0 (0)         ; 36                ; 1     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;             |mult_qcs:auto_generated|                                                         ; 9.4 (5.9)            ; 12.8 (9.0)                       ; 3.4 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 29 (23)                   ; 0 (0)         ; 36                ; 1     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated                                                                                                                                                                                      ; mult_qcs                                ; work         ;
;                |altshift_taps:result_extra1_reg_rtl_0|                                        ; 3.5 (0.0)            ; 3.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0                                                                                                                                                ; altshift_taps                           ; work         ;
;                   |shift_taps_id31:auto_generated|                                            ; 3.5 (1.0)            ; 3.8 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated                                                                                                                 ; shift_taps_id31                         ; work         ;
;                      |altsyncram_fr91:altsyncram4|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4                                                                                     ; altsyncram_fr91                         ; work         ;
;                      |cntr_ohf:cntr1|                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|cntr_ohf:cntr1                                                                                                  ; cntr_ohf                                ; work         ;
;    |POW_2:inst31|                                                                             ; 83.4 (0.0)           ; 103.5 (0.0)                      ; 20.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 173 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31                                                                                                                                                                                                                                                                                             ; POW_2                                   ; work         ;
;       |POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|                                   ; 83.4 (67.8)          ; 103.5 (84.2)                     ; 20.1 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (61)             ; 173 (150)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component                                                                                                                                                                                                                                         ; POW_2_altfp_mult_rln                    ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                          ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_4ug:auto_generated|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                    ; add_sub_4ug                             ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_idg:auto_generated|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                   ; add_sub_idg                             ; work         ;
;          |lpm_add_sub:man_round_adder|                                                        ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;             |add_sub_gjg:auto_generated|                                                      ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                  ; add_sub_gjg                             ; work         ;
;          |lpm_mult:man_product2_mult|                                                         ; 6.1 (0.0)            ; 10.3 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;             |mult_qcs:auto_generated|                                                         ; 6.1 (6.1)            ; 10.3 (10.3)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated                                                                                                                                                                                      ; mult_qcs                                ; work         ;
;    |POW_2:inst32|                                                                             ; 83.4 (0.0)           ; 101.7 (0.0)                      ; 18.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 173 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32                                                                                                                                                                                                                                                                                             ; POW_2                                   ; work         ;
;       |POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|                                   ; 83.4 (67.8)          ; 101.7 (82.4)                     ; 18.3 (14.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (61)             ; 173 (150)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component                                                                                                                                                                                                                                         ; POW_2_altfp_mult_rln                    ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                          ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_4ug:auto_generated|                                                      ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                    ; add_sub_4ug                             ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_idg:auto_generated|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                   ; add_sub_idg                             ; work         ;
;          |lpm_add_sub:man_round_adder|                                                        ; 6.1 (0.0)            ; 6.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;             |add_sub_gjg:auto_generated|                                                      ; 6.1 (6.1)            ; 6.1 (6.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                  ; add_sub_gjg                             ; work         ;
;          |lpm_mult:man_product2_mult|                                                         ; 6.1 (0.0)            ; 10.2 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;             |mult_qcs:auto_generated|                                                         ; 6.1 (6.1)            ; 10.2 (10.2)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated                                                                                                                                                                                      ; mult_qcs                                ; work         ;
;    |POW_2:inst33|                                                                             ; 82.8 (0.0)           ; 99.6 (0.0)                       ; 16.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 172 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33                                                                                                                                                                                                                                                                                             ; POW_2                                   ; work         ;
;       |POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|                                   ; 82.8 (67.2)          ; 99.6 (79.8)                      ; 16.8 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (61)             ; 172 (149)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component                                                                                                                                                                                                                                         ; POW_2_altfp_mult_rln                    ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                          ; 2.4 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_4ug:auto_generated|                                                      ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                    ; add_sub_4ug                             ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_idg:auto_generated|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                   ; add_sub_idg                             ; work         ;
;          |lpm_add_sub:man_round_adder|                                                        ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;             |add_sub_gjg:auto_generated|                                                      ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                  ; add_sub_gjg                             ; work         ;
;          |lpm_mult:man_product2_mult|                                                         ; 6.1 (0.0)            ; 10.7 (0.0)                       ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;             |mult_qcs:auto_generated|                                                         ; 6.1 (6.1)            ; 10.7 (10.7)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated                                                                                                                                                                                      ; mult_qcs                                ; work         ;
;    |POW_2:inst34|                                                                             ; 78.2 (0.0)           ; 96.2 (0.0)                       ; 17.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 174 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34                                                                                                                                                                                                                                                                                             ; POW_2                                   ; work         ;
;       |POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|                                   ; 78.2 (62.7)          ; 96.2 (78.0)                      ; 17.9 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (61)             ; 174 (151)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component                                                                                                                                                                                                                                         ; POW_2_altfp_mult_rln                    ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                          ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_4ug:auto_generated|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                    ; add_sub_4ug                             ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_idg:auto_generated|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                   ; add_sub_idg                             ; work         ;
;          |lpm_add_sub:man_round_adder|                                                        ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;             |add_sub_gjg:auto_generated|                                                      ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                  ; add_sub_gjg                             ; work         ;
;          |lpm_mult:man_product2_mult|                                                         ; 6.1 (0.0)            ; 9.1 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;             |mult_qcs:auto_generated|                                                         ; 6.1 (6.1)            ; 9.1 (9.1)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated                                                                                                                                                                                      ; mult_qcs                                ; work         ;
;    |POW_2:inst42|                                                                             ; 104.8 (0.0)          ; 124.5 (0.0)                      ; 19.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 227 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42                                                                                                                                                                                                                                                                                             ; POW_2                                   ; work         ;
;       |POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|                                   ; 104.8 (76.8)         ; 124.5 (91.3)                     ; 19.7 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (72)            ; 227 (172)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component                                                                                                                                                                                                                                         ; POW_2_altfp_mult_rln                    ; work         ;
;          |lpm_add_sub:exp_add_adder|                                                          ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_f6j:auto_generated|                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated                                                                                                                                                                                    ; add_sub_f6j                             ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                          ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_4ug:auto_generated|                                                      ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                    ; add_sub_4ug                             ; work         ;
;          |lpm_add_sub:exp_bias_subtr|                                                         ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                              ; lpm_add_sub                             ; work         ;
;             |add_sub_idg:auto_generated|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                   ; add_sub_idg                             ; work         ;
;          |lpm_add_sub:man_round_adder|                                                        ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;             |add_sub_gjg:auto_generated|                                                      ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                  ; add_sub_gjg                             ; work         ;
;          |lpm_mult:man_product2_mult|                                                         ; 12.1 (0.0)           ; 18.0 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;             |mult_qcs:auto_generated|                                                         ; 12.1 (12.1)          ; 18.0 (18.0)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated                                                                                                                                                                                      ; mult_qcs                                ; work         ;
;    |RAIZQUADRADA:inst36|                                                                      ; 262.0 (0.0)          ; 407.8 (0.0)                      ; 145.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 496 (0)             ; 826 (0)                   ; 0 (0)         ; 311               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36                                                                                                                                                                                                                                                                                      ; RAIZQUADRADA                            ; work         ;
;       |RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|                     ; 262.0 (44.8)         ; 407.8 (50.7)                     ; 145.8 (5.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 496 (57)            ; 826 (98)                  ; 0 (0)         ; 311               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component                                                                                                                                                                                                                    ; RAIZQUADRADA_altfp_sqrt_4jc             ; work         ;
;          |RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|                                    ; 200.3 (104.3)        ; 340.3 (246.9)                    ; 140.0 (142.6)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 391 (44)            ; 716 (708)                 ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2                                                                                                                                                                    ; RAIZQUADRADA_alt_sqrt_block_rcb         ; work         ;
;             |altshift_taps:rad_ff0c_rtl_0|                                                    ; 6.5 (0.0)            ; 7.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0                                                                                                                                       ; altshift_taps                           ; work         ;
;                |shift_taps_puu:auto_generated|                                                ; 6.5 (3.0)            ; 7.5 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 8 (4)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0|shift_taps_puu:auto_generated                                                                                                         ; shift_taps_puu                          ; work         ;
;                   |altsyncram_gr91:altsyncram5|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0|shift_taps_puu:auto_generated|altsyncram_gr91:altsyncram5                                                                             ; altsyncram_gr91                         ; work         ;
;                   |cntr_ajf:cntr1|                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0|shift_taps_puu:auto_generated|cntr_ajf:cntr1                                                                                          ; cntr_ajf                                ; work         ;
;             |lpm_add_sub:add_sub10|                                                           ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_64g:auto_generated|                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_64g:auto_generated                                                                                                                   ; add_sub_64g                             ; work         ;
;             |lpm_add_sub:add_sub11|                                                           ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_e5g:auto_generated|                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_e5g:auto_generated                                                                                                                   ; add_sub_e5g                             ; work         ;
;             |lpm_add_sub:add_sub12|                                                           ; 2.9 (0.0)            ; 2.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_f5g:auto_generated|                                                   ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_f5g:auto_generated                                                                                                                   ; add_sub_f5g                             ; work         ;
;             |lpm_add_sub:add_sub13|                                                           ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_g5g:auto_generated|                                                   ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_g5g:auto_generated                                                                                                                   ; add_sub_g5g                             ; work         ;
;             |lpm_add_sub:add_sub14|                                                           ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_h5g:auto_generated|                                                   ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_h5g:auto_generated                                                                                                                   ; add_sub_h5g                             ; work         ;
;             |lpm_add_sub:add_sub15|                                                           ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_j5g:auto_generated|                                                   ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_j5g:auto_generated                                                                                                                   ; add_sub_j5g                             ; work         ;
;             |lpm_add_sub:add_sub16|                                                           ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_j5g:auto_generated|                                                   ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_j5g:auto_generated                                                                                                                   ; add_sub_j5g                             ; work         ;
;             |lpm_add_sub:add_sub17|                                                           ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_h5g:auto_generated|                                                   ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_h5g:auto_generated                                                                                                                   ; add_sub_h5g                             ; work         ;
;             |lpm_add_sub:add_sub18|                                                           ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_j5g:auto_generated|                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_j5g:auto_generated                                                                                                                   ; add_sub_j5g                             ; work         ;
;             |lpm_add_sub:add_sub19|                                                           ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_k5g:auto_generated|                                                   ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_k5g:auto_generated                                                                                                                   ; add_sub_k5g                             ; work         ;
;             |lpm_add_sub:add_sub20|                                                           ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_l5g:auto_generated|                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_l5g:auto_generated                                                                                                                   ; add_sub_l5g                             ; work         ;
;             |lpm_add_sub:add_sub21|                                                           ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_m5g:auto_generated|                                                   ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_m5g:auto_generated                                                                                                                   ; add_sub_m5g                             ; work         ;
;             |lpm_add_sub:add_sub22|                                                           ; 4.4 (0.0)            ; 4.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_n5g:auto_generated|                                                   ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_n5g:auto_generated                                                                                                                   ; add_sub_n5g                             ; work         ;
;             |lpm_add_sub:add_sub23|                                                           ; 4.9 (0.0)            ; 4.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_o5g:auto_generated|                                                   ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_o5g:auto_generated                                                                                                                   ; add_sub_o5g                             ; work         ;
;             |lpm_add_sub:add_sub24|                                                           ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_p5g:auto_generated|                                                   ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_p5g:auto_generated                                                                                                                   ; add_sub_p5g                             ; work         ;
;             |lpm_add_sub:add_sub25|                                                           ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_q5g:auto_generated|                                                   ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_q5g:auto_generated                                                                                                                   ; add_sub_q5g                             ; work         ;
;             |lpm_add_sub:add_sub26|                                                           ; 5.6 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_r5g:auto_generated|                                                   ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_r5g:auto_generated                                                                                                                   ; add_sub_r5g                             ; work         ;
;             |lpm_add_sub:add_sub27|                                                           ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_i5g:auto_generated|                                                   ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_i5g:auto_generated                                                                                                                   ; add_sub_i5g                             ; work         ;
;             |lpm_add_sub:add_sub28|                                                           ; 5.9 (0.0)            ; 5.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub28                                                                                                                                              ; lpm_add_sub                             ; work         ;
;                |add_sub_s5g:auto_generated|                                                   ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_s5g:auto_generated                                                                                                                   ; add_sub_s5g                             ; work         ;
;             |lpm_add_sub:add_sub4|                                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub4                                                                                                                                               ; lpm_add_sub                             ; work         ;
;                |add_sub_04g:auto_generated|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_04g:auto_generated                                                                                                                    ; add_sub_04g                             ; work         ;
;             |lpm_add_sub:add_sub5|                                                            ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                               ; lpm_add_sub                             ; work         ;
;                |add_sub_14g:auto_generated|                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_14g:auto_generated                                                                                                                    ; add_sub_14g                             ; work         ;
;             |lpm_add_sub:add_sub6|                                                            ; 1.3 (0.0)            ; 1.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                               ; lpm_add_sub                             ; work         ;
;                |add_sub_24g:auto_generated|                                                   ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_24g:auto_generated                                                                                                                    ; add_sub_24g                             ; work         ;
;             |lpm_add_sub:add_sub7|                                                            ; 1.8 (0.0)            ; 2.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                               ; lpm_add_sub                             ; work         ;
;                |add_sub_34g:auto_generated|                                                   ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_34g:auto_generated                                                                                                                    ; add_sub_34g                             ; work         ;
;             |lpm_add_sub:add_sub8|                                                            ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                               ; lpm_add_sub                             ; work         ;
;                |add_sub_44g:auto_generated|                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_44g:auto_generated                                                                                                                    ; add_sub_44g                             ; work         ;
;             |lpm_add_sub:add_sub9|                                                            ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                               ; lpm_add_sub                             ; work         ;
;                |add_sub_54g:auto_generated|                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_54g:auto_generated                                                                                                                    ; add_sub_54g                             ; work         ;
;          |altshift_taps:exp_ff20c_rtl_0|                                                      ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 275               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                      ; altshift_taps                           ; work         ;
;             |shift_taps_c0v:auto_generated|                                                   ; 8.5 (4.5)            ; 8.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (9)              ; 12 (5)                    ; 0 (0)         ; 275               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated                                                                                                                                                        ; shift_taps_c0v                          ; work         ;
;                |altsyncram_nu91:altsyncram5|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 275               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|altsyncram_nu91:altsyncram5                                                                                                                            ; altsyncram_nu91                         ; work         ;
;                |cntr_fjf:cntr1|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|cntr_fjf:cntr1                                                                                                                                         ; cntr_fjf                                ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 2.4 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|lpm_add_sub:add_sub1                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|lpm_add_sub:add_sub1|add_sub_64g:auto_generated                                                                                                                                                                    ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|lpm_add_sub:add_sub3                                                                                                                                                                                               ; lpm_add_sub                             ; work         ;
;             |add_sub_i5g:auto_generated|                                                      ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|lpm_add_sub:add_sub3|add_sub_i5g:auto_generated                                                                                                                                                                    ; add_sub_i5g                             ; work         ;
;    |SUB2:inst16|                                                                              ; 350.2 (0.0)          ; 361.2 (0.0)                      ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 549 (0)             ; 312 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16                                                                                                                                                                                                                                                                                              ; SUB2                                    ; work         ;
;       |SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|                               ; 350.2 (153.1)        ; 361.2 (159.5)                    ; 10.9 (6.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 549 (199)           ; 312 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component                                                                                                                                                                                                                                      ; SUB2_altfp_add_sub_oui                  ; work         ;
;          |SUB2_altbarrel_shift_aeb:rbarrel_shift|                                             ; 64.3 (64.3)          ; 67.3 (67.3)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_aeb                ; work         ;
;          |SUB2_altbarrel_shift_ltd:lbarrel_shift|                                             ; 41.8 (41.8)          ; 43.0 (43.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_ltd                ; work         ;
;          |SUB2_altpriority_encoder_e48:trailing_zeros_cnt|                                    ; 7.5 (0.0)            ; 8.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_e48            ; work         ;
;             |SUB2_altpriority_encoder_f48:altpriority_encoder22|                              ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                   ; SUB2_altpriority_encoder_f48            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder29|                           ; 3.0 (2.5)            ; 3.5 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;             |SUB2_altpriority_encoder_fj8:altpriority_encoder21|                              ; 4.5 (2.5)            ; 5.0 (2.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                   ; SUB2_altpriority_encoder_fj8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder23|                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder23                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder24|                           ; 1.0 (0.5)            ; 1.5 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;          |SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|                                    ; 9.2 (7.0)            ; 9.2 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_qb6            ; work         ;
;             |SUB2_altpriority_encoder_r08:altpriority_encoder7|                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                    ; SUB2_altpriority_encoder_r08            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder10|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;             |SUB2_altpriority_encoder_rf8:altpriority_encoder8|                               ; 1.7 (0.8)            ; 1.8 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                    ; SUB2_altpriority_encoder_rf8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder19|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder20|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub2|                                                               ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_45g:auto_generated|                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                      ; add_sub_45g                             ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_pdi:auto_generated|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                      ; add_sub_pdi                             ; work         ;
;          |lpm_add_sub:add_sub6|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                                    ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated                                                                                                                                                                           ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                                   ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                                   ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                        ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated                                                                                                                                                                             ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                           ; lpm_add_sub                             ; work         ;
;             |add_sub_ckg:auto_generated|                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_ckg:auto_generated                                                                                                                                                                ; add_sub_ckg                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                        ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;             |add_sub_lsg:auto_generated|                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_lsg:auto_generated                                                                                                                                                               ; add_sub_lsg                             ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                          ; lpm_compare                             ; work         ;
;             |cmpr_pjh:auto_generated|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                  ; cmpr_pjh                                ; work         ;
;    |SUB2:inst17|                                                                              ; 365.5 (0.0)          ; 372.7 (0.0)                      ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 588 (0)             ; 316 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17                                                                                                                                                                                                                                                                                              ; SUB2                                    ; work         ;
;       |SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|                               ; 365.5 (162.3)        ; 372.7 (166.8)                    ; 7.2 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 588 (228)           ; 316 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component                                                                                                                                                                                                                                      ; SUB2_altfp_add_sub_oui                  ; work         ;
;          |SUB2_altbarrel_shift_aeb:rbarrel_shift|                                             ; 64.0 (64.0)          ; 66.0 (66.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_aeb                ; work         ;
;          |SUB2_altbarrel_shift_ltd:lbarrel_shift|                                             ; 41.8 (41.8)          ; 43.8 (43.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_ltd                ; work         ;
;          |SUB2_altpriority_encoder_e48:trailing_zeros_cnt|                                    ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_e48            ; work         ;
;             |SUB2_altpriority_encoder_f48:altpriority_encoder22|                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                   ; SUB2_altpriority_encoder_f48            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder29|                           ; 3.0 (2.5)            ; 3.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;             |SUB2_altpriority_encoder_fj8:altpriority_encoder21|                              ; 10.5 (6.5)           ; 10.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                   ; SUB2_altpriority_encoder_fj8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder23|                           ; 2.0 (1.5)            ; 2.0 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder23                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder23|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder24|                           ; 1.5 (0.5)            ; 2.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;          |SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|                                    ; 8.8 (6.5)            ; 8.8 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_qb6            ; work         ;
;             |SUB2_altpriority_encoder_r08:altpriority_encoder7|                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                    ; SUB2_altpriority_encoder_r08            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder10|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;             |SUB2_altpriority_encoder_rf8:altpriority_encoder8|                               ; 1.8 (0.8)            ; 1.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                    ; SUB2_altpriority_encoder_rf8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder19|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder20|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub2|                                                               ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_45g:auto_generated|                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                      ; add_sub_45g                             ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 2.3 (0.0)            ; 2.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_pdi:auto_generated|                                                      ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                      ; add_sub_pdi                             ; work         ;
;          |lpm_add_sub:add_sub6|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                                    ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated                                                                                                                                                                           ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                                   ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                                   ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                        ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated                                                                                                                                                                             ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                           ; lpm_add_sub                             ; work         ;
;             |add_sub_ckg:auto_generated|                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_ckg:auto_generated                                                                                                                                                                ; add_sub_ckg                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                        ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;             |add_sub_lsg:auto_generated|                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_lsg:auto_generated                                                                                                                                                               ; add_sub_lsg                             ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                          ; lpm_compare                             ; work         ;
;             |cmpr_pjh:auto_generated|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                  ; cmpr_pjh                                ; work         ;
;    |SUB2:inst18|                                                                              ; 349.3 (0.0)          ; 356.1 (0.0)                      ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 549 (0)             ; 316 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18                                                                                                                                                                                                                                                                                              ; SUB2                                    ; work         ;
;       |SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|                               ; 349.3 (150.1)        ; 356.1 (156.2)                    ; 6.8 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 549 (199)           ; 316 (196)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component                                                                                                                                                                                                                                      ; SUB2_altfp_add_sub_oui                  ; work         ;
;          |SUB2_altbarrel_shift_aeb:rbarrel_shift|                                             ; 66.5 (66.5)          ; 67.3 (67.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_aeb                ; work         ;
;          |SUB2_altbarrel_shift_ltd:lbarrel_shift|                                             ; 41.9 (41.9)          ; 43.0 (43.0)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_ltd                ; work         ;
;          |SUB2_altpriority_encoder_e48:trailing_zeros_cnt|                                    ; 7.5 (0.0)            ; 7.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_e48            ; work         ;
;             |SUB2_altpriority_encoder_f48:altpriority_encoder22|                              ; 3.0 (0.0)            ; 3.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                   ; SUB2_altpriority_encoder_f48            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder29|                           ; 3.0 (2.5)            ; 3.2 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;             |SUB2_altpriority_encoder_fj8:altpriority_encoder21|                              ; 4.5 (2.5)            ; 4.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                   ; SUB2_altpriority_encoder_fj8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder23|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder23                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder24|                           ; 1.0 (0.5)            ; 1.5 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;          |SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|                                    ; 8.3 (6.2)            ; 8.3 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_qb6            ; work         ;
;             |SUB2_altpriority_encoder_r08:altpriority_encoder7|                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                    ; SUB2_altpriority_encoder_r08            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder10|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;             |SUB2_altpriority_encoder_rf8:altpriority_encoder8|                               ; 1.7 (0.8)            ; 1.7 (1.0)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                    ; SUB2_altpriority_encoder_rf8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder19|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder20|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub2|                                                               ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_45g:auto_generated|                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                      ; add_sub_45g                             ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_pdi:auto_generated|                                                      ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                      ; add_sub_pdi                             ; work         ;
;          |lpm_add_sub:add_sub6|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                                    ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated                                                                                                                                                                           ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                                   ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                                   ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                        ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated                                                                                                                                                                             ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                                     ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                           ; lpm_add_sub                             ; work         ;
;             |add_sub_ckg:auto_generated|                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_ckg:auto_generated                                                                                                                                                                ; add_sub_ckg                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                        ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;             |add_sub_lsg:auto_generated|                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_lsg:auto_generated                                                                                                                                                               ; add_sub_lsg                             ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                          ; lpm_compare                             ; work         ;
;             |cmpr_pjh:auto_generated|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                  ; cmpr_pjh                                ; work         ;
;    |SUB2:inst19|                                                                              ; 360.3 (0.0)          ; 378.0 (0.0)                      ; 17.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 583 (0)             ; 334 (0)                   ; 0 (0)         ; 321               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19                                                                                                                                                                                                                                                                                              ; SUB2                                    ; work         ;
;       |SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|                               ; 360.3 (153.3)        ; 378.0 (161.5)                    ; 17.7 (8.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 583 (206)           ; 334 (197)                 ; 0 (0)         ; 321               ; 2     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component                                                                                                                                                                                                                                      ; SUB2_altfp_add_sub_oui                  ; work         ;
;          |SUB2_altbarrel_shift_aeb:rbarrel_shift|                                             ; 61.0 (61.0)          ; 65.6 (65.6)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_aeb                ; work         ;
;          |SUB2_altbarrel_shift_ltd:lbarrel_shift|                                             ; 41.2 (41.2)          ; 45.9 (45.9)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                               ; SUB2_altbarrel_shift_ltd                ; work         ;
;          |SUB2_altpriority_encoder_e48:trailing_zeros_cnt|                                    ; 7.3 (0.0)            ; 8.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_e48            ; work         ;
;             |SUB2_altpriority_encoder_f48:altpriority_encoder22|                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                   ; SUB2_altpriority_encoder_f48            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder29|                           ; 3.0 (2.5)            ; 3.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_f48:altpriority_encoder22|SUB2_altpriority_encoder_vh8:altpriority_encoder29|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;             |SUB2_altpriority_encoder_fj8:altpriority_encoder21|                              ; 4.3 (2.5)            ; 5.5 (3.0)                        ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                   ; SUB2_altpriority_encoder_fj8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder23|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder23                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                |SUB2_altpriority_encoder_vh8:altpriority_encoder24|                           ; 1.0 (0.5)            ; 1.5 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24                                                                                ; SUB2_altpriority_encoder_vh8            ; work         ;
;                   |SUB2_altpriority_encoder_qh8:altpriority_encoder25|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_e48:trailing_zeros_cnt|SUB2_altpriority_encoder_fj8:altpriority_encoder21|SUB2_altpriority_encoder_vh8:altpriority_encoder24|SUB2_altpriority_encoder_qh8:altpriority_encoder25                             ; SUB2_altpriority_encoder_qh8            ; work         ;
;          |SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|                                    ; 8.8 (6.5)            ; 8.8 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                      ; SUB2_altpriority_encoder_qb6            ; work         ;
;             |SUB2_altpriority_encoder_r08:altpriority_encoder7|                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                    ; SUB2_altpriority_encoder_r08            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder10|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_r08:altpriority_encoder7|SUB2_altpriority_encoder_be8:altpriority_encoder10|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;             |SUB2_altpriority_encoder_rf8:altpriority_encoder8|                               ; 2.0 (1.0)            ; 2.0 (1.2)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                    ; SUB2_altpriority_encoder_rf8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder19|                           ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder19|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;                |SUB2_altpriority_encoder_be8:altpriority_encoder20|                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20                                                                                 ; SUB2_altpriority_encoder_be8            ; work         ;
;                   |SUB2_altpriority_encoder_6e8:altpriority_encoder12|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|SUB2_altpriority_encoder_qb6:leading_zeroes_cnt|SUB2_altpriority_encoder_rf8:altpriority_encoder8|SUB2_altpriority_encoder_be8:altpriority_encoder20|SUB2_altpriority_encoder_6e8:altpriority_encoder12                              ; SUB2_altpriority_encoder_6e8            ; work         ;
;          |altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|                                   ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 9 (0)                     ; 0 (0)         ; 105               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0                                                                                                                                                                                     ; altshift_taps                           ; work         ;
;             |shift_taps_ruu:auto_generated|                                                   ; 7.0 (3.0)            ; 7.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 9 (3)                     ; 0 (0)         ; 105               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                                       ; shift_taps_ruu                          ; work         ;
;                |altsyncram_hr91:altsyncram5|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 105               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|altsyncram_hr91:altsyncram5                                                                                                                           ; altsyncram_hr91                         ; work         ;
;                |cntr_rhf:cntr1|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|cntr_rhf:cntr1                                                                                                                                        ; cntr_rhf                                ; work         ;
;          |altshift_taps:input_is_infinite_dffe1_rtl_0|                                        ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 9 (0)                     ; 0 (0)         ; 216               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0                                                                                                                                                                                          ; altshift_taps                           ; work         ;
;             |shift_taps_3vu:auto_generated|                                                   ; 6.5 (1.9)            ; 6.5 (2.5)                        ; 0.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 9 (3)                     ; 0 (0)         ; 216               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated                                                                                                                                                            ; shift_taps_3vu                          ; work         ;
;                |altsyncram_0s91:altsyncram5|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 216               ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|altsyncram_0s91:altsyncram5                                                                                                                                ; altsyncram_0s91                         ; work         ;
;                |cntr_shf:cntr1|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|cntr_shf:cntr1                                                                                                                                             ; cntr_shf                                ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub2|                                                               ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_75g:auto_generated|                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                      ; add_sub_75g                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_45g:auto_generated|                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                      ; add_sub_45g                             ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 2.3 (0.0)            ; 2.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_pdi:auto_generated|                                                      ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                      ; add_sub_pdi                             ; work         ;
;          |lpm_add_sub:add_sub6|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                 ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                      ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                                    ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_8ek:auto_generated                                                                                                                                                                           ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                                   ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                                   ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_dvj:auto_generated                                                                                                                                                                          ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                        ; lpm_add_sub                             ; work         ;
;             |add_sub_8ek:auto_generated|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_8ek:auto_generated                                                                                                                                                                             ; add_sub_8ek                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;             |add_sub_dvj:auto_generated|                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_dvj:auto_generated                                                                                                                                                                            ; add_sub_dvj                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                           ; lpm_add_sub                             ; work         ;
;             |add_sub_ckg:auto_generated|                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_ckg:auto_generated                                                                                                                                                                ; add_sub_ckg                             ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                        ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;             |add_sub_lsg:auto_generated|                                                      ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_lsg:auto_generated                                                                                                                                                               ; add_sub_lsg                             ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                          ; lpm_compare                             ; work         ;
;             |cmpr_pjh:auto_generated|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                  ; cmpr_pjh                                ; work         ;
;    |SubConst:inst44|                                                                          ; 295.5 (0.0)          ; 306.5 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 454 (0)             ; 506 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44                                                                                                                                                                                                                                                                                          ; SubConst                                ; work         ;
;       |SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|                       ; 295.5 (125.8)        ; 306.5 (136.6)                    ; 11.0 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 454 (159)           ; 506 (263)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component                                                                                                                                                                                                                          ; SubConst_altfp_add_sub_esi              ; work         ;
;          |SubConst_altbarrel_shift_mtd:lbarrel_shift|                                         ; 35.0 (35.0)          ; 35.6 (35.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift                                                                                                                                                                               ; SubConst_altbarrel_shift_mtd            ; work         ;
;          |SubConst_altbarrel_shift_s0g:rbarrel_shift|                                         ; 55.4 (55.4)          ; 55.5 (55.5)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_s0g:rbarrel_shift                                                                                                                                                                               ; SubConst_altbarrel_shift_s0g            ; work         ;
;          |SubConst_altpriority_encoder_dna:trailing_zeros_cnt|                                ; 11.3 (2.3)           ; 12.3 (2.3)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 13 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt                                                                                                                                                                      ; SubConst_altpriority_encoder_dna        ; work         ;
;             |SubConst_altpriority_encoder_d6b:altpriority_encoder24|                          ; 6.7 (5.8)            ; 7.8 (7.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_d6b:altpriority_encoder24                                                                                                               ; SubConst_altpriority_encoder_d6b        ; work         ;
;                |SubConst_altpriority_encoder_2h9:altpriority_encoder26|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_d6b:altpriority_encoder24|SubConst_altpriority_encoder_2h9:altpriority_encoder26                                                        ; SubConst_altpriority_encoder_2h9        ; work         ;
;                |SubConst_altpriority_encoder_2h9:altpriority_encoder27|                       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_d6b:altpriority_encoder24|SubConst_altpriority_encoder_2h9:altpriority_encoder27                                                        ; SubConst_altpriority_encoder_2h9        ; work         ;
;                   |SubConst_altpriority_encoder_qh8:altpriority_encoder28|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_d6b:altpriority_encoder24|SubConst_altpriority_encoder_2h9:altpriority_encoder27|SubConst_altpriority_encoder_qh8:altpriority_encoder28 ; SubConst_altpriority_encoder_qh8        ; work         ;
;             |SubConst_altpriority_encoder_ena:altpriority_encoder25|                          ; 2.3 (0.8)            ; 2.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_ena:altpriority_encoder25                                                                                                               ; SubConst_altpriority_encoder_ena        ; work         ;
;                |SubConst_altpriority_encoder_2h9:altpriority_encoder32|                       ; 1.4 (1.2)            ; 1.4 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_ena:altpriority_encoder25|SubConst_altpriority_encoder_2h9:altpriority_encoder32                                                        ; SubConst_altpriority_encoder_2h9        ; work         ;
;                   |SubConst_altpriority_encoder_qh8:altpriority_encoder28|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_dna:trailing_zeros_cnt|SubConst_altpriority_encoder_ena:altpriority_encoder25|SubConst_altpriority_encoder_2h9:altpriority_encoder32|SubConst_altpriority_encoder_qh8:altpriority_encoder28 ; SubConst_altpriority_encoder_qh8        ; work         ;
;          |SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|                                ; 8.5 (6.9)            ; 8.5 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt                                                                                                                                                                      ; SubConst_altpriority_encoder_ou8        ; work         ;
;             |SubConst_altpriority_encoder_ue9:altpriority_encoder11|                          ; 1.3 (0.5)            ; 1.3 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_ue9:altpriority_encoder11                                                                                                               ; SubConst_altpriority_encoder_ue9        ; work         ;
;                |SubConst_altpriority_encoder_be8:altpriority_encoder22|                       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_ue9:altpriority_encoder11|SubConst_altpriority_encoder_be8:altpriority_encoder22                                                        ; SubConst_altpriority_encoder_be8        ; work         ;
;                   |SubConst_altpriority_encoder_6e8:altpriority_encoder21|                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_ue9:altpriority_encoder11|SubConst_altpriority_encoder_be8:altpriority_encoder22|SubConst_altpriority_encoder_6e8:altpriority_encoder21 ; SubConst_altpriority_encoder_6e8        ; work         ;
;                |SubConst_altpriority_encoder_be8:altpriority_encoder23|                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_ue9:altpriority_encoder11|SubConst_altpriority_encoder_be8:altpriority_encoder23                                                        ; SubConst_altpriority_encoder_be8        ; work         ;
;                   |SubConst_altpriority_encoder_6e8:altpriority_encoder21|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_ue9:altpriority_encoder11|SubConst_altpriority_encoder_be8:altpriority_encoder23|SubConst_altpriority_encoder_6e8:altpriority_encoder21 ; SubConst_altpriority_encoder_6e8        ; work         ;
;             |SubConst_altpriority_encoder_uv8:altpriority_encoder10|                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_uv8:altpriority_encoder10                                                                                                               ; SubConst_altpriority_encoder_uv8        ; work         ;
;                |SubConst_altpriority_encoder_be8:altpriority_encoder13|                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_uv8:altpriority_encoder10|SubConst_altpriority_encoder_be8:altpriority_encoder13                                                        ; SubConst_altpriority_encoder_be8        ; work         ;
;                   |SubConst_altpriority_encoder_6e8:altpriority_encoder21|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altpriority_encoder_ou8:leading_zeroes_cnt|SubConst_altpriority_encoder_uv8:altpriority_encoder10|SubConst_altpriority_encoder_be8:altpriority_encoder13|SubConst_altpriority_encoder_6e8:altpriority_encoder21 ; SubConst_altpriority_encoder_6e8        ; work         ;
;          |lpm_add_sub:add_sub1|                                                               ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub1                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_qei:auto_generated|                                                      ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub1|add_sub_qei:auto_generated                                                                                                                                                                          ; add_sub_qei                             ; work         ;
;          |lpm_add_sub:add_sub2|                                                               ; 4.1 (0.0)            ; 4.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub2                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_qei:auto_generated|                                                      ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub2|add_sub_qei:auto_generated                                                                                                                                                                          ; add_sub_qei                             ; work         ;
;          |lpm_add_sub:add_sub3|                                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub3                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_45g:auto_generated|                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                          ; add_sub_45g                             ; work         ;
;          |lpm_add_sub:add_sub4|                                                               ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub4                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_ivj:auto_generated|                                                      ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub4|add_sub_ivj:auto_generated                                                                                                                                                                          ; add_sub_ivj                             ; work         ;
;          |lpm_add_sub:add_sub5|                                                               ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub5                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_ivj:auto_generated|                                                      ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub5|add_sub_ivj:auto_generated                                                                                                                                                                          ; add_sub_ivj                             ; work         ;
;          |lpm_add_sub:add_sub6|                                                               ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub6                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                          ; add_sub_64g                             ; work         ;
;          |lpm_add_sub:add_sub7|                                                               ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_pdi:auto_generated|                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub7|add_sub_pdi:auto_generated                                                                                                                                                                          ; add_sub_pdi                             ; work         ;
;          |lpm_add_sub:add_sub8|                                                               ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub8                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_8fi:auto_generated|                                                      ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub8|add_sub_8fi:auto_generated                                                                                                                                                                          ; add_sub_8fi                             ; work         ;
;          |lpm_add_sub:add_sub9|                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub9                                                                                                                                                                                                     ; lpm_add_sub                             ; work         ;
;             |add_sub_64g:auto_generated|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                          ; add_sub_64g                             ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                        ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                              ; lpm_compare                             ; work         ;
;             |cmpr_pjh:auto_generated|                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                      ; cmpr_pjh                                ; work         ;
;    |add1:inst26|                                                                              ; 31.3 (0.0)           ; 31.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|add1:inst26                                                                                                                                                                                                                                                                                              ; add1                                    ; work         ;
;       |parallel_add:parallel_add_component|                                                   ; 31.3 (0.0)           ; 31.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|add1:inst26|parallel_add:parallel_add_component                                                                                                                                                                                                                                                          ; parallel_add                            ; work         ;
;          |par_add_sge:auto_generated|                                                         ; 31.3 (31.3)          ; 31.3 (31.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|add1:inst26|parallel_add:parallel_add_component|par_add_sge:auto_generated                                                                                                                                                                                                                               ; par_add_sge                             ; work         ;
;    |div_1:inst35|                                                                             ; 55.8 (0.0)           ; 88.4 (0.0)                       ; 32.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 158 (0)                   ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35                                                                                                                                                                                                                                                                                             ; div_1                                   ; work         ;
;       |div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|                                     ; 55.8 (0.0)           ; 88.4 (0.0)                       ; 32.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 158 (0)                   ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component                                                                                                                                                                                                                                           ; div_1_altfp_div_s4h                     ; work         ;
;          |div_1_altfp_div_pst_ege:altfp_div_pst1|                                             ; 55.8 (28.7)          ; 88.4 (62.8)                      ; 32.6 (34.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (17)             ; 158 (141)                 ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1                                                                                                                                                                                                    ; div_1_altfp_div_pst_ege                 ; work         ;
;             |altsyncram:altsyncram3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                             ; altsyncram                              ; work         ;
;                |altsyncram_aoq3:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_aoq3:auto_generated                                                                                                                                              ; altsyncram_aoq3                         ; work         ;
;             |lpm_add_sub:bias_addition|                                                       ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;                |add_sub_mhi:auto_generated|                                                   ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                               ; add_sub_mhi                             ; work         ;
;             |lpm_add_sub:exp_sub|                                                             ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                ; lpm_add_sub                             ; work         ;
;                |add_sub_3mh:auto_generated|                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                     ; add_sub_3mh                             ; work         ;
;             |lpm_add_sub:quotient_process|                                                    ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;                |add_sub_eng:auto_generated|                                                   ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                            ; add_sub_eng                             ; work         ;
;             |lpm_mult:a1_prod|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_tbt:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                           ; mult_tbt                                ; work         ;
;             |lpm_mult:b1_prod|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_rbt:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                           ; mult_rbt                                ; work         ;
;             |lpm_mult:q_partial_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                               ; lpm_mult                                ; work         ;
;                |mult_4ct:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                       ; mult_4ct                                ; work         ;
;             |lpm_mult:q_partial_1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                               ; lpm_mult                                ; work         ;
;                |mult_4ct:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                       ; mult_4ct                                ; work         ;
;             |lpm_mult:remainder_mult_0|                                                       ; 11.2 (0.0)           ; 11.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                          ; lpm_mult                                ; work         ;
;                |mult_2ct:auto_generated|                                                      ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |identificadorDeEstadoFPGA|div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                  ; mult_2ct                                ; work         ;
;    |lpm_latch:Inst1|                                                                          ; 3.3 (3.3)            ; 4.8 (4.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:Inst1                                                                                                                                                                                                                                                                                          ; lpm_latch                               ; work         ;
;    |lpm_latch:inst10|                                                                         ; 6.3 (6.3)            ; 7.8 (7.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst10                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst11|                                                                         ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst11                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst13|                                                                         ; 9.1 (9.1)            ; 12.4 (12.4)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst13                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst2|                                                                          ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst2                                                                                                                                                                                                                                                                                          ; lpm_latch                               ; work         ;
;    |lpm_latch:inst20|                                                                         ; 8.3 (8.3)            ; 11.5 (11.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst20                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst21|                                                                         ; 8.5 (8.5)            ; 10.7 (10.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst21                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst22|                                                                         ; 8.6 (8.6)            ; 13.7 (13.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst22                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst23|                                                                         ; 11.8 (11.8)          ; 12.8 (12.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst23                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst24|                                                                         ; 11.8 (11.8)          ; 12.3 (12.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst24                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst25|                                                                         ; 12.0 (12.0)          ; 13.1 (13.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst25                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst27|                                                                         ; 11.7 (11.7)          ; 13.2 (13.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst27                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst28|                                                                         ; 8.0 (8.0)            ; 10.3 (10.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst28                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst3|                                                                          ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst3                                                                                                                                                                                                                                                                                          ; lpm_latch                               ; work         ;
;    |lpm_latch:inst37|                                                                         ; 9.3 (9.3)            ; 12.7 (12.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst37                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst4|                                                                          ; 4.3 (4.3)            ; 4.4 (4.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst4                                                                                                                                                                                                                                                                                          ; lpm_latch                               ; work         ;
;    |lpm_latch:inst40|                                                                         ; 12.2 (12.2)          ; 12.8 (12.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst40                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst43|                                                                         ; 7.8 (7.8)            ; 14.0 (14.0)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst43                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst45|                                                                         ; 7.1 (7.1)            ; 12.7 (12.7)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst45                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst50|                                                                         ; 9.4 (9.4)            ; 11.1 (11.1)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst50                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst51|                                                                         ; 8.1 (8.1)            ; 11.8 (11.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst51                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst52|                                                                         ; 11.3 (11.3)          ; 11.4 (11.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst52                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst53|                                                                         ; 8.3 (8.3)            ; 10.6 (10.6)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst53                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst55|                                                                         ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst55                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst56|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst56                                                                                                                                                                                                                                                                                         ; lpm_latch                               ; work         ;
;    |lpm_latch:inst8|                                                                          ; 5.8 (5.8)            ; 7.2 (7.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst8                                                                                                                                                                                                                                                                                          ; lpm_latch                               ; work         ;
;    |lpm_latch:inst9|                                                                          ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |identificadorDeEstadoFPGA|lpm_latch:inst9                                                                                                                                                                                                                                                                                          ; lpm_latch                               ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                   ;
+--------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name   ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; PWM    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLK    ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[2] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[9] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[1] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[4] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[3] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[6] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[5] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[8] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[7] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; eda[0] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[2] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[9] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[1] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[4] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[3] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[6] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[5] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[8] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[7] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; emg[0] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[2] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[9] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[1] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[4] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[3] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[6] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[5] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[8] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[7] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; bvp[0] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[2]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[9]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[1]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[4]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[3]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[6]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[5]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[8]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[7]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; x[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                    ;
+-------------------------------------+-------------------+---------+
; Source Pin / Fanout                 ; Pad To Core Index ; Setting ;
+-------------------------------------+-------------------+---------+
; CLK                                 ;                   ;         ;
;      - lpm_latch:inst56|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst55|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[29] ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[18] ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[20] ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[10] ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[4]  ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[14] ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst53|latches[12] ; 1                 ; 0       ;
;      - lpm_latch:inst53|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[4]  ; 1                 ; 0       ;
;      - lpm_latch:inst40|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[13] ; 1                 ; 0       ;
;      - lpm_latch:inst40|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst40|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[4]  ; 1                 ; 0       ;
;      - lpm_latch:inst52|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[22] ; 1                 ; 0       ;
;      - lpm_latch:inst52|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst52|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst51|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst45|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst50|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[29] ; 1                 ; 0       ;
;      - lpm_latch:inst43|latches[28] ; 1                 ; 0       ;
;      - lpm_latch:inst43|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[0]  ; 1                 ; 0       ;
;      - lpm_latch:inst43|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst43|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[0]  ; 1                 ; 0       ;
;      - lpm_latch:inst37|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[1]  ; 1                 ; 0       ;
;      - lpm_latch:inst37|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[18] ; 1                 ; 0       ;
;      - lpm_latch:inst37|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst37|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[6]  ; 1                 ; 0       ;
;      - lpm_latch:inst28|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[7]  ; 1                 ; 0       ;
;      - lpm_latch:inst28|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[1]  ; 1                 ; 0       ;
;      - lpm_latch:inst28|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst28|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[18] ; 1                 ; 0       ;
;      - lpm_latch:inst25|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst25|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst27|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[23] ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[25] ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[29] ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[28] ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[27] ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[9]  ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[8]  ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[7]  ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[7]  ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[4]  ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[3]  ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[1]  ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[0]  ; 1                 ; 0       ;
;      - lpm_latch:inst23|latches[0]  ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[11] ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[13] ; 1                 ; 0       ;
;      - lpm_latch:inst24|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst24|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst23|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[24] ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[30] ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[29] ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst21|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[5]  ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[4]  ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[18] ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst22|latches[14] ; 1                 ; 0       ;
;      - lpm_latch:inst22|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[5]  ; 1                 ; 0       ;
;      - lpm_latch:inst20|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst20|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[6]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[5]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[0]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[10] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[9]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[8]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[7]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[4]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[3]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[2]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[1]  ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[12] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[11] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[14] ; 0                 ; 0       ;
;      - lpm_latch:inst13|latches[13] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[17] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[18] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[19] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[20] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[22] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[21] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[16] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[15] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[24] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[23] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[30] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[29] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[28] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[27] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[26] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[25] ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[22]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[21]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[20]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[19]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[18]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[17]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[16]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[15]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[24]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[23]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[30]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[29]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[28]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[27]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[26]  ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[25]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[25]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[26]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[27]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[28]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[30]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[29]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[24]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[23]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[22]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[21]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[20]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[19]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[18]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[17]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[16]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[15]  ; 0                 ; 0       ;
;      - lpm_latch:inst10|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst11|latches[31] ; 0                 ; 0       ;
;      - lpm_latch:inst9|latches[31]  ; 0                 ; 0       ;
;      - lpm_latch:inst8|latches[31]  ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[2]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[9]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[1]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[4]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[3]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[6]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[5]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[8]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[7]   ; 0                 ; 0       ;
;      - lpm_latch:inst3|latches[0]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[2]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[9]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[1]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[4]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[3]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[6]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[5]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[8]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[7]   ; 0                 ; 0       ;
;      - lpm_latch:inst4|latches[0]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[2]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[9]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[1]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[4]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[3]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[6]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[5]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[8]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[7]   ; 0                 ; 0       ;
;      - lpm_latch:inst2|latches[0]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[2]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[9]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[1]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[4]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[3]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[6]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[5]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[8]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[7]   ; 0                 ; 0       ;
;      - lpm_latch:Inst1|latches[0]   ; 0                 ; 0       ;
; eda[2]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[2]   ; 1                 ; 0       ;
; eda[9]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[9]   ; 1                 ; 0       ;
; eda[1]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[1]   ; 1                 ; 0       ;
; eda[4]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[4]   ; 0                 ; 0       ;
; eda[3]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[3]   ; 1                 ; 0       ;
; eda[6]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[6]   ; 1                 ; 0       ;
; eda[5]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[5]   ; 1                 ; 0       ;
; eda[8]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[8]   ; 1                 ; 0       ;
; eda[7]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[7]   ; 1                 ; 0       ;
; eda[0]                              ;                   ;         ;
;      - lpm_latch:inst3|latches[0]   ; 1                 ; 0       ;
; emg[2]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[2]   ; 1                 ; 0       ;
; emg[9]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[9]   ; 1                 ; 0       ;
; emg[1]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[1]   ; 1                 ; 0       ;
; emg[4]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[4]   ; 1                 ; 0       ;
; emg[3]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[3]   ; 1                 ; 0       ;
; emg[6]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[6]   ; 0                 ; 0       ;
; emg[5]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[5]   ; 1                 ; 0       ;
; emg[8]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[8]   ; 0                 ; 0       ;
; emg[7]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[7]   ; 0                 ; 0       ;
; emg[0]                              ;                   ;         ;
;      - lpm_latch:inst4|latches[0]   ; 0                 ; 0       ;
; bvp[2]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[2]   ; 1                 ; 0       ;
; bvp[9]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[9]   ; 0                 ; 0       ;
; bvp[1]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[1]   ; 1                 ; 0       ;
; bvp[4]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[4]   ; 0                 ; 0       ;
; bvp[3]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[3]   ; 1                 ; 0       ;
; bvp[6]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[6]   ; 1                 ; 0       ;
; bvp[5]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[5]   ; 0                 ; 0       ;
; bvp[8]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[8]   ; 1                 ; 0       ;
; bvp[7]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[7]   ; 1                 ; 0       ;
; bvp[0]                              ;                   ;         ;
;      - lpm_latch:inst2|latches[0]   ; 0                 ; 0       ;
; x[2]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[2]   ; 0                 ; 0       ;
; x[9]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[9]   ; 0                 ; 0       ;
; x[1]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[1]   ; 0                 ; 0       ;
; x[4]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[4]   ; 1                 ; 0       ;
; x[3]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[3]   ; 1                 ; 0       ;
; x[6]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[6]   ; 0                 ; 0       ;
; x[5]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[5]   ; 1                 ; 0       ;
; x[8]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[8]   ; 1                 ; 0       ;
; x[7]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[7]   ; 0                 ; 0       ;
; x[0]                                ;                   ;         ;
;      - lpm_latch:Inst1|latches[0]   ; 1                 ; 0       ;
+-------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                          ; Location             ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:add_sub1|add_sub_qei:auto_generated|pipeline_dffe[8]                                                                                                                          ; FF_X39_Y18_N59       ; 37      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_ckg:auto_generated|op_1~9                                                                                                              ; LABCELL_X31_Y17_N39  ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_add_sub_res_mag_dffe27[26]                                                                                                                                                            ; FF_X25_Y16_N14       ; 34      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_leading_zeros_dffe31[4]                                                                                                                                                               ; FF_X25_Y18_N26       ; 28      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|man_res_rounding_add_sub_result_reg[24]                                                                                                                                                   ; FF_X29_Y17_N32       ; 24      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|rshift_distance_dffe13[1]                                                                                                                                                                 ; FF_X36_Y18_N26       ; 27      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|rshift_distance_dffe14[3]                                                                                                                                                                 ; FF_X36_Y17_N29       ; 27      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ADD2:inst39|ADD2_altfp_add_sub_5vi:ADD2_altfp_add_sub_5vi_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0                                                                                                                              ; LABCELL_X24_Y14_N45  ; 28      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                           ; PIN_G12              ; 650     ; Latch enable ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                           ; PIN_G12              ; 5417    ; Clock        ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|altsyncram_1v91:altsyncram4|ram_block5a496 ; M10K_X30_Y16_N0      ; 60      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|altsyncram_1v91:altsyncram4|ram_block5a501 ; M10K_X38_Y16_N0      ; 62      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|ConversorFloatToInt_altbarrel_shift_dof:altbarrel_shift6|sel_pipec4r1d                                                                       ; FF_X43_Y16_N23       ; 30      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|add_1_w~4                                                                                                                                    ; LABCELL_X44_Y14_N0   ; 10      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|lowest_integer_selector                                                                                                                      ; LABCELL_X43_Y16_N9   ; 9       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|power2_value_reg[2]                                                                                                                          ; FF_X43_Y16_N53       ; 33      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|exp_value_dffe1[8]                                                                                                                                                                                ; FF_X35_Y22_N23       ; 98      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|wire_w_lg_underflow_w554w[0]~1                                                                                                                                                                    ; LABCELL_X25_Y18_N12  ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|wire_w_lg_w551w552w[0]                                                                                                                                                                            ; LABCELL_X25_Y18_N33  ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|wire_w_lg_w_lg_w_lg_w_lg_overflow_w536w537w538w539w[0]                                                                                                                                            ; LABCELL_X25_Y18_N36  ; 22      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|cntr_0if:cntr1|cout_actual                                                                                        ; LABCELL_X31_Y21_N57  ; 7       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ram_block5a0                             ; M10K_X38_Y22_N0      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ram_block5a1                             ; M10K_X38_Y22_N0      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ram_block5a2                             ; M10K_X38_Y22_N0      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ram_block5a3                             ; M10K_X38_Y22_N0      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ram_block5a4                             ; M10K_X38_Y22_N0      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ram_block5a6                             ; M10K_X38_Y22_N0      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[24]                                                                                                                                                                             ; FF_X45_Y23_N44       ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[24]                                                                                                                                                                             ; FF_X48_Y23_N44       ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[24]                                                                                                                                                                             ; FF_X43_Y21_N44       ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[24]                                                                                                                                                                             ; FF_X45_Y21_N44       ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[24]                                                                                                                                                                             ; FF_X45_Y15_N44       ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_round_p2[24]                                                                                                                                                                             ; FF_X34_Y19_N8        ; 25      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0|shift_taps_puu:auto_generated|altsyncram_gr91:altsyncram5|ram_block6a2                     ; M10K_X38_Y20_N0      ; 3       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0|shift_taps_puu:auto_generated|cntr_ajf:cntr1|cout_actual                                   ; MLABCELL_X37_Y20_N42 ; 4       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|cntr_fjf:cntr1|cout_actual                                                                                  ; LABCELL_X47_Y17_N57  ; 7       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|exp_in_ff[0]                                                                                                                                                            ; FF_X50_Y18_N41       ; 28      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated|op_1~1                                                                                                                                    ; LABCELL_X40_Y30_N51  ; 92      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SUB2:inst16|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                               ; FF_X49_Y28_N5        ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated|op_1~1                                                                                                                                    ; LABCELL_X43_Y28_N51  ; 92      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                               ; FF_X44_Y25_N5        ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated|op_1~1                                                                                                                                    ; LABCELL_X35_Y31_N51  ; 94      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                               ; FF_X41_Y26_N59       ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated|op_1~1                                                                                                                                    ; LABCELL_X24_Y32_N51  ; 93      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                               ; FF_X28_Y34_N5        ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|SubConst_altbarrel_shift_mtd:lbarrel_shift|sel_pipec4r1d                                                                                                                      ; FF_X44_Y12_N50       ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|lpm_add_sub:add_sub8|add_sub_8fi:auto_generated|pipeline_dffe[24]                                                                                                             ; FF_X47_Y12_N44       ; 24      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|man_leading_zeros_dffe31[2]                                                                                                                                                   ; FF_X41_Y12_N14       ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|rshift_distance_dffe13[1]                                                                                                                                                     ; FF_X39_Y15_N14       ; 27      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SubConst:inst44|SubConst_altfp_add_sub_esi:SubConst_altfp_add_sub_esi_component|rshift_distance_dffe14[3]                                                                                                                                                     ; FF_X39_Y16_N26       ; 27      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|man_result_mux_select                                                                                                                                   ; MLABCELL_X37_Y19_N57 ; 22      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; lpm_latch:Inst1|latches[9]                                                                                                                                                                                                                                    ; LABCELL_X53_Y21_N42  ; 10      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; lpm_latch:inst2|latches[9]                                                                                                                                                                                                                                    ; LABCELL_X53_Y16_N39  ; 14      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; lpm_latch:inst3|latches[9]                                                                                                                                                                                                                                    ; LABCELL_X53_Y24_N18  ; 13      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; lpm_latch:inst4|latches[9]                                                                                                                                                                                                                                    ; LABCELL_X48_Y18_N27  ; 10      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y27_N57 ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                                                                                                                         ; LABCELL_X50_Y26_N3   ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y21_N54 ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; rtl~3                                                                                                                                                                                                                                                         ; LABCELL_X40_Y26_N57  ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; CLK  ; PIN_G12  ; 5417    ; Global Clock         ; GCLK9            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------+---------------------+
; Name      ; Fan-Out             ;
+-----------+---------------------+
; CLK~input ; 649                 ;
+-----------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                   ; Location                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|ConvIntToFloat_altbarrel_shift_aof:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_k0v:auto_generated|altsyncram_1v91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 518          ; 3            ; 518          ; yes                    ; no                      ; yes                    ; yes                     ; 1554 ; 3                           ; 471                         ; 3                           ; 471                         ; 1413                ; 12          ; 0     ; None                  ; M10K_X38_Y16_N0, M10K_X30_Y16_N0, M10K_X30_Y19_N0, M10K_X38_Y19_N0, M10K_X38_Y17_N0, M10K_X38_Y24_N0, M10K_X30_Y23_N0, M10K_X38_Y23_N0, M10K_X38_Y25_N0, M10K_X30_Y25_N0, M10K_X38_Y27_N0, M10K_X38_Y28_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; ConvIntToFloat:inst|ConvIntToFloat_altfp_convert_vpm:ConvIntToFloat_altfp_convert_vpm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_4vu:auto_generated|altsyncram_1s91:altsyncram4|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 94           ; 4            ; 94           ; yes                    ; no                      ; yes                    ; yes                     ; 376  ; 4                           ; 94                          ; 4                           ; 94                          ; 376                 ; 3           ; 0     ; None                  ; M10K_X38_Y18_N0, M10K_X46_Y24_N0, M10K_X46_Y25_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_tuu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 3            ; 16           ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 48   ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0     ; None                  ; M10K_X30_Y22_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; MLC:inst15|altsyncram:altsyncram_component|altsyncram_4124:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; ROM              ; Single Clock ; 4            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 128  ; 2                           ; 32                          ; --                          ; --                          ; 64                  ; 2           ; 0     ; ../Trabalho C++/c.mif ; M10K_X30_Y18_N0, M10K_X38_Y29_N0                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; MLW:inst14|altsyncram:altsyncram_component|altsyncram_o124:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; ROM              ; Single Clock ; 4            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 128  ; 2                           ; 32                          ; --                          ; --                          ; 64                  ; 1           ; 0     ; ../Trabalho C++/w.mif ; M10K_X30_Y18_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_6vu:auto_generated|altsyncram_9s91:altsyncram5|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 19           ; 9            ; 19           ; yes                    ; no                      ; yes                    ; yes                     ; 171  ; 9                           ; 19                          ; 9                           ; 19                          ; 171                 ; 1           ; 0     ; None                  ; M10K_X30_Y21_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_2vu:auto_generated|altsyncram_vr91:altsyncram4|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                  ; M10K_X46_Y18_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_add_sub:exp_add_adder|add_sub_f6j:auto_generated|altshift_taps:pipeline_dffe_rtl_0|shift_taps_suu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 60           ; 4            ; 60           ; yes                    ; no                      ; yes                    ; yes                     ; 240  ; 4                           ; 60                          ; 4                           ; 60                          ; 240                 ; 2           ; 0     ; None                  ; M10K_X46_Y20_N0, M10K_X46_Y22_N0                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|altshift_taps:result_extra1_reg_rtl_0|shift_taps_id31:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 14           ; 3            ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 42   ; 3                           ; 12                          ; 3                           ; 12                          ; 36                  ; 1           ; 0     ; None                  ; M10K_X38_Y22_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|altshift_taps:rad_ff0c_rtl_0|shift_taps_puu:auto_generated|altsyncram_gr91:altsyncram5|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; Single Clock ; 12           ; 3            ; 12           ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 36   ; 12                          ; 3                           ; 12                          ; 3                           ; 36                  ; 1           ; 0     ; None                  ; M10K_X38_Y20_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_c0v:auto_generated|altsyncram_nu91:altsyncram5|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 25           ; 11           ; 25           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 275  ; 25                          ; 11                          ; 25                          ; 11                          ; 275                 ; 1           ; 0     ; None                  ; M10K_X46_Y19_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_ruu:auto_generated|altsyncram_hr91:altsyncram5|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 21           ; 5            ; 21           ; yes                    ; no                      ; yes                    ; yes                     ; 105  ; 5                           ; 21                          ; 5                           ; 21                          ; 105                 ; 1           ; 0     ; None                  ; M10K_X30_Y20_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3vu:auto_generated|altsyncram_0s91:altsyncram5|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 36           ; 6            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 216  ; 6                           ; 36                          ; 6                           ; 36                          ; 216                 ; 1           ; 0     ; None                  ; M10K_X22_Y24_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_aoq3:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1           ; 0     ; div_1.hex             ; M10K_X38_Y15_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 12          ;
; Sum of two 18x18                ; 3           ;
; Independent 27x27               ; 9           ;
; Total number of DSP blocks      ; 24          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 27          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                              ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X33_Y19_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~140                                                   ; Two Independent 18x18 ; DSP_X8_Y19_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~481                                                   ; Sum of two 18x18      ; DSP_X8_Y21_N0  ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:man_prod|mult_ecs:auto_generated|Mult0~822                                                   ; Two Independent 18x18 ; DSP_X8_Y23_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8        ; Two Independent 18x18 ; DSP_X33_Y13_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_gpr:auto_generated|Mult0~8                                                      ; Two Independent 18x18 ; DSP_X8_Y29_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8        ; Two Independent 18x18 ; DSP_X33_Y7_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X33_Y9_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X33_Y11_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~140                                           ; Sum of two 18x18      ; DSP_X15_Y21_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~481                                           ; Two Independent 18x18 ; DSP_X15_Y19_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~140                                             ; Two Independent 18x18 ; DSP_X8_Y25_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_fcs:auto_generated|Mult0~822                                           ; Two Independent 18x18 ; DSP_X15_Y23_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~481                                             ; Sum of two 18x18      ; DSP_X8_Y27_N0  ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_ics:auto_generated|Mult0~822                                             ; Two Independent 18x18 ; DSP_X15_Y27_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated|Mult0~mac          ; Independent 27x27     ; DSP_X33_Y15_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; div_1:inst35|div_1_altfp_div_s4h:div_1_altfp_div_s4h_component|div_1_altfp_div_pst_ege:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated|Mult0~mac          ; Independent 27x27     ; DSP_X33_Y5_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; POW_2:inst34|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X33_Y17_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~8                                                  ; Two Independent 18x18 ; DSP_X15_Y29_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_cbs:auto_generated|Mult0~349                                                ; Independent 27x27     ; DSP_X15_Y25_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X33_Y21_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X33_Y23_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; POW_2:inst32|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X33_Y25_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; POW_2:inst30|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|lpm_mult:man_product2_mult|mult_qcs:auto_generated|Mult0~mac                                     ; Independent 27x27     ; DSP_X33_Y27_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 12,586 / 140,056 ( 9 % ) ;
; C12 interconnects            ; 112 / 6,048 ( 2 % )      ;
; C2 interconnects             ; 4,097 / 54,648 ( 7 % )   ;
; C4 interconnects             ; 1,987 / 25,920 ( 8 % )   ;
; DQS bus muxes                ; 0 / 17 ( 0 % )           ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )           ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )           ;
; Direct links                 ; 1,553 / 140,056 ( 1 % )  ;
; Global clocks                ; 1 / 16 ( 6 % )           ;
; Local interconnects          ; 2,949 / 36,960 ( 8 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )           ;
; R14 interconnects            ; 292 / 5,984 ( 5 % )      ;
; R14/C12 interconnect drivers ; 376 / 9,504 ( 4 % )      ;
; R3 interconnects             ; 5,371 / 60,192 ( 9 % )   ;
; R6 interconnects             ; 7,391 / 127,072 ( 6 % )  ;
; Spine clocks                 ; 4 / 120 ( 3 % )          ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )        ;
+------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 42        ; 0            ; 0            ; 42        ; 42        ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 42           ; 42           ; 42           ; 42           ; 42           ; 0         ; 42           ; 42           ; 0         ; 0         ; 42           ; 41           ; 42           ; 42           ; 42           ; 42           ; 41           ; 42           ; 42           ; 42           ; 42           ; 41           ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; PWM                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLK                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; eda[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emg[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bvp[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; x[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLK             ; CLK                  ; 636.8             ;
; I/O             ; CLK                  ; 330.2             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                     ; Destination Register                                                                                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLK                                                                                                                                                 ; lpm_latch:inst4|latches[7]                                                                                                                       ; 1.743             ;
; lpm_latch:inst25|latches[25]                                                                                                                        ; lpm_latch:inst28|latches[26]                                                                                                                     ; 1.188             ;
; lpm_latch:inst25|latches[27]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 1.159             ;
; lpm_latch:inst55|latches[6]                                                                                                                         ; lpm_latch:inst56|latches[0]                                                                                                                      ; 1.156             ;
; lpm_latch:inst25|latches[23]                                                                                                                        ; lpm_latch:inst28|latches[24]                                                                                                                     ; 1.140             ;
; lpm_latch:inst25|latches[30]                                                                                                                        ; lpm_latch:inst28|latches[31]                                                                                                                     ; 1.133             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|exp_out_dffe5[6]                                                                ; lpm_latch:inst20|latches[29]                                                                                                                     ; 1.099             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|exp_out_dffe5[7]                                                                ; lpm_latch:inst20|latches[30]                                                                                                                     ; 1.083             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|exp_out_dffe5[1]                                                                ; lpm_latch:inst20|latches[24]                                                                                                                     ; 1.083             ;
; lpm_latch:inst25|latches[22]                                                                                                                        ; lpm_latch:inst28|latches[22]                                                                                                                     ; 1.054             ;
; lpm_latch:inst25|latches[24]                                                                                                                        ; lpm_latch:inst28|latches[24]                                                                                                                     ; 1.054             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|exp_out_dffe5[0]                                                                ; lpm_latch:inst20|latches[23]                                                                                                                     ; 1.049             ;
; ContadorPWM:inst46|lpm_counter:LPM_COUNTER_component|cntr_0ih:auto_generated|counter_reg_bit[4]                                                     ; lpm_latch:inst56|latches[0]                                                                                                                      ; 1.044             ;
; lpm_latch:inst27|latches[28]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 1.041             ;
; lpm_latch:inst27|latches[22]                                                                                                                        ; lpm_latch:inst28|latches[22]                                                                                                                     ; 1.038             ;
; lpm_latch:inst27|latches[26]                                                                                                                        ; lpm_latch:inst28|latches[26]                                                                                                                     ; 1.031             ;
; lpm_latch:inst55|latches[5]                                                                                                                         ; lpm_latch:inst56|latches[0]                                                                                                                      ; 1.013             ;
; ContadorPWM:inst46|lpm_counter:LPM_COUNTER_component|cntr_0ih:auto_generated|counter_reg_bit[6]                                                     ; lpm_latch:inst56|latches[0]                                                                                                                      ; 1.006             ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[8]                                                                   ; lpm_latch:inst52|latches[8]                                                                                                                      ; 1.005             ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[20]                                                                  ; lpm_latch:inst52|latches[20]                                                                                                                     ; 1.005             ;
; lpm_latch:inst27|latches[24]                                                                                                                        ; lpm_latch:inst28|latches[24]                                                                                                                     ; 1.002             ;
; lpm_latch:inst25|latches[21]                                                                                                                        ; lpm_latch:inst28|latches[22]                                                                                                                     ; 0.996             ;
; lpm_latch:inst25|latches[16]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.988             ;
; ContadorPWM:inst46|lpm_counter:LPM_COUNTER_component|cntr_0ih:auto_generated|counter_reg_bit[7]                                                     ; lpm_latch:inst56|latches[0]                                                                                                                      ; 0.987             ;
; ContadorPWM:inst46|lpm_counter:LPM_COUNTER_component|cntr_0ih:auto_generated|counter_reg_bit[3]                                                     ; lpm_latch:inst56|latches[0]                                                                                                                      ; 0.968             ;
; lpm_latch:inst27|latches[20]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.967             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[7]                                                                   ; lpm_latch:inst25|latches[30]                                                                                                                     ; 0.955             ;
; lpm_latch:inst27|latches[19]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.955             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[21]                                                                  ; lpm_latch:inst25|latches[21]                                                                                                                     ; 0.951             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[0]                                                                   ; lpm_latch:inst25|latches[23]                                                                                                                     ; 0.948             ;
; lpm_latch:inst27|latches[25]                                                                                                                        ; lpm_latch:inst28|latches[26]                                                                                                                     ; 0.946             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[4]                                                                   ; lpm_latch:inst25|latches[27]                                                                                                                     ; 0.945             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[2]                                                                   ; lpm_latch:inst25|latches[25]                                                                                                                     ; 0.940             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[1]                                                                   ; lpm_latch:inst25|latches[24]                                                                                                                     ; 0.938             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[5]                                                                   ; lpm_latch:inst27|latches[28]                                                                                                                     ; 0.934             ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|integer_result_reg[6]              ; lpm_latch:inst55|latches[6]                                                                                                                      ; 0.932             ;
; lpm_latch:inst27|latches[29]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.927             ;
; lpm_latch:inst27|latches[23]                                                                                                                        ; lpm_latch:inst28|latches[24]                                                                                                                     ; 0.918             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[20]                                                                  ; lpm_latch:inst27|latches[20]                                                                                                                     ; 0.917             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[3]                                                                   ; lpm_latch:inst27|latches[26]                                                                                                                     ; 0.914             ;
; lpm_latch:inst25|latches[28]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.912             ;
; lpm_latch:inst23|latches[28]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.911             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[22]                                                                  ; lpm_latch:inst27|latches[22]                                                                                                                     ; 0.904             ;
; lpm_latch:inst23|latches[29]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.904             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[1]                                                                   ; lpm_latch:inst27|latches[24]                                                                                                                     ; 0.898             ;
; EXP1:inst38|EXP1_altfp_exp_5fc:EXP1_altfp_exp_5fc_component|result_pipe_dffe16[22]                                                                  ; lpm_latch:inst51|latches[22]                                                                                                                     ; 0.896             ;
; lpm_latch:inst25|latches[6]                                                                                                                         ; lpm_latch:inst28|latches[13]                                                                                                                     ; 0.887             ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[18]                                                               ; lpm_latch:inst13|latches[18]                                                                                                                     ; 0.880             ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[7]                                                                ; lpm_latch:inst13|latches[7]                                                                                                                      ; 0.879             ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[21]                                                                  ; lpm_latch:inst52|latches[21]                                                                                                                     ; 0.878             ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[9]                                                                ; lpm_latch:inst13|latches[9]                                                                                                                      ; 0.878             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[19]                                                                  ; lpm_latch:inst27|latches[19]                                                                                                                     ; 0.873             ;
; lpm_latch:inst27|latches[30]                                                                                                                        ; lpm_latch:inst28|latches[31]                                                                                                                     ; 0.868             ;
; lpm_latch:inst24|latches[29]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.866             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[6]                                                                   ; lpm_latch:inst27|latches[29]                                                                                                                     ; 0.852             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[10] ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.842             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[0]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.842             ;
; lpm_latch:inst27|latches[10]                                                                                                                        ; lpm_latch:inst28|latches[13]                                                                                                                     ; 0.837             ;
; lpm_latch:inst27|latches[27]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.837             ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[2]                                                                ; lpm_latch:inst21|latches[2]                                                                                                                      ; 0.832             ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[18]                                                                  ; lpm_latch:inst52|latches[18]                                                                                                                     ; 0.829             ;
; ConversorFloatToInt:inst41|ConversorFloatToInt_altfp_convert_dnm:ConversorFloatToInt_altfp_convert_dnm_component|integer_result_reg[5]              ; lpm_latch:inst55|latches[5]                                                                                                                      ; 0.826             ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[12]                                                               ; lpm_latch:inst13|latches[12]                                                                                                                     ; 0.826             ;
; SUB2:inst19|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[13]                                                               ; lpm_latch:inst13|latches[13]                                                                                                                     ; 0.825             ;
; lpm_latch:inst55|latches[7]                                                                                                                         ; lpm_latch:inst56|latches[0]                                                                                                                      ; 0.818             ;
; lpm_latch:inst27|latches[5]                                                                                                                         ; lpm_latch:inst28|latches[13]                                                                                                                     ; 0.817             ;
; lpm_latch:inst27|latches[14]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.817             ;
; lpm_latch:inst25|latches[4]                                                                                                                         ; lpm_latch:inst28|latches[13]                                                                                                                     ; 0.814             ;
; lpm_latch:inst27|latches[17]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.812             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff7c[15]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff16c[0] ; 0.811             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff7c[13]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff16c[0] ; 0.801             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff7c[10]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff16c[0] ; 0.799             ;
; lpm_latch:inst25|latches[18]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.799             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[4]                                                                ; lpm_latch:inst20|latches[4]                                                                                                                      ; 0.798             ;
; lpm_latch:inst27|latches[15]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.789             ;
; lpm_latch:inst25|latches[8]                                                                                                                         ; lpm_latch:inst28|latches[13]                                                                                                                     ; 0.779             ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[3]                                                                ; lpm_latch:inst21|latches[3]                                                                                                                      ; 0.779             ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[5]                                                                ; lpm_latch:inst21|latches[5]                                                                                                                      ; 0.779             ;
; lpm_latch:inst55|latches[2]                                                                                                                         ; lpm_latch:inst56|latches[0]                                                                                                                      ; 0.778             ;
; lpm_latch:inst25|latches[29]                                                                                                                        ; lpm_latch:inst28|latches[29]                                                                                                                     ; 0.778             ;
; POW_2:inst42|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[1]                                                                   ; lpm_latch:inst52|latches[1]                                                                                                                      ; 0.776             ;
; lpm_latch:inst25|latches[20]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.771             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[4]                                                                   ; lpm_latch:inst27|latches[27]                                                                                                                     ; 0.771             ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[6]                                                                ; lpm_latch:inst21|latches[6]                                                                                                                      ; 0.770             ;
; SUB2:inst17|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[13]                                                               ; lpm_latch:inst21|latches[13]                                                                                                                     ; 0.770             ;
; lpm_latch:inst27|latches[16]                                                                                                                        ; lpm_latch:inst28|latches[20]                                                                                                                     ; 0.770             ;
; POW_2:inst31|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|exp_result_ff[5]                                                                   ; lpm_latch:inst25|latches[28]                                                                                                                     ; 0.769             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[22]                                                               ; lpm_latch:inst20|latches[22]                                                                                                                     ; 0.760             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[17] ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.759             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[7]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.759             ;
; POW_2:inst33|POW_2_altfp_mult_rln:POW_2_altfp_mult_rln_component|man_result_ff[21]                                                                  ; lpm_latch:inst27|latches[21]                                                                                                                     ; 0.758             ;
; lpm_latch:inst25|latches[10]                                                                                                                        ; lpm_latch:inst28|latches[13]                                                                                                                     ; 0.752             ;
; lpm_latch:inst23|latches[26]                                                                                                                        ; lpm_latch:inst28|latches[26]                                                                                                                     ; 0.750             ;
; lpm_latch:inst55|latches[3]                                                                                                                         ; lpm_latch:inst56|latches[0]                                                                                                                      ; 0.749             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[12] ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.748             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[2]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.748             ;
; lpm_latch:inst55|latches[1]                                                                                                                         ; lpm_latch:inst56|latches[0]                                                                                                                      ; 0.747             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[4]  ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.747             ;
; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|rad_ff22c[14] ; RAIZQUADRADA:inst36|RAIZQUADRADA_altfp_sqrt_4jc:RAIZQUADRADA_altfp_sqrt_4jc_component|RAIZQUADRADA_alt_sqrt_block_rcb:alt_sqrt_block2|q_ff1c[0]  ; 0.745             ;
; SUB2:inst18|SUB2_altfp_add_sub_oui:SUB2_altfp_add_sub_oui_component|man_out_dffe5[12]                                                               ; lpm_latch:inst20|latches[12]                                                                                                                     ; 0.745             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CEBA2F17A7 for design "identificadorDeEstadoFPGA"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLK~inputCLKENA0 with 7466 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Warning (335093): TimeQuest Timing Analyzer is analyzing 649 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'identificadorDeEstadoFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 826 registers into blocks of type DSP block
    Extra Info (176220): Created 50 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:24
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:26
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:37
Info (11888): Total time spent on timing analysis during the Fitter is 35.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:40
Info (144001): Generated suppressed messages file C:/Users/Muril/Desktop/ProjetoSistemasDigitais/output_files/identificadorDeEstadoFPGA.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 6147 megabytes
    Info: Processing ended: Tue Feb 15 16:39:56 2022
    Info: Elapsed time: 00:05:41
    Info: Total CPU time (on all processors): 00:09:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Muril/Desktop/ProjetoSistemasDigitais/output_files/identificadorDeEstadoFPGA.fit.smsg.


