** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=8e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=48e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=47e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=47e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=22e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=7e-6 W=390e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=452e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=7e-6 W=390e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=452e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=2e-6 W=29e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=232e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=174e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=61e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=61e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=162e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=56e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=56e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 4.72001 mW
** Area: 14956 (mu_m)^2
** Transit frequency: 35.9061 MHz
** Transit frequency with error factor: 35.9057 MHz
** Slew rate: 34.4601 V/mu_s
** Phase margin: 67.0361Â°
** CMRR: 99 dB
** negPSRR: 96 dB
** posPSRR: 53 dB
** VoutMax: 4.59001 V
** VoutMin: 0.680001 V
** VcmMax: 4.43001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 36.2531 muA
** NormalTransistorPmos: -262.629 muA
** DiodeTransistorPmos: -143.482 muA
** DiodeTransistorPmos: -143.482 muA
** NormalTransistorNmos: 286.964 muA
** NormalTransistorNmos: 286.963 muA
** NormalTransistorNmos: 143.483 muA
** NormalTransistorNmos: 143.483 muA
** NormalTransistorNmos: 174.089 muA
** NormalTransistorNmos: 174.088 muA
** NormalTransistorPmos: -174.088 muA
** NormalTransistorNmos: 174.089 muA
** NormalTransistorNmos: 174.088 muA
** NormalTransistorPmos: -174.088 muA
** DiodeTransistorNmos: 262.63 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -36.2539 muA


** Expected Voltages: 
** ibias: 0.576001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 1.08101  V
** inSourceStageBiasComplementarySecondStage: 0.889001  V
** inTransconductanceComplementarySecondStage: 4.02101  V
** out: 2.5  V
** outFirstStage: 4.02101  V
** outVoltageBiasXXpXX0: 3.76001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.307001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.484001  V
** inner: 0.484001  V


.END