Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Mon Oct 28 15:44:37 2024
| Host             : DESKTOP-AP6UC59 running 64-bit major release  (build 9200)
| Command          : report_power -file qsfp2_wrapper_power_routed.rpt -pb qsfp2_wrapper_power_summary_routed.pb -rpx qsfp2_wrapper_power_routed.rpx
| Design           : qsfp2_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.945        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.638        |
| Device Static (W)        | 1.307        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 94.2         |
| Junction Temperature (C) | 30.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.316 |       13 |       --- |             --- |
| CLB Logic                |     0.173 |    98714 |       --- |             --- |
|   LUT as Distributed RAM |     0.081 |     1986 |    213600 |            0.93 |
|   LUT as Logic           |     0.048 |    22276 |    425280 |            5.24 |
|   LUT as Shift Register  |     0.026 |     1864 |    213600 |            0.87 |
|   Register               |     0.013 |    58552 |    850560 |            6.88 |
|   CARRY8                 |     0.004 |     1220 |     53160 |            2.29 |
|   BUFG                   |    <0.001 |        1 |        64 |            1.56 |
|   Others                 |     0.000 |     2429 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1512 |    425280 |            0.36 |
| Signals                  |     0.156 |    77961 |       --- |             --- |
| Block RAM                |     0.113 |     71.5 |      1080 |            6.62 |
| I/O                      |     0.007 |        5 |       347 |            1.44 |
| GTY                      |     2.322 |        4 |        16 |           25.00 |
| PS8                      |     2.301 |        1 |       --- |             --- |
| Hard IPs                 |     0.251 |        1 |       --- |             --- |
|   CMAC                   |     0.251 |        1 |       --- |             --- |
| Static Power             |     1.307 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     1.207 |          |           |                 |
| Total                    |     6.945 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.850 |       1.513 |      0.336 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.073 |       0.001 |      0.072 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.027 |       0.022 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.278 |       0.000 |      0.278 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.061 |       0.003 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.633 |       0.597 |      0.036 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.249 |       0.242 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.730 |       0.726 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.049 |       0.000 |      0.049 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.033 |       0.000 |      0.033 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.632 |       0.580 |      0.052 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     1.200 |       1.176 |      0.024 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.054 |       0.051 |      0.003 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                        | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0] |             3.1 |
| GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                        | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1] |             3.1 |
| GTYE4_CHANNEL_TXOUTCLKPCS[2]                                                                        | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[2] |             3.1 |
| GTYE4_CHANNEL_TXOUTCLKPCS[3]                                                                        | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[3] |             3.1 |
| clk_pl_0                                                                                            | qsfp2_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                  |            50.0 |
| diff_clock_rtl_clk_p                                                                                | diff_clock_rtl_clk_p                                                                                                                                                                                                                                                |             6.4 |
| qpll0outclk_out[0]                                                                                  | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]    |             0.1 |
| qpll0outrefclk_out[0]                                                                               | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0] |             6.4 |
| rxoutclk_out[0]                                                                                     | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]              |             3.1 |
| txoutclk_out[0]                                                                                     | qsfp2_i/cmac_usplus_0/inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]              |             3.1 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| qsfp2_wrapper            |     5.638 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   qsfp2_i                |     5.635 |
|     axi_dma_0            |     0.026 |
|       U0                 |     0.026 |
|     axi_smc              |     0.105 |
|       inst               |     0.105 |
|     cmac_usplus_0        |     2.944 |
|       inst               |     2.944 |
|     ps8_0_axi_periph     |     0.016 |
|       s00_couplers       |     0.006 |
|       s01_couplers       |     0.006 |
|       xbar               |     0.003 |
|     rx_fifo              |     0.017 |
|       inst               |     0.017 |
|     system_ila_0         |     0.074 |
|       inst               |     0.074 |
|     system_ila_1         |     0.109 |
|       inst               |     0.109 |
|     system_ila_2         |     0.016 |
|       inst               |     0.016 |
|     tx_fifo              |     0.021 |
|       inst               |     0.021 |
|     zynq_ultra_ps_e_0    |     2.305 |
|       inst               |     2.305 |
+--------------------------+-----------+


