Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder_Bench_isim_beh.exe" -prj "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder_Bench_beh.prj" "work.AddressDecoder_Bench" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder.vhd" into library work
Parsing VHDL file "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder_Bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95316 KB
Fuse CPU Usage: 1160 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity AddressDecoder [addressdecoder_default]
Compiling architecture behavior of entity addressdecoder_bench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder_Bench_isim_beh.exe
Fuse Memory Usage: 104004 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 200 ms
