#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 19 03:32:50 2025
# Process ID         : 297331
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware
# Command line       : vivado
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/vivado.log
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 400.178 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16437 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20732 MB
# Available Virtual  : 3036 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/wangjiakun/Development/matmul/hardware/matmul.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/wangjiakun/Development/matmul/hardware/axi_master'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/wangjiakun/Development/matmul/hardware/axi'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/wangjiakun/Development/matmul/hardware/axi.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/wangjiakun/Development/matmul/hardware/libraries.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/wangjiakun/Development/matmul/hardware/loaders.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/wangjiakun/Development/matmul/hardware/register_files.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/wangjiakun/Development/matmul/hardware/systolic_array.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/wangjiakun/Development/matmul/hardware/axi_master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/matmul/hardware/systolic_array'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/wangjiakun/Development/matmul/hardware/axi'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/matmul/ip_repo/axi_lite_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/matmul/ip_repo/axi_matmul_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_matmul_0' is locked:
* IP definition 'axi_matmul (1.0)' for IP 'axi_matmul_0' (customized with software release 2024.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_matmul' is locked:
* IP definition 'axi_lite_master (4.0)' for IP 'axi_matmul' (customized with software release 2024.2) was not found in the IP Catalog. * IP file '/home/wangjiakun/Development/matmul/hardware/matmul.gen/sources_1/ip/axi_matmul/axi_matmul.xml' for IP 'axi_matmul' contains stale content.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_lite_matmul_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_axi_master_matmul_0_0

INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 8077.949 ; gain = 393.766 ; free physical = 209 ; free virtual = 2014
open_bd_design {/home/wangjiakun/Development/matmul/hardware/matmul.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/wangjiakun/Development/matmul/hardware/matmul.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:axi_lite_matmul:4.0 - axi_lite_matmul_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
CRITICAL WARNING: [BD 41-177] The types of the interfaces 's00_axi'(:::) and 'M01_AXI'(xilinx.com:interface:aximm:1.0) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <s00_axi_aclk> in cell <axi_lite_matmul_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <s00_axi_aresetn> in cell <axi_lite_matmul_0> while setting up net connections during loading of BD file.
Successfully read diagram <design_1> from block design file </home/wangjiakun/Development/matmul/hardware/matmul.srcs/sources_1/bd/design_1/design_1.bd>
