INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
