

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Mar 23 18:08:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      281|      281| 1.962 us | 1.962 us |  281|  281|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_102  |myproject  |      258|      258| 1.801 us | 1.801 us |   64|   64| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     21|   10807|  35367|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    183|    -|
|Register         |        -|      -|     603|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     21|   11410|  35556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      9|      10|     66|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |grp_myproject_fu_102            |myproject                     |       20|     21|  10771|  35327|    0|
    |myproject_axi_AXILiteS_s_axi_U  |myproject_axi_AXILiteS_s_axi  |        0|      0|     36|     40|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                           |                              |       20|     21|  10807|  35367|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_102_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_102_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|   6|           3|           3|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         25|    1|         25|
    |in_r_TDATA_blk_n   |    9|          2|    1|          2|
    |out_r_TDATA_blk_n  |    9|          2|    1|          2|
    |out_r_TDATA_int    |   33|          6|   16|         96|
    |out_r_TLAST_int    |   15|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  183|         38|   20|        128|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |   24|   0|   24|          0|
    |ap_sync_reg_grp_myproject_fu_102_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_102_ap_ready  |    1|   0|    1|          0|
    |grp_myproject_fu_102_ap_start_reg          |    1|   0|    1|          0|
    |in_data_V_val10_reg_264                    |   16|   0|   16|          0|
    |in_data_V_val11_reg_269                    |   16|   0|   16|          0|
    |in_data_V_val12_reg_274                    |   16|   0|   16|          0|
    |in_data_V_val13_reg_279                    |   16|   0|   16|          0|
    |in_data_V_val14_reg_284                    |   16|   0|   16|          0|
    |in_data_V_val1_reg_219                     |   16|   0|   16|          0|
    |in_data_V_val2_reg_244                     |   16|   0|   16|          0|
    |in_data_V_val3_reg_224                     |   16|   0|   16|          0|
    |in_data_V_val4_reg_249                     |   16|   0|   16|          0|
    |in_data_V_val5_reg_229                     |   16|   0|   16|          0|
    |in_data_V_val6_reg_254                     |   16|   0|   16|          0|
    |in_data_V_val7_reg_234                     |   16|   0|   16|          0|
    |in_data_V_val8_reg_259                     |   16|   0|   16|          0|
    |in_data_V_val9_reg_239                     |   16|   0|   16|          0|
    |in_data_V_val_reg_214                      |   16|   0|   16|          0|
    |in_local_V_fu_58                           |  256|   0|  256|          0|
    |out_local_0_fu_62                          |   16|   0|   16|          0|
    |out_local_1_fu_66                          |   16|   0|   16|          0|
    |out_local_2_fu_70                          |   16|   0|   16|          0|
    |out_local_3_fu_74                          |   16|   0|   16|          0|
    |out_local_4_fu_78                          |   16|   0|   16|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  603|   0|  603|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | myproject_axi | return value |
|interrupt               | out |    1| ap_ctrl_hs | myproject_axi | return value |
|in_r_TDATA              |  in |   16|    axis    |   in_data_V   |    pointer   |
|in_r_TVALID             |  in |    1|    axis    |    in_last    |    pointer   |
|in_r_TREADY             | out |    1|    axis    |    in_last    |    pointer   |
|in_r_TLAST              |  in |    1|    axis    |    in_last    |    pointer   |
|out_r_TDATA             | out |   16|    axis    |   out_data_V  |    pointer   |
|out_r_TVALID            | out |    1|    axis    |    out_last   |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |    out_last   |    pointer   |
|out_r_TLAST             | out |    1|    axis    |    out_last   |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

